
musynth_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c0c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08007ea4  08007ea4  00008ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007edc  08007edc  00009010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007edc  08007edc  00008edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ee4  08007ee4  00009010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ee4  08007ee4  00008ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ee8  08007ee8  00008ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08007eec  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  24000010  08007efc  00009010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000284  08007efc  00009284  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e80b  00000000  00000000  0000903e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003165  00000000  00000000  00027849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001878  00000000  00000000  0002a9b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001347  00000000  00000000  0002c228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00042c67  00000000  00000000  0002d56f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f072  00000000  00000000  000701d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001b1c47  00000000  00000000  0008f248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00240e8f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a5c  00000000  00000000  00240ed4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00247930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007e8c 	.word	0x08007e8c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08007e8c 	.word	0x08007e8c

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 8000764:	4b0a      	ldr	r3, [pc, #40]	@ (8000790 <ExitRun0Mode+0x30>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	f023 0306 	bic.w	r3, r3, #6
 800076c:	4a08      	ldr	r2, [pc, #32]	@ (8000790 <ExitRun0Mode+0x30>)
 800076e:	f043 0302 	orr.w	r3, r3, #2
 8000772:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000774:	bf00      	nop
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <ExitRun0Mode+0x30>)
 8000778:	685b      	ldr	r3, [r3, #4]
 800077a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077e:	2b00      	cmp	r3, #0
 8000780:	d0f9      	beq.n	8000776 <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000782:	bf00      	nop
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	58024800 	.word	0x58024800

08000794 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
  int32_t timeout;
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800079a:	f000 fb39 	bl	8000e10 <MPU_Config>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800079e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007a2:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80007a4:	bf00      	nop
 80007a6:	4b28      	ldr	r3, [pc, #160]	@ (8000848 <main+0xb4>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d004      	beq.n	80007bc <main+0x28>
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	1e5a      	subs	r2, r3, #1
 80007b6:	607a      	str	r2, [r7, #4]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	dcf4      	bgt.n	80007a6 <main+0x12>
  if ( timeout < 0 )
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	da01      	bge.n	80007c6 <main+0x32>
  {
  Error_Handler();
 80007c2:	f000 fb51 	bl	8000e68 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007c6:	f000 fe93 	bl	80014f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ca:	f000 f83f 	bl	800084c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80007ce:	f000 f8b7 	bl	8000940 <PeriphCommonClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80007d2:	4b1d      	ldr	r3, [pc, #116]	@ (8000848 <main+0xb4>)
 80007d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007d8:	4a1b      	ldr	r2, [pc, #108]	@ (8000848 <main+0xb4>)
 80007da:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007e2:	4b19      	ldr	r3, [pc, #100]	@ (8000848 <main+0xb4>)
 80007e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007ec:	603b      	str	r3, [r7, #0]
 80007ee:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80007f0:	2000      	movs	r0, #0
 80007f2:	f001 fa41 	bl	8001c78 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80007f6:	2100      	movs	r1, #0
 80007f8:	2000      	movs	r0, #0
 80007fa:	f001 fa57 	bl	8001cac <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80007fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000802:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000804:	bf00      	nop
 8000806:	4b10      	ldr	r3, [pc, #64]	@ (8000848 <main+0xb4>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800080e:	2b00      	cmp	r3, #0
 8000810:	d104      	bne.n	800081c <main+0x88>
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	1e5a      	subs	r2, r3, #1
 8000816:	607a      	str	r2, [r7, #4]
 8000818:	2b00      	cmp	r3, #0
 800081a:	dcf4      	bgt.n	8000806 <main+0x72>
if ( timeout < 0 )
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2b00      	cmp	r3, #0
 8000820:	da01      	bge.n	8000826 <main+0x92>
{
Error_Handler();
 8000822:	f000 fb21 	bl	8000e68 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000826:	f000 fa4d 	bl	8000cc4 <MX_GPIO_Init>
  MX_FMC_Init();
 800082a:	f000 f9fb 	bl	8000c24 <MX_FMC_Init>
  MX_I2C1_Init();
 800082e:	f000 f8bb 	bl	80009a8 <MX_I2C1_Init>
  MX_QUADSPI_Init();
 8000832:	f000 f8f9 	bl	8000a28 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8000836:	f000 f923 	bl	8000a80 <MX_SAI1_Init>
  MX_TIM2_Init();
 800083a:	f000 f959 	bl	8000af0 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800083e:	f000 f9a5 	bl	8000b8c <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000842:	bf00      	nop
 8000844:	e7fd      	b.n	8000842 <main+0xae>
 8000846:	bf00      	nop
 8000848:	58024400 	.word	0x58024400

0800084c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b09c      	sub	sp, #112	@ 0x70
 8000850:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000852:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000856:	224c      	movs	r2, #76	@ 0x4c
 8000858:	2100      	movs	r1, #0
 800085a:	4618      	mov	r0, r3
 800085c:	f007 faea 	bl	8007e34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000860:	1d3b      	adds	r3, r7, #4
 8000862:	2220      	movs	r2, #32
 8000864:	2100      	movs	r1, #0
 8000866:	4618      	mov	r0, r3
 8000868:	f007 fae4 	bl	8007e34 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800086c:	2002      	movs	r0, #2
 800086e:	f001 fb65 	bl	8001f3c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000872:	2300      	movs	r3, #0
 8000874:	603b      	str	r3, [r7, #0]
 8000876:	4b30      	ldr	r3, [pc, #192]	@ (8000938 <SystemClock_Config+0xec>)
 8000878:	699b      	ldr	r3, [r3, #24]
 800087a:	4a2f      	ldr	r2, [pc, #188]	@ (8000938 <SystemClock_Config+0xec>)
 800087c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000880:	6193      	str	r3, [r2, #24]
 8000882:	4b2d      	ldr	r3, [pc, #180]	@ (8000938 <SystemClock_Config+0xec>)
 8000884:	699b      	ldr	r3, [r3, #24]
 8000886:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800088a:	603b      	str	r3, [r7, #0]
 800088c:	4b2b      	ldr	r3, [pc, #172]	@ (800093c <SystemClock_Config+0xf0>)
 800088e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000890:	4a2a      	ldr	r2, [pc, #168]	@ (800093c <SystemClock_Config+0xf0>)
 8000892:	f043 0301 	orr.w	r3, r3, #1
 8000896:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000898:	4b28      	ldr	r3, [pc, #160]	@ (800093c <SystemClock_Config+0xf0>)
 800089a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800089c:	f003 0301 	and.w	r3, r3, #1
 80008a0:	603b      	str	r3, [r7, #0]
 80008a2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008a4:	bf00      	nop
 80008a6:	4b24      	ldr	r3, [pc, #144]	@ (8000938 <SystemClock_Config+0xec>)
 80008a8:	699b      	ldr	r3, [r3, #24]
 80008aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008b2:	d1f8      	bne.n	80008a6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008b4:	2301      	movs	r3, #1
 80008b6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80008b8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80008bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008be:	2302      	movs	r3, #2
 80008c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008c2:	2302      	movs	r3, #2
 80008c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008c6:	2301      	movs	r3, #1
 80008c8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 80008ca:	233c      	movs	r3, #60	@ 0x3c
 80008cc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80008ce:	2302      	movs	r3, #2
 80008d0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80008d2:	2302      	movs	r3, #2
 80008d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008d6:	2302      	movs	r3, #2
 80008d8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80008da:	230c      	movs	r3, #12
 80008dc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80008de:	2300      	movs	r3, #0
 80008e0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008ea:	4618      	mov	r0, r3
 80008ec:	f001 fc3a 	bl	8002164 <HAL_RCC_OscConfig>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <SystemClock_Config+0xae>
  {
    Error_Handler();
 80008f6:	f000 fab7 	bl	8000e68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fa:	233f      	movs	r3, #63	@ 0x3f
 80008fc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008fe:	2303      	movs	r3, #3
 8000900:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000902:	2300      	movs	r3, #0
 8000904:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000906:	2308      	movs	r3, #8
 8000908:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800090a:	2340      	movs	r3, #64	@ 0x40
 800090c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800090e:	2340      	movs	r3, #64	@ 0x40
 8000910:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000912:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000916:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000918:	2340      	movs	r3, #64	@ 0x40
 800091a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800091c:	1d3b      	adds	r3, r7, #4
 800091e:	2104      	movs	r1, #4
 8000920:	4618      	mov	r0, r3
 8000922:	f002 f879 	bl	8002a18 <HAL_RCC_ClockConfig>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800092c:	f000 fa9c 	bl	8000e68 <Error_Handler>
  }
}
 8000930:	bf00      	nop
 8000932:	3770      	adds	r7, #112	@ 0x70
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	58024800 	.word	0x58024800
 800093c:	58000400 	.word	0x58000400

08000940 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b0b2      	sub	sp, #200	@ 0xc8
 8000944:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000946:	463b      	mov	r3, r7
 8000948:	22c8      	movs	r2, #200	@ 0xc8
 800094a:	2100      	movs	r1, #0
 800094c:	4618      	mov	r0, r3
 800094e:	f007 fa71 	bl	8007e34 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SPI1;
 8000952:	f44f 2201 	mov.w	r2, #528384	@ 0x81000
 8000956:	f04f 0300 	mov.w	r3, #0
 800095a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 1;
 800095e:	2301      	movs	r3, #1
 8000960:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 12;
 8000962:	230c      	movs	r3, #12
 8000964:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 3;
 8000966:	2303      	movs	r3, #3
 8000968:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 4;
 800096a:	2304      	movs	r3, #4
 800096c:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 800096e:	2302      	movs	r3, #2
 8000970:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8000972:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000976:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8000978:	2300      	movs	r3, #0
 800097a:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 8000980:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000984:	667b      	str	r3, [r7, #100]	@ 0x64
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8000986:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800098a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800098e:	463b      	mov	r3, r7
 8000990:	4618      	mov	r0, r3
 8000992:	f002 fbcd 	bl	8003130 <HAL_RCCEx_PeriphCLKConfig>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <PeriphCommonClock_Config+0x60>
  {
    Error_Handler();
 800099c:	f000 fa64 	bl	8000e68 <Error_Handler>
  }
}
 80009a0:	bf00      	nop
 80009a2:	37c8      	adds	r7, #200	@ 0xc8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009ac:	4b1b      	ldr	r3, [pc, #108]	@ (8000a1c <MX_I2C1_Init+0x74>)
 80009ae:	4a1c      	ldr	r2, [pc, #112]	@ (8000a20 <MX_I2C1_Init+0x78>)
 80009b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80009b2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a1c <MX_I2C1_Init+0x74>)
 80009b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000a24 <MX_I2C1_Init+0x7c>)
 80009b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80009b8:	4b18      	ldr	r3, [pc, #96]	@ (8000a1c <MX_I2C1_Init+0x74>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009be:	4b17      	ldr	r3, [pc, #92]	@ (8000a1c <MX_I2C1_Init+0x74>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009c4:	4b15      	ldr	r3, [pc, #84]	@ (8000a1c <MX_I2C1_Init+0x74>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80009ca:	4b14      	ldr	r3, [pc, #80]	@ (8000a1c <MX_I2C1_Init+0x74>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009d0:	4b12      	ldr	r3, [pc, #72]	@ (8000a1c <MX_I2C1_Init+0x74>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009d6:	4b11      	ldr	r3, [pc, #68]	@ (8000a1c <MX_I2C1_Init+0x74>)
 80009d8:	2200      	movs	r2, #0
 80009da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009dc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a1c <MX_I2C1_Init+0x74>)
 80009de:	2200      	movs	r2, #0
 80009e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009e2:	480e      	ldr	r0, [pc, #56]	@ (8000a1c <MX_I2C1_Init+0x74>)
 80009e4:	f001 f976 	bl	8001cd4 <HAL_I2C_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80009ee:	f000 fa3b 	bl	8000e68 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009f2:	2100      	movs	r1, #0
 80009f4:	4809      	ldr	r0, [pc, #36]	@ (8000a1c <MX_I2C1_Init+0x74>)
 80009f6:	f001 fa09 	bl	8001e0c <HAL_I2CEx_ConfigAnalogFilter>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a00:	f000 fa32 	bl	8000e68 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a04:	2100      	movs	r1, #0
 8000a06:	4805      	ldr	r0, [pc, #20]	@ (8000a1c <MX_I2C1_Init+0x74>)
 8000a08:	f001 fa4b 	bl	8001ea2 <HAL_I2CEx_ConfigDigitalFilter>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a12:	f000 fa29 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a16:	bf00      	nop
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	2400002c 	.word	0x2400002c
 8000a20:	40005400 	.word	0x40005400
 8000a24:	307075b1 	.word	0x307075b1

08000a28 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000a2c:	4b12      	ldr	r3, [pc, #72]	@ (8000a78 <MX_QUADSPI_Init+0x50>)
 8000a2e:	4a13      	ldr	r2, [pc, #76]	@ (8000a7c <MX_QUADSPI_Init+0x54>)
 8000a30:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000a32:	4b11      	ldr	r3, [pc, #68]	@ (8000a78 <MX_QUADSPI_Init+0x50>)
 8000a34:	22ff      	movs	r2, #255	@ 0xff
 8000a36:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000a38:	4b0f      	ldr	r3, [pc, #60]	@ (8000a78 <MX_QUADSPI_Init+0x50>)
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <MX_QUADSPI_Init+0x50>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000a44:	4b0c      	ldr	r3, [pc, #48]	@ (8000a78 <MX_QUADSPI_Init+0x50>)
 8000a46:	2201      	movs	r2, #1
 8000a48:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a78 <MX_QUADSPI_Init+0x50>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000a50:	4b09      	ldr	r3, [pc, #36]	@ (8000a78 <MX_QUADSPI_Init+0x50>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000a56:	4b08      	ldr	r3, [pc, #32]	@ (8000a78 <MX_QUADSPI_Init+0x50>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000a5c:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <MX_QUADSPI_Init+0x50>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000a62:	4805      	ldr	r0, [pc, #20]	@ (8000a78 <MX_QUADSPI_Init+0x50>)
 8000a64:	f001 fac4 	bl	8001ff0 <HAL_QSPI_Init>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000a6e:	f000 f9fb 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000a72:	bf00      	nop
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	24000080 	.word	0x24000080
 8000a7c:	52005000 	.word	0x52005000

08000a80 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000a84:	4b18      	ldr	r3, [pc, #96]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000a86:	4a19      	ldr	r2, [pc, #100]	@ (8000aec <MX_SAI1_Init+0x6c>)
 8000a88:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000a8a:	4b17      	ldr	r3, [pc, #92]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000a90:	4b15      	ldr	r3, [pc, #84]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000a96:	4b14      	ldr	r3, [pc, #80]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8000a9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8000aa2:	4b11      	ldr	r3, [pc, #68]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000aae:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000ab0:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000ab4:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000abc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000ac2:	4b09      	ldr	r3, [pc, #36]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000ac8:	4b07      	ldr	r3, [pc, #28]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000ace:	2302      	movs	r3, #2
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	4804      	ldr	r0, [pc, #16]	@ (8000ae8 <MX_SAI1_Init+0x68>)
 8000ad6:	f005 f869 	bl	8005bac <HAL_SAI_InitProtocol>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <MX_SAI1_Init+0x64>
  {
    Error_Handler();
 8000ae0:	f000 f9c2 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000ae4:	bf00      	nop
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	240000cc 	.word	0x240000cc
 8000aec:	40015804 	.word	0x40015804

08000af0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b088      	sub	sp, #32
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000af6:	f107 0310 	add.w	r3, r7, #16
 8000afa:	2200      	movs	r2, #0
 8000afc:	601a      	str	r2, [r3, #0]
 8000afe:	605a      	str	r2, [r3, #4]
 8000b00:	609a      	str	r2, [r3, #8]
 8000b02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b04:	1d3b      	adds	r3, r7, #4
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]
 8000b0c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b0e:	4b1e      	ldr	r3, [pc, #120]	@ (8000b88 <MX_TIM2_Init+0x98>)
 8000b10:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b14:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000b16:	4b1c      	ldr	r3, [pc, #112]	@ (8000b88 <MX_TIM2_Init+0x98>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000b88 <MX_TIM2_Init+0x98>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000b22:	4b19      	ldr	r3, [pc, #100]	@ (8000b88 <MX_TIM2_Init+0x98>)
 8000b24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b28:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b2a:	4b17      	ldr	r3, [pc, #92]	@ (8000b88 <MX_TIM2_Init+0x98>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b30:	4b15      	ldr	r3, [pc, #84]	@ (8000b88 <MX_TIM2_Init+0x98>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b36:	4814      	ldr	r0, [pc, #80]	@ (8000b88 <MX_TIM2_Init+0x98>)
 8000b38:	f005 fcbe 	bl	80064b8 <HAL_TIM_Base_Init>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000b42:	f000 f991 	bl	8000e68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b4a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b4c:	f107 0310 	add.w	r3, r7, #16
 8000b50:	4619      	mov	r1, r3
 8000b52:	480d      	ldr	r0, [pc, #52]	@ (8000b88 <MX_TIM2_Init+0x98>)
 8000b54:	f005 fd08 	bl	8006568 <HAL_TIM_ConfigClockSource>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000b5e:	f000 f983 	bl	8000e68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b62:	2300      	movs	r3, #0
 8000b64:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b6a:	1d3b      	adds	r3, r7, #4
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4806      	ldr	r0, [pc, #24]	@ (8000b88 <MX_TIM2_Init+0x98>)
 8000b70:	f005 ff30 	bl	80069d4 <HAL_TIMEx_MasterConfigSynchronization>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000b7a:	f000 f975 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b7e:	bf00      	nop
 8000b80:	3720      	adds	r7, #32
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	24000164 	.word	0x24000164

08000b8c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b90:	4b22      	ldr	r3, [pc, #136]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000b92:	4a23      	ldr	r2, [pc, #140]	@ (8000c20 <MX_USART1_UART_Init+0x94>)
 8000b94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b96:	4b21      	ldr	r3, [pc, #132]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000b98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b9c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ba4:	4b1d      	ldr	r3, [pc, #116]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000baa:	4b1c      	ldr	r3, [pc, #112]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bb0:	4b1a      	ldr	r3, [pc, #104]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000bb2:	220c      	movs	r2, #12
 8000bb4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bb6:	4b19      	ldr	r3, [pc, #100]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bbc:	4b17      	ldr	r3, [pc, #92]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bc2:	4b16      	ldr	r3, [pc, #88]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bc8:	4b14      	ldr	r3, [pc, #80]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bce:	4b13      	ldr	r3, [pc, #76]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bd4:	4811      	ldr	r0, [pc, #68]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000bd6:	f005 ff8b 	bl	8006af0 <HAL_UART_Init>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000be0:	f000 f942 	bl	8000e68 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000be4:	2100      	movs	r1, #0
 8000be6:	480d      	ldr	r0, [pc, #52]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000be8:	f006 ff93 	bl	8007b12 <HAL_UARTEx_SetTxFifoThreshold>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000bf2:	f000 f939 	bl	8000e68 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	4808      	ldr	r0, [pc, #32]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000bfa:	f006 ffc8 	bl	8007b8e <HAL_UARTEx_SetRxFifoThreshold>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000c04:	f000 f930 	bl	8000e68 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000c08:	4804      	ldr	r0, [pc, #16]	@ (8000c1c <MX_USART1_UART_Init+0x90>)
 8000c0a:	f006 ff49 	bl	8007aa0 <HAL_UARTEx_DisableFifoMode>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000c14:	f000 f928 	bl	8000e68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	240001b0 	.word	0x240001b0
 8000c20:	40011000 	.word	0x40011000

08000c24 <MX_FMC_Init>:

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b088      	sub	sp, #32
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000c2a:	1d3b      	adds	r3, r7, #4
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
 8000c30:	605a      	str	r2, [r3, #4]
 8000c32:	609a      	str	r2, [r3, #8]
 8000c34:	60da      	str	r2, [r3, #12]
 8000c36:	611a      	str	r2, [r3, #16]
 8000c38:	615a      	str	r2, [r3, #20]
 8000c3a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000c3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cbc <MX_FMC_Init+0x98>)
 8000c3e:	4a20      	ldr	r2, [pc, #128]	@ (8000cc0 <MX_FMC_Init+0x9c>)
 8000c40:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000c42:	4b1e      	ldr	r3, [pc, #120]	@ (8000cbc <MX_FMC_Init+0x98>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000c48:	4b1c      	ldr	r3, [pc, #112]	@ (8000cbc <MX_FMC_Init+0x98>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000c4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cbc <MX_FMC_Init+0x98>)
 8000c50:	2204      	movs	r2, #4
 8000c52:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000c54:	4b19      	ldr	r3, [pc, #100]	@ (8000cbc <MX_FMC_Init+0x98>)
 8000c56:	2210      	movs	r2, #16
 8000c58:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000c5a:	4b18      	ldr	r3, [pc, #96]	@ (8000cbc <MX_FMC_Init+0x98>)
 8000c5c:	2240      	movs	r2, #64	@ 0x40
 8000c5e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000c60:	4b16      	ldr	r3, [pc, #88]	@ (8000cbc <MX_FMC_Init+0x98>)
 8000c62:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000c66:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000c68:	4b14      	ldr	r3, [pc, #80]	@ (8000cbc <MX_FMC_Init+0x98>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8000c6e:	4b13      	ldr	r3, [pc, #76]	@ (8000cbc <MX_FMC_Init+0x98>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8000c74:	4b11      	ldr	r3, [pc, #68]	@ (8000cbc <MX_FMC_Init+0x98>)
 8000c76:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <MX_FMC_Init+0x98>)
 8000c7e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c82:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000c84:	2302      	movs	r3, #2
 8000c86:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 12;
 8000c88:	230c      	movs	r3, #12
 8000c8a:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 7;
 8000c8c:	2307      	movs	r3, #7
 8000c8e:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 11;
 8000c90:	230b      	movs	r3, #11
 8000c92:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000c94:	2303      	movs	r3, #3
 8000c96:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 4;
 8000c98:	2304      	movs	r3, #4
 8000c9a:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 4;
 8000c9c:	2304      	movs	r3, #4
 8000c9e:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000ca0:	1d3b      	adds	r3, r7, #4
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4805      	ldr	r0, [pc, #20]	@ (8000cbc <MX_FMC_Init+0x98>)
 8000ca6:	f005 fbcb 	bl	8006440 <HAL_SDRAM_Init>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000cb0:	f000 f8da 	bl	8000e68 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000cb4:	bf00      	nop
 8000cb6:	3720      	adds	r7, #32
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	24000244 	.word	0x24000244
 8000cc0:	52004140 	.word	0x52004140

08000cc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08c      	sub	sp, #48	@ 0x30
 8000cc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cca:	f107 031c 	add.w	r3, r7, #28
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	605a      	str	r2, [r3, #4]
 8000cd4:	609a      	str	r2, [r3, #8]
 8000cd6:	60da      	str	r2, [r3, #12]
 8000cd8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cda:	4b4a      	ldr	r3, [pc, #296]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ce0:	4a48      	ldr	r2, [pc, #288]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000ce2:	f043 0310 	orr.w	r3, r3, #16
 8000ce6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cea:	4b46      	ldr	r3, [pc, #280]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cf0:	f003 0310 	and.w	r3, r3, #16
 8000cf4:	61bb      	str	r3, [r7, #24]
 8000cf6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cf8:	4b42      	ldr	r3, [pc, #264]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000cfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cfe:	4a41      	ldr	r2, [pc, #260]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d00:	f043 0304 	orr.w	r3, r3, #4
 8000d04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d08:	4b3e      	ldr	r3, [pc, #248]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d0e:	f003 0304 	and.w	r3, r3, #4
 8000d12:	617b      	str	r3, [r7, #20]
 8000d14:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d16:	4b3b      	ldr	r3, [pc, #236]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1c:	4a39      	ldr	r2, [pc, #228]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d1e:	f043 0320 	orr.w	r3, r3, #32
 8000d22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d26:	4b37      	ldr	r3, [pc, #220]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d2c:	f003 0320 	and.w	r3, r3, #32
 8000d30:	613b      	str	r3, [r7, #16]
 8000d32:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d34:	4b33      	ldr	r3, [pc, #204]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d3a:	4a32      	ldr	r2, [pc, #200]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d44:	4b2f      	ldr	r3, [pc, #188]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d4e:	60fb      	str	r3, [r7, #12]
 8000d50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d52:	4b2c      	ldr	r3, [pc, #176]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d58:	4a2a      	ldr	r2, [pc, #168]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d5a:	f043 0302 	orr.w	r3, r3, #2
 8000d5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d62:	4b28      	ldr	r3, [pc, #160]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d68:	f003 0302 	and.w	r3, r3, #2
 8000d6c:	60bb      	str	r3, [r7, #8]
 8000d6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d70:	4b24      	ldr	r3, [pc, #144]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d76:	4a23      	ldr	r2, [pc, #140]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d78:	f043 0308 	orr.w	r3, r3, #8
 8000d7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d80:	4b20      	ldr	r3, [pc, #128]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d86:	f003 0308 	and.w	r3, r3, #8
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d94:	4a1b      	ldr	r2, [pc, #108]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000d96:	f043 0301 	orr.w	r3, r3, #1
 8000d9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d9e:	4b19      	ldr	r3, [pc, #100]	@ (8000e04 <MX_GPIO_Init+0x140>)
 8000da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da4:	f003 0301 	and.w	r3, r3, #1
 8000da8:	603b      	str	r3, [r7, #0]
 8000daa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000dac:	2200      	movs	r2, #0
 8000dae:	2108      	movs	r1, #8
 8000db0:	4815      	ldr	r0, [pc, #84]	@ (8000e08 <MX_GPIO_Init+0x144>)
 8000db2:	f000 ff47 	bl	8001c44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8000db6:	2200      	movs	r2, #0
 8000db8:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 8000dbc:	4813      	ldr	r0, [pc, #76]	@ (8000e0c <MX_GPIO_Init+0x148>)
 8000dbe:	f000 ff41 	bl	8001c44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000dc2:	2308      	movs	r3, #8
 8000dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dd2:	f107 031c 	add.w	r3, r7, #28
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	480b      	ldr	r0, [pc, #44]	@ (8000e08 <MX_GPIO_Init+0x144>)
 8000dda:	f000 fd83 	bl	80018e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000dde:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000de2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de4:	2301      	movs	r3, #1
 8000de6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dec:	2300      	movs	r3, #0
 8000dee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000df0:	f107 031c 	add.w	r3, r7, #28
 8000df4:	4619      	mov	r1, r3
 8000df6:	4805      	ldr	r0, [pc, #20]	@ (8000e0c <MX_GPIO_Init+0x148>)
 8000df8:	f000 fd74 	bl	80018e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000dfc:	bf00      	nop
 8000dfe:	3730      	adds	r7, #48	@ 0x30
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	58024400 	.word	0x58024400
 8000e08:	58021000 	.word	0x58021000
 8000e0c:	58020800 	.word	0x58020800

08000e10 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000e16:	463b      	mov	r3, r7
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000e22:	f000 fce7 	bl	80017f4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000e26:	2301      	movs	r3, #1
 8000e28:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000e32:	231f      	movs	r3, #31
 8000e34:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000e36:	2387      	movs	r3, #135	@ 0x87
 8000e38:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000e42:	2301      	movs	r3, #1
 8000e44:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000e46:	2301      	movs	r3, #1
 8000e48:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000e52:	463b      	mov	r3, r7
 8000e54:	4618      	mov	r0, r3
 8000e56:	f000 fd05 	bl	8001864 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000e5a:	2004      	movs	r0, #4
 8000e5c:	f000 fce2 	bl	8001824 <HAL_MPU_Enable>

}
 8000e60:	bf00      	nop
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e6c:	b672      	cpsid	i
}
 8000e6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e70:	bf00      	nop
 8000e72:	e7fd      	b.n	8000e70 <Error_Handler+0x8>

08000e74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea4 <HAL_MspInit+0x30>)
 8000e7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e80:	4a08      	ldr	r2, [pc, #32]	@ (8000ea4 <HAL_MspInit+0x30>)
 8000e82:	f043 0302 	orr.w	r3, r3, #2
 8000e86:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000e8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ea4 <HAL_MspInit+0x30>)
 8000e8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e90:	f003 0302 	and.w	r3, r3, #2
 8000e94:	607b      	str	r3, [r7, #4]
 8000e96:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	58024400 	.word	0x58024400

08000ea8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b0bc      	sub	sp, #240	@ 0xf0
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ec0:	f107 0310 	add.w	r3, r7, #16
 8000ec4:	22c8      	movs	r2, #200	@ 0xc8
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f006 ffb3 	bl	8007e34 <memset>
  if(hi2c->Instance==I2C1)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a26      	ldr	r2, [pc, #152]	@ (8000f6c <HAL_I2C_MspInit+0xc4>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d145      	bne.n	8000f64 <HAL_I2C_MspInit+0xbc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000ed8:	f04f 0208 	mov.w	r2, #8
 8000edc:	f04f 0300 	mov.w	r3, #0
 8000ee0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eea:	f107 0310 	add.w	r3, r7, #16
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f002 f91e 	bl	8003130 <HAL_RCCEx_PeriphCLKConfig>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000efa:	f7ff ffb5 	bl	8000e68 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efe:	4b1c      	ldr	r3, [pc, #112]	@ (8000f70 <HAL_I2C_MspInit+0xc8>)
 8000f00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f04:	4a1a      	ldr	r2, [pc, #104]	@ (8000f70 <HAL_I2C_MspInit+0xc8>)
 8000f06:	f043 0302 	orr.w	r3, r3, #2
 8000f0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f0e:	4b18      	ldr	r3, [pc, #96]	@ (8000f70 <HAL_I2C_MspInit+0xc8>)
 8000f10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f14:	f003 0302 	and.w	r3, r3, #2
 8000f18:	60fb      	str	r3, [r7, #12]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f1c:	23c0      	movs	r3, #192	@ 0xc0
 8000f1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f22:	2312      	movs	r3, #18
 8000f24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f34:	2304      	movs	r3, #4
 8000f36:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f3e:	4619      	mov	r1, r3
 8000f40:	480c      	ldr	r0, [pc, #48]	@ (8000f74 <HAL_I2C_MspInit+0xcc>)
 8000f42:	f000 fccf 	bl	80018e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f46:	4b0a      	ldr	r3, [pc, #40]	@ (8000f70 <HAL_I2C_MspInit+0xc8>)
 8000f48:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f4c:	4a08      	ldr	r2, [pc, #32]	@ (8000f70 <HAL_I2C_MspInit+0xc8>)
 8000f4e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f52:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f56:	4b06      	ldr	r3, [pc, #24]	@ (8000f70 <HAL_I2C_MspInit+0xc8>)
 8000f58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f60:	60bb      	str	r3, [r7, #8]
 8000f62:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f64:	bf00      	nop
 8000f66:	37f0      	adds	r7, #240	@ 0xf0
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40005400 	.word	0x40005400
 8000f70:	58024400 	.word	0x58024400
 8000f74:	58020400 	.word	0x58020400

08000f78 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b0be      	sub	sp, #248	@ 0xf8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f80:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f90:	f107 0318 	add.w	r3, r7, #24
 8000f94:	22c8      	movs	r2, #200	@ 0xc8
 8000f96:	2100      	movs	r1, #0
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f006 ff4b 	bl	8007e34 <memset>
  if(hqspi->Instance==QUADSPI)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a44      	ldr	r2, [pc, #272]	@ (80010b4 <HAL_QSPI_MspInit+0x13c>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	f040 8081 	bne.w	80010ac <HAL_QSPI_MspInit+0x134>

    /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000faa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000fae:	f04f 0300 	mov.w	r3, #0
 8000fb2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fba:	f107 0318 	add.w	r3, r7, #24
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f002 f8b6 	bl	8003130 <HAL_RCCEx_PeriphCLKConfig>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8000fca:	f7ff ff4d 	bl	8000e68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000fce:	4b3a      	ldr	r3, [pc, #232]	@ (80010b8 <HAL_QSPI_MspInit+0x140>)
 8000fd0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000fd4:	4a38      	ldr	r2, [pc, #224]	@ (80010b8 <HAL_QSPI_MspInit+0x140>)
 8000fd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fda:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000fde:	4b36      	ldr	r3, [pc, #216]	@ (80010b8 <HAL_QSPI_MspInit+0x140>)
 8000fe0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000fe4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fe8:	617b      	str	r3, [r7, #20]
 8000fea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fec:	4b32      	ldr	r3, [pc, #200]	@ (80010b8 <HAL_QSPI_MspInit+0x140>)
 8000fee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ff2:	4a31      	ldr	r2, [pc, #196]	@ (80010b8 <HAL_QSPI_MspInit+0x140>)
 8000ff4:	f043 0320 	orr.w	r3, r3, #32
 8000ff8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ffc:	4b2e      	ldr	r3, [pc, #184]	@ (80010b8 <HAL_QSPI_MspInit+0x140>)
 8000ffe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001002:	f003 0320 	and.w	r3, r3, #32
 8001006:	613b      	str	r3, [r7, #16]
 8001008:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800100a:	4b2b      	ldr	r3, [pc, #172]	@ (80010b8 <HAL_QSPI_MspInit+0x140>)
 800100c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001010:	4a29      	ldr	r2, [pc, #164]	@ (80010b8 <HAL_QSPI_MspInit+0x140>)
 8001012:	f043 0302 	orr.w	r3, r3, #2
 8001016:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800101a:	4b27      	ldr	r3, [pc, #156]	@ (80010b8 <HAL_QSPI_MspInit+0x140>)
 800101c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001020:	f003 0302 	and.w	r3, r3, #2
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	68fb      	ldr	r3, [r7, #12]
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PF10     ------> QUADSPI_CLK
    PB10     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8001028:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800102c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001030:	2302      	movs	r3, #2
 8001032:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103c:	2300      	movs	r3, #0
 800103e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001042:	2309      	movs	r3, #9
 8001044:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001048:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800104c:	4619      	mov	r1, r3
 800104e:	481b      	ldr	r0, [pc, #108]	@ (80010bc <HAL_QSPI_MspInit+0x144>)
 8001050:	f000 fc48 	bl	80018e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001054:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001058:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	2300      	movs	r3, #0
 800106a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800106e:	230a      	movs	r3, #10
 8001070:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001074:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001078:	4619      	mov	r1, r3
 800107a:	4810      	ldr	r0, [pc, #64]	@ (80010bc <HAL_QSPI_MspInit+0x144>)
 800107c:	f000 fc32 	bl	80018e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001080:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001084:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001088:	2302      	movs	r3, #2
 800108a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001094:	2300      	movs	r3, #0
 8001096:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800109a:	2309      	movs	r3, #9
 800109c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80010a4:	4619      	mov	r1, r3
 80010a6:	4806      	ldr	r0, [pc, #24]	@ (80010c0 <HAL_QSPI_MspInit+0x148>)
 80010a8:	f000 fc1c 	bl	80018e4 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80010ac:	bf00      	nop
 80010ae:	37f8      	adds	r7, #248	@ 0xf8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	52005000 	.word	0x52005000
 80010b8:	58024400 	.word	0x58024400
 80010bc:	58021400 	.word	0x58021400
 80010c0:	58020400 	.word	0x58020400

080010c4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010d4:	d10e      	bne.n	80010f4 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001100 <HAL_TIM_Base_MspInit+0x3c>)
 80010d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010dc:	4a08      	ldr	r2, [pc, #32]	@ (8001100 <HAL_TIM_Base_MspInit+0x3c>)
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80010e6:	4b06      	ldr	r3, [pc, #24]	@ (8001100 <HAL_TIM_Base_MspInit+0x3c>)
 80010e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010ec:	f003 0301 	and.w	r3, r3, #1
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80010f4:	bf00      	nop
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	58024400 	.word	0x58024400

08001104 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b0bc      	sub	sp, #240	@ 0xf0
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800111c:	f107 0310 	add.w	r3, r7, #16
 8001120:	22c8      	movs	r2, #200	@ 0xc8
 8001122:	2100      	movs	r1, #0
 8001124:	4618      	mov	r0, r3
 8001126:	f006 fe85 	bl	8007e34 <memset>
  if(huart->Instance==USART1)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a27      	ldr	r2, [pc, #156]	@ (80011cc <HAL_UART_MspInit+0xc8>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d146      	bne.n	80011c2 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001134:	f04f 0201 	mov.w	r2, #1
 8001138:	f04f 0300 	mov.w	r3, #0
 800113c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001140:	2300      	movs	r3, #0
 8001142:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001146:	f107 0310 	add.w	r3, r7, #16
 800114a:	4618      	mov	r0, r3
 800114c:	f001 fff0 	bl	8003130 <HAL_RCCEx_PeriphCLKConfig>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001156:	f7ff fe87 	bl	8000e68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800115a:	4b1d      	ldr	r3, [pc, #116]	@ (80011d0 <HAL_UART_MspInit+0xcc>)
 800115c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001160:	4a1b      	ldr	r2, [pc, #108]	@ (80011d0 <HAL_UART_MspInit+0xcc>)
 8001162:	f043 0310 	orr.w	r3, r3, #16
 8001166:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800116a:	4b19      	ldr	r3, [pc, #100]	@ (80011d0 <HAL_UART_MspInit+0xcc>)
 800116c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001170:	f003 0310 	and.w	r3, r3, #16
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001178:	4b15      	ldr	r3, [pc, #84]	@ (80011d0 <HAL_UART_MspInit+0xcc>)
 800117a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800117e:	4a14      	ldr	r2, [pc, #80]	@ (80011d0 <HAL_UART_MspInit+0xcc>)
 8001180:	f043 0302 	orr.w	r3, r3, #2
 8001184:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001188:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <HAL_UART_MspInit+0xcc>)
 800118a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800118e:	f003 0302 	and.w	r3, r3, #2
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001196:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800119a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119e:	2302      	movs	r3, #2
 80011a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a4:	2300      	movs	r3, #0
 80011a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011aa:	2300      	movs	r3, #0
 80011ac:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80011b0:	2304      	movs	r3, #4
 80011b2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80011ba:	4619      	mov	r1, r3
 80011bc:	4805      	ldr	r0, [pc, #20]	@ (80011d4 <HAL_UART_MspInit+0xd0>)
 80011be:	f000 fb91 	bl	80018e4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80011c2:	bf00      	nop
 80011c4:	37f0      	adds	r7, #240	@ 0xf0
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40011000 	.word	0x40011000
 80011d0:	58024400 	.word	0x58024400
 80011d4:	58020400 	.word	0x58020400

080011d8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80011d8:	b580      	push	{r7, lr}
 80011da:	b0ba      	sub	sp, #232	@ 0xe8
 80011dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80011de:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]
 80011e8:	609a      	str	r2, [r3, #8]
 80011ea:	60da      	str	r2, [r3, #12]
 80011ec:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80011ee:	4b58      	ldr	r3, [pc, #352]	@ (8001350 <HAL_FMC_MspInit+0x178>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	f040 80a7 	bne.w	8001346 <HAL_FMC_MspInit+0x16e>
    return;
  }
  FMC_Initialized = 1;
 80011f8:	4b55      	ldr	r3, [pc, #340]	@ (8001350 <HAL_FMC_MspInit+0x178>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011fe:	f107 0308 	add.w	r3, r7, #8
 8001202:	22c8      	movs	r2, #200	@ 0xc8
 8001204:	2100      	movs	r1, #0
 8001206:	4618      	mov	r0, r3
 8001208:	f006 fe14 	bl	8007e34 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 800120c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001210:	f04f 0300 	mov.w	r3, #0
 8001214:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8001218:	2301      	movs	r3, #1
 800121a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2N = 25;
 800121c:	2319      	movs	r3, #25
 800121e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2P = 1;
 8001220:	2301      	movs	r3, #1
 8001222:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001224:	2302      	movs	r3, #2
 8001226:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001228:	2302      	movs	r3, #2
 800122a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800122c:	23c0      	movs	r3, #192	@ 0xc0
 800122e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001230:	2300      	movs	r3, #0
 8001232:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8001234:	2302      	movs	r3, #2
 8001236:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001238:	f107 0308 	add.w	r3, r7, #8
 800123c:	4618      	mov	r0, r3
 800123e:	f001 ff77 	bl	8003130 <HAL_RCCEx_PeriphCLKConfig>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <HAL_FMC_MspInit+0x74>
    {
      Error_Handler();
 8001248:	f7ff fe0e 	bl	8000e68 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800124c:	4b41      	ldr	r3, [pc, #260]	@ (8001354 <HAL_FMC_MspInit+0x17c>)
 800124e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001252:	4a40      	ldr	r2, [pc, #256]	@ (8001354 <HAL_FMC_MspInit+0x17c>)
 8001254:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001258:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800125c:	4b3d      	ldr	r3, [pc, #244]	@ (8001354 <HAL_FMC_MspInit+0x17c>)
 800125e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001262:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FMC_D3
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800126a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800126e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001272:	2302      	movs	r3, #2
 8001274:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127e:	2303      	movs	r3, #3
 8001280:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001284:	230c      	movs	r3, #12
 8001286:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800128a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800128e:	4619      	mov	r1, r3
 8001290:	4831      	ldr	r0, [pc, #196]	@ (8001358 <HAL_FMC_MspInit+0x180>)
 8001292:	f000 fb27 	bl	80018e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8001296:	230d      	movs	r3, #13
 8001298:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800129c:	2302      	movs	r3, #2
 800129e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a2:	2300      	movs	r3, #0
 80012a4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a8:	2303      	movs	r3, #3
 80012aa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012ae:	230c      	movs	r3, #12
 80012b0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012b8:	4619      	mov	r1, r3
 80012ba:	4828      	ldr	r0, [pc, #160]	@ (800135c <HAL_FMC_MspInit+0x184>)
 80012bc:	f000 fb12 	bl	80018e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 80012c0:	f248 1333 	movw	r3, #33075	@ 0x8133
 80012c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c8:	2302      	movs	r3, #2
 80012ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d4:	2303      	movs	r3, #3
 80012d6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012da:	230c      	movs	r3, #12
 80012dc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012e0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012e4:	4619      	mov	r1, r3
 80012e6:	481e      	ldr	r0, [pc, #120]	@ (8001360 <HAL_FMC_MspInit+0x188>)
 80012e8:	f000 fafc 	bl	80018e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80012ec:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80012f0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f4:	2302      	movs	r3, #2
 80012f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	2300      	movs	r3, #0
 80012fc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001300:	2303      	movs	r3, #3
 8001302:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001306:	230c      	movs	r3, #12
 8001308:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800130c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001310:	4619      	mov	r1, r3
 8001312:	4814      	ldr	r0, [pc, #80]	@ (8001364 <HAL_FMC_MspInit+0x18c>)
 8001314:	f000 fae6 	bl	80018e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001318:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800131c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001320:	2302      	movs	r3, #2
 8001322:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001326:	2300      	movs	r3, #0
 8001328:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800132c:	2303      	movs	r3, #3
 800132e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001332:	230c      	movs	r3, #12
 8001334:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001338:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800133c:	4619      	mov	r1, r3
 800133e:	480a      	ldr	r0, [pc, #40]	@ (8001368 <HAL_FMC_MspInit+0x190>)
 8001340:	f000 fad0 	bl	80018e4 <HAL_GPIO_Init>
 8001344:	e000      	b.n	8001348 <HAL_FMC_MspInit+0x170>
    return;
 8001346:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001348:	37e8      	adds	r7, #232	@ 0xe8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	24000278 	.word	0x24000278
 8001354:	58024400 	.word	0x58024400
 8001358:	58021400 	.word	0x58021400
 800135c:	58020800 	.word	0x58020800
 8001360:	58021800 	.word	0x58021800
 8001364:	58021000 	.word	0x58021000
 8001368:	58020c00 	.word	0x58020c00

0800136c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001374:	f7ff ff30 	bl	80011d8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b0bc      	sub	sp, #240	@ 0xf0
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001388:	f107 0310 	add.w	r3, r7, #16
 800138c:	22c8      	movs	r2, #200	@ 0xc8
 800138e:	2100      	movs	r1, #0
 8001390:	4618      	mov	r0, r3
 8001392:	f006 fd4f 	bl	8007e34 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a23      	ldr	r2, [pc, #140]	@ (8001428 <HAL_SAI_MspInit+0xa8>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d13e      	bne.n	800141e <HAL_SAI_MspInit+0x9e>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80013a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013a4:	f04f 0300 	mov.w	r3, #0
 80013a8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PIN;
 80013ac:	2303      	movs	r3, #3
 80013ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013b0:	f107 0310 	add.w	r3, r7, #16
 80013b4:	4618      	mov	r0, r3
 80013b6:	f001 febb 	bl	8003130 <HAL_RCCEx_PeriphCLKConfig>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <HAL_SAI_MspInit+0x44>
    {
      Error_Handler();
 80013c0:	f7ff fd52 	bl	8000e68 <Error_Handler>
    }

    if (SAI1_client == 0)
 80013c4:	4b19      	ldr	r3, [pc, #100]	@ (800142c <HAL_SAI_MspInit+0xac>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d10e      	bne.n	80013ea <HAL_SAI_MspInit+0x6a>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80013cc:	4b18      	ldr	r3, [pc, #96]	@ (8001430 <HAL_SAI_MspInit+0xb0>)
 80013ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013d2:	4a17      	ldr	r2, [pc, #92]	@ (8001430 <HAL_SAI_MspInit+0xb0>)
 80013d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80013dc:	4b14      	ldr	r3, [pc, #80]	@ (8001430 <HAL_SAI_MspInit+0xb0>)
 80013de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 80013ea:	4b10      	ldr	r3, [pc, #64]	@ (800142c <HAL_SAI_MspInit+0xac>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	3301      	adds	r3, #1
 80013f0:	4a0e      	ldr	r2, [pc, #56]	@ (800142c <HAL_SAI_MspInit+0xac>)
 80013f2:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80013f4:	2374      	movs	r3, #116	@ 0x74
 80013f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fa:	2302      	movs	r3, #2
 80013fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001406:	2300      	movs	r3, #0
 8001408:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800140c:	2306      	movs	r3, #6
 800140e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001412:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001416:	4619      	mov	r1, r3
 8001418:	4806      	ldr	r0, [pc, #24]	@ (8001434 <HAL_SAI_MspInit+0xb4>)
 800141a:	f000 fa63 	bl	80018e4 <HAL_GPIO_Init>

    }
}
 800141e:	bf00      	nop
 8001420:	37f0      	adds	r7, #240	@ 0xf0
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40015804 	.word	0x40015804
 800142c:	2400027c 	.word	0x2400027c
 8001430:	58024400 	.word	0x58024400
 8001434:	58021000 	.word	0x58021000

08001438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <NMI_Handler+0x4>

08001440 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <HardFault_Handler+0x4>

08001448 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800144c:	bf00      	nop
 800144e:	e7fd      	b.n	800144c <MemManage_Handler+0x4>

08001450 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001454:	bf00      	nop
 8001456:	e7fd      	b.n	8001454 <BusFault_Handler+0x4>

08001458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800145c:	bf00      	nop
 800145e:	e7fd      	b.n	800145c <UsageFault_Handler+0x4>

08001460 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800146e:	b480      	push	{r7}
 8001470:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr

0800147c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800148e:	f000 f8a1 	bl	80015d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001498:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80014d4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800149c:	f7ff f960 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80014a0:	f7ff f8b0 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014a4:	480c      	ldr	r0, [pc, #48]	@ (80014d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014a6:	490d      	ldr	r1, [pc, #52]	@ (80014dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014a8:	4a0d      	ldr	r2, [pc, #52]	@ (80014e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014ac:	e002      	b.n	80014b4 <LoopCopyDataInit>

080014ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014b2:	3304      	adds	r3, #4

080014b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014b8:	d3f9      	bcc.n	80014ae <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ba:	4a0a      	ldr	r2, [pc, #40]	@ (80014e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014bc:	4c0a      	ldr	r4, [pc, #40]	@ (80014e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014c0:	e001      	b.n	80014c6 <LoopFillZerobss>

080014c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014c4:	3204      	adds	r2, #4

080014c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014c8:	d3fb      	bcc.n	80014c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014ca:	f006 fcbb 	bl	8007e44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014ce:	f7ff f961 	bl	8000794 <main>
  bx  lr
 80014d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014d4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80014d8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80014dc:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80014e0:	08007eec 	.word	0x08007eec
  ldr r2, =_sbss
 80014e4:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80014e8:	24000284 	.word	0x24000284

080014ec <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014ec:	e7fe      	b.n	80014ec <ADC3_IRQHandler>
	...

080014f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014f6:	2003      	movs	r0, #3
 80014f8:	f000 f94a 	bl	8001790 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80014fc:	f001 fc42 	bl	8002d84 <HAL_RCC_GetSysClockFreq>
 8001500:	4602      	mov	r2, r0
 8001502:	4b15      	ldr	r3, [pc, #84]	@ (8001558 <HAL_Init+0x68>)
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	0a1b      	lsrs	r3, r3, #8
 8001508:	f003 030f 	and.w	r3, r3, #15
 800150c:	4913      	ldr	r1, [pc, #76]	@ (800155c <HAL_Init+0x6c>)
 800150e:	5ccb      	ldrb	r3, [r1, r3]
 8001510:	f003 031f 	and.w	r3, r3, #31
 8001514:	fa22 f303 	lsr.w	r3, r2, r3
 8001518:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800151a:	4b0f      	ldr	r3, [pc, #60]	@ (8001558 <HAL_Init+0x68>)
 800151c:	699b      	ldr	r3, [r3, #24]
 800151e:	f003 030f 	and.w	r3, r3, #15
 8001522:	4a0e      	ldr	r2, [pc, #56]	@ (800155c <HAL_Init+0x6c>)
 8001524:	5cd3      	ldrb	r3, [r2, r3]
 8001526:	f003 031f 	and.w	r3, r3, #31
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	fa22 f303 	lsr.w	r3, r2, r3
 8001530:	4a0b      	ldr	r2, [pc, #44]	@ (8001560 <HAL_Init+0x70>)
 8001532:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001534:	4a0b      	ldr	r2, [pc, #44]	@ (8001564 <HAL_Init+0x74>)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800153a:	200f      	movs	r0, #15
 800153c:	f000 f814 	bl	8001568 <HAL_InitTick>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e002      	b.n	8001550 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800154a:	f7ff fc93 	bl	8000e74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800154e:	2300      	movs	r3, #0
}
 8001550:	4618      	mov	r0, r3
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	58024400 	.word	0x58024400
 800155c:	08007ea4 	.word	0x08007ea4
 8001560:	24000004 	.word	0x24000004
 8001564:	24000000 	.word	0x24000000

08001568 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001570:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <HAL_InitTick+0x60>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d101      	bne.n	800157c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	e021      	b.n	80015c0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800157c:	4b13      	ldr	r3, [pc, #76]	@ (80015cc <HAL_InitTick+0x64>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <HAL_InitTick+0x60>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	4619      	mov	r1, r3
 8001586:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800158a:	fbb3 f3f1 	udiv	r3, r3, r1
 800158e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001592:	4618      	mov	r0, r3
 8001594:	f000 f921 	bl	80017da <HAL_SYSTICK_Config>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e00e      	b.n	80015c0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2b0f      	cmp	r3, #15
 80015a6:	d80a      	bhi.n	80015be <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015a8:	2200      	movs	r2, #0
 80015aa:	6879      	ldr	r1, [r7, #4]
 80015ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015b0:	f000 f8f9 	bl	80017a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015b4:	4a06      	ldr	r2, [pc, #24]	@ (80015d0 <HAL_InitTick+0x68>)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ba:	2300      	movs	r3, #0
 80015bc:	e000      	b.n	80015c0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	2400000c 	.word	0x2400000c
 80015cc:	24000000 	.word	0x24000000
 80015d0:	24000008 	.word	0x24000008

080015d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015d8:	4b06      	ldr	r3, [pc, #24]	@ (80015f4 <HAL_IncTick+0x20>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	461a      	mov	r2, r3
 80015de:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <HAL_IncTick+0x24>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4413      	add	r3, r2
 80015e4:	4a04      	ldr	r2, [pc, #16]	@ (80015f8 <HAL_IncTick+0x24>)
 80015e6:	6013      	str	r3, [r2, #0]
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	2400000c 	.word	0x2400000c
 80015f8:	24000280 	.word	0x24000280

080015fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001600:	4b03      	ldr	r3, [pc, #12]	@ (8001610 <HAL_GetTick+0x14>)
 8001602:	681b      	ldr	r3, [r3, #0]
}
 8001604:	4618      	mov	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	24000280 	.word	0x24000280

08001614 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001618:	4b03      	ldr	r3, [pc, #12]	@ (8001628 <HAL_GetREVID+0x14>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	0c1b      	lsrs	r3, r3, #16
}
 800161e:	4618      	mov	r0, r3
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	5c001000 	.word	0x5c001000

0800162c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800163c:	4b0b      	ldr	r3, [pc, #44]	@ (800166c <__NVIC_SetPriorityGrouping+0x40>)
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001648:	4013      	ands	r3, r2
 800164a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001654:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <__NVIC_SetPriorityGrouping+0x44>)
 8001656:	4313      	orrs	r3, r2
 8001658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800165a:	4a04      	ldr	r2, [pc, #16]	@ (800166c <__NVIC_SetPriorityGrouping+0x40>)
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	60d3      	str	r3, [r2, #12]
}
 8001660:	bf00      	nop
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	e000ed00 	.word	0xe000ed00
 8001670:	05fa0000 	.word	0x05fa0000

08001674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001678:	4b04      	ldr	r3, [pc, #16]	@ (800168c <__NVIC_GetPriorityGrouping+0x18>)
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	0a1b      	lsrs	r3, r3, #8
 800167e:	f003 0307 	and.w	r3, r3, #7
}
 8001682:	4618      	mov	r0, r3
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	6039      	str	r1, [r7, #0]
 800169a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800169c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	db0a      	blt.n	80016ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	490c      	ldr	r1, [pc, #48]	@ (80016dc <__NVIC_SetPriority+0x4c>)
 80016aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016ae:	0112      	lsls	r2, r2, #4
 80016b0:	b2d2      	uxtb	r2, r2
 80016b2:	440b      	add	r3, r1
 80016b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016b8:	e00a      	b.n	80016d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	4908      	ldr	r1, [pc, #32]	@ (80016e0 <__NVIC_SetPriority+0x50>)
 80016c0:	88fb      	ldrh	r3, [r7, #6]
 80016c2:	f003 030f 	and.w	r3, r3, #15
 80016c6:	3b04      	subs	r3, #4
 80016c8:	0112      	lsls	r2, r2, #4
 80016ca:	b2d2      	uxtb	r2, r2
 80016cc:	440b      	add	r3, r1
 80016ce:	761a      	strb	r2, [r3, #24]
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	e000e100 	.word	0xe000e100
 80016e0:	e000ed00 	.word	0xe000ed00

080016e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b089      	sub	sp, #36	@ 0x24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	f1c3 0307 	rsb	r3, r3, #7
 80016fe:	2b04      	cmp	r3, #4
 8001700:	bf28      	it	cs
 8001702:	2304      	movcs	r3, #4
 8001704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	3304      	adds	r3, #4
 800170a:	2b06      	cmp	r3, #6
 800170c:	d902      	bls.n	8001714 <NVIC_EncodePriority+0x30>
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	3b03      	subs	r3, #3
 8001712:	e000      	b.n	8001716 <NVIC_EncodePriority+0x32>
 8001714:	2300      	movs	r3, #0
 8001716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001718:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	43da      	mvns	r2, r3
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	401a      	ands	r2, r3
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800172c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	fa01 f303 	lsl.w	r3, r1, r3
 8001736:	43d9      	mvns	r1, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800173c:	4313      	orrs	r3, r2
         );
}
 800173e:	4618      	mov	r0, r3
 8001740:	3724      	adds	r7, #36	@ 0x24
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
	...

0800174c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3b01      	subs	r3, #1
 8001758:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800175c:	d301      	bcc.n	8001762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800175e:	2301      	movs	r3, #1
 8001760:	e00f      	b.n	8001782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001762:	4a0a      	ldr	r2, [pc, #40]	@ (800178c <SysTick_Config+0x40>)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3b01      	subs	r3, #1
 8001768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800176a:	210f      	movs	r1, #15
 800176c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001770:	f7ff ff8e 	bl	8001690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001774:	4b05      	ldr	r3, [pc, #20]	@ (800178c <SysTick_Config+0x40>)
 8001776:	2200      	movs	r2, #0
 8001778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800177a:	4b04      	ldr	r3, [pc, #16]	@ (800178c <SysTick_Config+0x40>)
 800177c:	2207      	movs	r2, #7
 800177e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	e000e010 	.word	0xe000e010

08001790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ff47 	bl	800162c <__NVIC_SetPriorityGrouping>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	4603      	mov	r3, r0
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
 80017b2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017b4:	f7ff ff5e 	bl	8001674 <__NVIC_GetPriorityGrouping>
 80017b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	68b9      	ldr	r1, [r7, #8]
 80017be:	6978      	ldr	r0, [r7, #20]
 80017c0:	f7ff ff90 	bl	80016e4 <NVIC_EncodePriority>
 80017c4:	4602      	mov	r2, r0
 80017c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017ca:	4611      	mov	r1, r2
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff ff5f 	bl	8001690 <__NVIC_SetPriority>
}
 80017d2:	bf00      	nop
 80017d4:	3718      	adds	r7, #24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b082      	sub	sp, #8
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff ffb2 	bl	800174c <SysTick_Config>
 80017e8:	4603      	mov	r3, r0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
	...

080017f4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80017f8:	f3bf 8f5f 	dmb	sy
}
 80017fc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80017fe:	4b07      	ldr	r3, [pc, #28]	@ (800181c <HAL_MPU_Disable+0x28>)
 8001800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001802:	4a06      	ldr	r2, [pc, #24]	@ (800181c <HAL_MPU_Disable+0x28>)
 8001804:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001808:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800180a:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <HAL_MPU_Disable+0x2c>)
 800180c:	2200      	movs	r2, #0
 800180e:	605a      	str	r2, [r3, #4]
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	e000ed00 	.word	0xe000ed00
 8001820:	e000ed90 	.word	0xe000ed90

08001824 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800182c:	4a0b      	ldr	r2, [pc, #44]	@ (800185c <HAL_MPU_Enable+0x38>)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001836:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <HAL_MPU_Enable+0x3c>)
 8001838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800183a:	4a09      	ldr	r2, [pc, #36]	@ (8001860 <HAL_MPU_Enable+0x3c>)
 800183c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001840:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001842:	f3bf 8f4f 	dsb	sy
}
 8001846:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001848:	f3bf 8f6f 	isb	sy
}
 800184c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	e000ed90 	.word	0xe000ed90
 8001860:	e000ed00 	.word	0xe000ed00

08001864 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	785a      	ldrb	r2, [r3, #1]
 8001870:	4b1b      	ldr	r3, [pc, #108]	@ (80018e0 <HAL_MPU_ConfigRegion+0x7c>)
 8001872:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001874:	4b1a      	ldr	r3, [pc, #104]	@ (80018e0 <HAL_MPU_ConfigRegion+0x7c>)
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	4a19      	ldr	r2, [pc, #100]	@ (80018e0 <HAL_MPU_ConfigRegion+0x7c>)
 800187a:	f023 0301 	bic.w	r3, r3, #1
 800187e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001880:	4a17      	ldr	r2, [pc, #92]	@ (80018e0 <HAL_MPU_ConfigRegion+0x7c>)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	7b1b      	ldrb	r3, [r3, #12]
 800188c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	7adb      	ldrb	r3, [r3, #11]
 8001892:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001894:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	7a9b      	ldrb	r3, [r3, #10]
 800189a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800189c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	7b5b      	ldrb	r3, [r3, #13]
 80018a2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80018a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	7b9b      	ldrb	r3, [r3, #14]
 80018aa:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80018ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	7bdb      	ldrb	r3, [r3, #15]
 80018b2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80018b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	7a5b      	ldrb	r3, [r3, #9]
 80018ba:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80018bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	7a1b      	ldrb	r3, [r3, #8]
 80018c2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80018c4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	7812      	ldrb	r2, [r2, #0]
 80018ca:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80018cc:	4a04      	ldr	r2, [pc, #16]	@ (80018e0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80018ce:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80018d0:	6113      	str	r3, [r2, #16]
}
 80018d2:	bf00      	nop
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	e000ed90 	.word	0xe000ed90

080018e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b089      	sub	sp, #36	@ 0x24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80018f2:	4b89      	ldr	r3, [pc, #548]	@ (8001b18 <HAL_GPIO_Init+0x234>)
 80018f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80018f6:	e194      	b.n	8001c22 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	2101      	movs	r1, #1
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	fa01 f303 	lsl.w	r3, r1, r3
 8001904:	4013      	ands	r3, r2
 8001906:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	2b00      	cmp	r3, #0
 800190c:	f000 8186 	beq.w	8001c1c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f003 0303 	and.w	r3, r3, #3
 8001918:	2b01      	cmp	r3, #1
 800191a:	d005      	beq.n	8001928 <HAL_GPIO_Init+0x44>
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f003 0303 	and.w	r3, r3, #3
 8001924:	2b02      	cmp	r3, #2
 8001926:	d130      	bne.n	800198a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	2203      	movs	r2, #3
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	43db      	mvns	r3, r3
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	4013      	ands	r3, r2
 800193e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	68da      	ldr	r2, [r3, #12]
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	005b      	lsls	r3, r3, #1
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	4313      	orrs	r3, r2
 8001950:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800195e:	2201      	movs	r2, #1
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	fa02 f303 	lsl.w	r3, r2, r3
 8001966:	43db      	mvns	r3, r3
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	4013      	ands	r3, r2
 800196c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	091b      	lsrs	r3, r3, #4
 8001974:	f003 0201 	and.w	r2, r3, #1
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	4313      	orrs	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f003 0303 	and.w	r3, r3, #3
 8001992:	2b03      	cmp	r3, #3
 8001994:	d017      	beq.n	80019c6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	005b      	lsls	r3, r3, #1
 80019a0:	2203      	movs	r2, #3
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	43db      	mvns	r3, r3
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	4013      	ands	r3, r2
 80019ac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	689a      	ldr	r2, [r3, #8]
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	4313      	orrs	r3, r2
 80019be:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f003 0303 	and.w	r3, r3, #3
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d123      	bne.n	8001a1a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	08da      	lsrs	r2, r3, #3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	3208      	adds	r2, #8
 80019da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f003 0307 	and.w	r3, r3, #7
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	220f      	movs	r2, #15
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43db      	mvns	r3, r3
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	4013      	ands	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	691a      	ldr	r2, [r3, #16]
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	f003 0307 	and.w	r3, r3, #7
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	69ba      	ldr	r2, [r7, #24]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	08da      	lsrs	r2, r3, #3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	3208      	adds	r2, #8
 8001a14:	69b9      	ldr	r1, [r7, #24]
 8001a16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	2203      	movs	r2, #3
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	4013      	ands	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f003 0203 	and.w	r2, r3, #3
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	f000 80e0 	beq.w	8001c1c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a5c:	4b2f      	ldr	r3, [pc, #188]	@ (8001b1c <HAL_GPIO_Init+0x238>)
 8001a5e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001a62:	4a2e      	ldr	r2, [pc, #184]	@ (8001b1c <HAL_GPIO_Init+0x238>)
 8001a64:	f043 0302 	orr.w	r3, r3, #2
 8001a68:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001a6c:	4b2b      	ldr	r3, [pc, #172]	@ (8001b1c <HAL_GPIO_Init+0x238>)
 8001a6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a7a:	4a29      	ldr	r2, [pc, #164]	@ (8001b20 <HAL_GPIO_Init+0x23c>)
 8001a7c:	69fb      	ldr	r3, [r7, #28]
 8001a7e:	089b      	lsrs	r3, r3, #2
 8001a80:	3302      	adds	r3, #2
 8001a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	f003 0303 	and.w	r3, r3, #3
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	220f      	movs	r2, #15
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	43db      	mvns	r3, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a20      	ldr	r2, [pc, #128]	@ (8001b24 <HAL_GPIO_Init+0x240>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d052      	beq.n	8001b4c <HAL_GPIO_Init+0x268>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a1f      	ldr	r2, [pc, #124]	@ (8001b28 <HAL_GPIO_Init+0x244>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d031      	beq.n	8001b12 <HAL_GPIO_Init+0x22e>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a1e      	ldr	r2, [pc, #120]	@ (8001b2c <HAL_GPIO_Init+0x248>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d02b      	beq.n	8001b0e <HAL_GPIO_Init+0x22a>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8001b30 <HAL_GPIO_Init+0x24c>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d025      	beq.n	8001b0a <HAL_GPIO_Init+0x226>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a1c      	ldr	r2, [pc, #112]	@ (8001b34 <HAL_GPIO_Init+0x250>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d01f      	beq.n	8001b06 <HAL_GPIO_Init+0x222>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a1b      	ldr	r2, [pc, #108]	@ (8001b38 <HAL_GPIO_Init+0x254>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d019      	beq.n	8001b02 <HAL_GPIO_Init+0x21e>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a1a      	ldr	r2, [pc, #104]	@ (8001b3c <HAL_GPIO_Init+0x258>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d013      	beq.n	8001afe <HAL_GPIO_Init+0x21a>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a19      	ldr	r2, [pc, #100]	@ (8001b40 <HAL_GPIO_Init+0x25c>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d00d      	beq.n	8001afa <HAL_GPIO_Init+0x216>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4a18      	ldr	r2, [pc, #96]	@ (8001b44 <HAL_GPIO_Init+0x260>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d007      	beq.n	8001af6 <HAL_GPIO_Init+0x212>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a17      	ldr	r2, [pc, #92]	@ (8001b48 <HAL_GPIO_Init+0x264>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d101      	bne.n	8001af2 <HAL_GPIO_Init+0x20e>
 8001aee:	2309      	movs	r3, #9
 8001af0:	e02d      	b.n	8001b4e <HAL_GPIO_Init+0x26a>
 8001af2:	230a      	movs	r3, #10
 8001af4:	e02b      	b.n	8001b4e <HAL_GPIO_Init+0x26a>
 8001af6:	2308      	movs	r3, #8
 8001af8:	e029      	b.n	8001b4e <HAL_GPIO_Init+0x26a>
 8001afa:	2307      	movs	r3, #7
 8001afc:	e027      	b.n	8001b4e <HAL_GPIO_Init+0x26a>
 8001afe:	2306      	movs	r3, #6
 8001b00:	e025      	b.n	8001b4e <HAL_GPIO_Init+0x26a>
 8001b02:	2305      	movs	r3, #5
 8001b04:	e023      	b.n	8001b4e <HAL_GPIO_Init+0x26a>
 8001b06:	2304      	movs	r3, #4
 8001b08:	e021      	b.n	8001b4e <HAL_GPIO_Init+0x26a>
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e01f      	b.n	8001b4e <HAL_GPIO_Init+0x26a>
 8001b0e:	2302      	movs	r3, #2
 8001b10:	e01d      	b.n	8001b4e <HAL_GPIO_Init+0x26a>
 8001b12:	2301      	movs	r3, #1
 8001b14:	e01b      	b.n	8001b4e <HAL_GPIO_Init+0x26a>
 8001b16:	bf00      	nop
 8001b18:	58000080 	.word	0x58000080
 8001b1c:	58024400 	.word	0x58024400
 8001b20:	58000400 	.word	0x58000400
 8001b24:	58020000 	.word	0x58020000
 8001b28:	58020400 	.word	0x58020400
 8001b2c:	58020800 	.word	0x58020800
 8001b30:	58020c00 	.word	0x58020c00
 8001b34:	58021000 	.word	0x58021000
 8001b38:	58021400 	.word	0x58021400
 8001b3c:	58021800 	.word	0x58021800
 8001b40:	58021c00 	.word	0x58021c00
 8001b44:	58022000 	.word	0x58022000
 8001b48:	58022400 	.word	0x58022400
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	69fa      	ldr	r2, [r7, #28]
 8001b50:	f002 0203 	and.w	r2, r2, #3
 8001b54:	0092      	lsls	r2, r2, #2
 8001b56:	4093      	lsls	r3, r2
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b5e:	4938      	ldr	r1, [pc, #224]	@ (8001c40 <HAL_GPIO_Init+0x35c>)
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	089b      	lsrs	r3, r3, #2
 8001b64:	3302      	adds	r3, #2
 8001b66:	69ba      	ldr	r2, [r7, #24]
 8001b68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	43db      	mvns	r3, r3
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d003      	beq.n	8001b92 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001b92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001b9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001bc0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	43db      	mvns	r3, r3
 8001bd2:	69ba      	ldr	r2, [r7, #24]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d003      	beq.n	8001bec <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001be4:	69ba      	ldr	r2, [r7, #24]
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	43db      	mvns	r3, r3
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	4013      	ands	r3, r2
 8001c00:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d003      	beq.n	8001c16 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	fa22 f303 	lsr.w	r3, r2, r3
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f47f ae63 	bne.w	80018f8 <HAL_GPIO_Init+0x14>
  }
}
 8001c32:	bf00      	nop
 8001c34:	bf00      	nop
 8001c36:	3724      	adds	r7, #36	@ 0x24
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	58000400 	.word	0x58000400

08001c44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	807b      	strh	r3, [r7, #2]
 8001c50:	4613      	mov	r3, r2
 8001c52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c54:	787b      	ldrb	r3, [r7, #1]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d003      	beq.n	8001c62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c5a:	887a      	ldrh	r2, [r7, #2]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001c60:	e003      	b.n	8001c6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001c62:	887b      	ldrh	r3, [r7, #2]
 8001c64:	041a      	lsls	r2, r3, #16
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	619a      	str	r2, [r3, #24]
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
	...

08001c78 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001c80:	4a08      	ldr	r2, [pc, #32]	@ (8001ca4 <HAL_HSEM_FastTake+0x2c>)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	3320      	adds	r3, #32
 8001c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c8a:	4a07      	ldr	r2, [pc, #28]	@ (8001ca8 <HAL_HSEM_FastTake+0x30>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d101      	bne.n	8001c94 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001c90:	2300      	movs	r3, #0
 8001c92:	e000      	b.n	8001c96 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	58026400 	.word	0x58026400
 8001ca8:	80000300 	.word	0x80000300

08001cac <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001cb6:	4906      	ldr	r1, [pc, #24]	@ (8001cd0 <HAL_HSEM_Release+0x24>)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	58026400 	.word	0x58026400

08001cd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d101      	bne.n	8001ce6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e08b      	b.n	8001dfe <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d106      	bne.n	8001d00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f7ff f8d4 	bl	8000ea8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2224      	movs	r2, #36	@ 0x24
 8001d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f022 0201 	bic.w	r2, r2, #1
 8001d16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001d24:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	689a      	ldr	r2, [r3, #8]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d34:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d107      	bne.n	8001d4e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	689a      	ldr	r2, [r3, #8]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	e006      	b.n	8001d5c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001d5a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d108      	bne.n	8001d76 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	685a      	ldr	r2, [r3, #4]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	e007      	b.n	8001d86 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	685a      	ldr	r2, [r3, #4]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d84:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	6859      	ldr	r1, [r3, #4]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	4b1d      	ldr	r3, [pc, #116]	@ (8001e08 <HAL_I2C_Init+0x134>)
 8001d92:	430b      	orrs	r3, r1
 8001d94:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	68da      	ldr	r2, [r3, #12]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001da4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	691a      	ldr	r2, [r3, #16]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	699b      	ldr	r3, [r3, #24]
 8001db6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	69d9      	ldr	r1, [r3, #28]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a1a      	ldr	r2, [r3, #32]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f042 0201 	orr.w	r2, r2, #1
 8001dde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2220      	movs	r2, #32
 8001dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2200      	movs	r2, #0
 8001df8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	02008000 	.word	0x02008000

08001e0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	2b20      	cmp	r3, #32
 8001e20:	d138      	bne.n	8001e94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d101      	bne.n	8001e30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	e032      	b.n	8001e96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2224      	movs	r2, #36	@ 0x24
 8001e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f022 0201 	bic.w	r2, r2, #1
 8001e4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	6819      	ldr	r1, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f042 0201 	orr.w	r2, r2, #1
 8001e7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2220      	movs	r2, #32
 8001e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e90:	2300      	movs	r3, #0
 8001e92:	e000      	b.n	8001e96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e94:	2302      	movs	r3, #2
  }
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr

08001ea2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	b085      	sub	sp, #20
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
 8001eaa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b20      	cmp	r3, #32
 8001eb6:	d139      	bne.n	8001f2c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d101      	bne.n	8001ec6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e033      	b.n	8001f2e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2224      	movs	r2, #36	@ 0x24
 8001ed2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f022 0201 	bic.w	r2, r2, #1
 8001ee4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001ef4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	021b      	lsls	r3, r3, #8
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	68fa      	ldr	r2, [r7, #12]
 8001f06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f042 0201 	orr.w	r2, r2, #1
 8001f16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2220      	movs	r2, #32
 8001f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	e000      	b.n	8001f2e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001f2c:	2302      	movs	r3, #2
  }
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3714      	adds	r7, #20
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
	...

08001f3c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001f44:	4b29      	ldr	r3, [pc, #164]	@ (8001fec <HAL_PWREx_ConfigSupply+0xb0>)
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f003 0307 	and.w	r3, r3, #7
 8001f4c:	2b06      	cmp	r3, #6
 8001f4e:	d00a      	beq.n	8001f66 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001f50:	4b26      	ldr	r3, [pc, #152]	@ (8001fec <HAL_PWREx_ConfigSupply+0xb0>)
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d001      	beq.n	8001f62 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e040      	b.n	8001fe4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001f62:	2300      	movs	r3, #0
 8001f64:	e03e      	b.n	8001fe4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001f66:	4b21      	ldr	r3, [pc, #132]	@ (8001fec <HAL_PWREx_ConfigSupply+0xb0>)
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001f6e:	491f      	ldr	r1, [pc, #124]	@ (8001fec <HAL_PWREx_ConfigSupply+0xb0>)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001f76:	f7ff fb41 	bl	80015fc <HAL_GetTick>
 8001f7a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001f7c:	e009      	b.n	8001f92 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001f7e:	f7ff fb3d 	bl	80015fc <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f8c:	d901      	bls.n	8001f92 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e028      	b.n	8001fe4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001f92:	4b16      	ldr	r3, [pc, #88]	@ (8001fec <HAL_PWREx_ConfigSupply+0xb0>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f9e:	d1ee      	bne.n	8001f7e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b1e      	cmp	r3, #30
 8001fa4:	d008      	beq.n	8001fb8 <HAL_PWREx_ConfigSupply+0x7c>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2b2e      	cmp	r3, #46	@ 0x2e
 8001faa:	d005      	beq.n	8001fb8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2b1d      	cmp	r3, #29
 8001fb0:	d002      	beq.n	8001fb8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b2d      	cmp	r3, #45	@ 0x2d
 8001fb6:	d114      	bne.n	8001fe2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001fb8:	f7ff fb20 	bl	80015fc <HAL_GetTick>
 8001fbc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001fbe:	e009      	b.n	8001fd4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001fc0:	f7ff fb1c 	bl	80015fc <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001fce:	d901      	bls.n	8001fd4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e007      	b.n	8001fe4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001fd4:	4b05      	ldr	r3, [pc, #20]	@ (8001fec <HAL_PWREx_ConfigSupply+0xb0>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fe0:	d1ee      	bne.n	8001fc0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3710      	adds	r7, #16
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	58024800 	.word	0x58024800

08001ff0 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b086      	sub	sp, #24
 8001ff4:	af02      	add	r7, sp, #8
 8001ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001ff8:	f7ff fb00 	bl	80015fc <HAL_GetTick>
 8001ffc:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d101      	bne.n	8002008 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e05f      	b.n	80020c8 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800200e:	b2db      	uxtb	r3, r3
 8002010:	2b00      	cmp	r3, #0
 8002012:	d107      	bne.n	8002024 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7fe ffaf 	bl	8000f78 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800201a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 f85a 	bl	80020d8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	3b01      	subs	r3, #1
 8002034:	021a      	lsls	r2, r3, #8
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	430a      	orrs	r2, r1
 800203c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2200      	movs	r2, #0
 8002048:	2120      	movs	r1, #32
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f852 	bl	80020f4 <QSPI_WaitFlagStateUntilTimeout>
 8002050:	4603      	mov	r3, r0
 8002052:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8002054:	7afb      	ldrb	r3, [r7, #11]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d135      	bne.n	80020c6 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	4b1b      	ldr	r3, [pc, #108]	@ (80020d0 <HAL_QSPI_Init+0xe0>)
 8002062:	4013      	ands	r3, r2
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	6852      	ldr	r2, [r2, #4]
 8002068:	0611      	lsls	r1, r2, #24
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	68d2      	ldr	r2, [r2, #12]
 800206e:	4311      	orrs	r1, r2
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	69d2      	ldr	r2, [r2, #28]
 8002074:	4311      	orrs	r1, r2
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	6a12      	ldr	r2, [r2, #32]
 800207a:	4311      	orrs	r1, r2
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	6812      	ldr	r2, [r2, #0]
 8002080:	430b      	orrs	r3, r1
 8002082:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	685a      	ldr	r2, [r3, #4]
 800208a:	4b12      	ldr	r3, [pc, #72]	@ (80020d4 <HAL_QSPI_Init+0xe4>)
 800208c:	4013      	ands	r3, r2
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	6912      	ldr	r2, [r2, #16]
 8002092:	0411      	lsls	r1, r2, #16
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	6952      	ldr	r2, [r2, #20]
 8002098:	4311      	orrs	r1, r2
 800209a:	687a      	ldr	r2, [r7, #4]
 800209c:	6992      	ldr	r2, [r2, #24]
 800209e:	4311      	orrs	r1, r2
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	6812      	ldr	r2, [r2, #0]
 80020a4:	430b      	orrs	r3, r1
 80020a6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f042 0201 	orr.w	r2, r2, #1
 80020b6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2201      	movs	r2, #1
 80020c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80020c6:	7afb      	ldrb	r3, [r7, #11]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3710      	adds	r7, #16
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	00ffff2f 	.word	0x00ffff2f
 80020d4:	ffe0f8fe 	.word	0xffe0f8fe

080020d8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	603b      	str	r3, [r7, #0]
 8002100:	4613      	mov	r3, r2
 8002102:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002104:	e01a      	b.n	800213c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800210c:	d016      	beq.n	800213c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800210e:	f7ff fa75 	bl	80015fc <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	429a      	cmp	r2, r3
 800211c:	d302      	bcc.n	8002124 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d10b      	bne.n	800213c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2204      	movs	r2, #4
 8002128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002130:	f043 0201 	orr.w	r2, r3, #1
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e00e      	b.n	800215a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689a      	ldr	r2, [r3, #8]
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	4013      	ands	r3, r2
 8002146:	2b00      	cmp	r3, #0
 8002148:	bf14      	ite	ne
 800214a:	2301      	movne	r3, #1
 800214c:	2300      	moveq	r3, #0
 800214e:	b2db      	uxtb	r3, r3
 8002150:	461a      	mov	r2, r3
 8002152:	79fb      	ldrb	r3, [r7, #7]
 8002154:	429a      	cmp	r2, r3
 8002156:	d1d6      	bne.n	8002106 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
	...

08002164 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b08c      	sub	sp, #48	@ 0x30
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d102      	bne.n	8002178 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	f000 bc48 	b.w	8002a08 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	2b00      	cmp	r3, #0
 8002182:	f000 8088 	beq.w	8002296 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002186:	4b99      	ldr	r3, [pc, #612]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800218e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002190:	4b96      	ldr	r3, [pc, #600]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002194:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002198:	2b10      	cmp	r3, #16
 800219a:	d007      	beq.n	80021ac <HAL_RCC_OscConfig+0x48>
 800219c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800219e:	2b18      	cmp	r3, #24
 80021a0:	d111      	bne.n	80021c6 <HAL_RCC_OscConfig+0x62>
 80021a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021a4:	f003 0303 	and.w	r3, r3, #3
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d10c      	bne.n	80021c6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ac:	4b8f      	ldr	r3, [pc, #572]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d06d      	beq.n	8002294 <HAL_RCC_OscConfig+0x130>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d169      	bne.n	8002294 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	f000 bc21 	b.w	8002a08 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021ce:	d106      	bne.n	80021de <HAL_RCC_OscConfig+0x7a>
 80021d0:	4b86      	ldr	r3, [pc, #536]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a85      	ldr	r2, [pc, #532]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80021d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021da:	6013      	str	r3, [r2, #0]
 80021dc:	e02e      	b.n	800223c <HAL_RCC_OscConfig+0xd8>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d10c      	bne.n	8002200 <HAL_RCC_OscConfig+0x9c>
 80021e6:	4b81      	ldr	r3, [pc, #516]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a80      	ldr	r2, [pc, #512]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80021ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	4b7e      	ldr	r3, [pc, #504]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a7d      	ldr	r2, [pc, #500]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80021f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021fc:	6013      	str	r3, [r2, #0]
 80021fe:	e01d      	b.n	800223c <HAL_RCC_OscConfig+0xd8>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002208:	d10c      	bne.n	8002224 <HAL_RCC_OscConfig+0xc0>
 800220a:	4b78      	ldr	r3, [pc, #480]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a77      	ldr	r2, [pc, #476]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002210:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	4b75      	ldr	r3, [pc, #468]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a74      	ldr	r2, [pc, #464]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 800221c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002220:	6013      	str	r3, [r2, #0]
 8002222:	e00b      	b.n	800223c <HAL_RCC_OscConfig+0xd8>
 8002224:	4b71      	ldr	r3, [pc, #452]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a70      	ldr	r2, [pc, #448]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 800222a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800222e:	6013      	str	r3, [r2, #0]
 8002230:	4b6e      	ldr	r3, [pc, #440]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a6d      	ldr	r2, [pc, #436]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002236:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800223a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d013      	beq.n	800226c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002244:	f7ff f9da 	bl	80015fc <HAL_GetTick>
 8002248:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800224c:	f7ff f9d6 	bl	80015fc <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b64      	cmp	r3, #100	@ 0x64
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e3d4      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800225e:	4b63      	ldr	r3, [pc, #396]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d0f0      	beq.n	800224c <HAL_RCC_OscConfig+0xe8>
 800226a:	e014      	b.n	8002296 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800226c:	f7ff f9c6 	bl	80015fc <HAL_GetTick>
 8002270:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002274:	f7ff f9c2 	bl	80015fc <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b64      	cmp	r3, #100	@ 0x64
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e3c0      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002286:	4b59      	ldr	r3, [pc, #356]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1f0      	bne.n	8002274 <HAL_RCC_OscConfig+0x110>
 8002292:	e000      	b.n	8002296 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002294:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	f000 80ca 	beq.w	8002438 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022a4:	4b51      	ldr	r3, [pc, #324]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80022a6:	691b      	ldr	r3, [r3, #16]
 80022a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80022ac:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80022ae:	4b4f      	ldr	r3, [pc, #316]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80022b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80022b4:	6a3b      	ldr	r3, [r7, #32]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d007      	beq.n	80022ca <HAL_RCC_OscConfig+0x166>
 80022ba:	6a3b      	ldr	r3, [r7, #32]
 80022bc:	2b18      	cmp	r3, #24
 80022be:	d156      	bne.n	800236e <HAL_RCC_OscConfig+0x20a>
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	f003 0303 	and.w	r3, r3, #3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d151      	bne.n	800236e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022ca:	4b48      	ldr	r3, [pc, #288]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0304 	and.w	r3, r3, #4
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d005      	beq.n	80022e2 <HAL_RCC_OscConfig+0x17e>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e392      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80022e2:	4b42      	ldr	r3, [pc, #264]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f023 0219 	bic.w	r2, r3, #25
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	493f      	ldr	r1, [pc, #252]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80022f0:	4313      	orrs	r3, r2
 80022f2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f4:	f7ff f982 	bl	80015fc <HAL_GetTick>
 80022f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022fc:	f7ff f97e 	bl	80015fc <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b02      	cmp	r3, #2
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e37c      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800230e:	4b37      	ldr	r3, [pc, #220]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0304 	and.w	r3, r3, #4
 8002316:	2b00      	cmp	r3, #0
 8002318:	d0f0      	beq.n	80022fc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800231a:	f7ff f97b 	bl	8001614 <HAL_GetREVID>
 800231e:	4603      	mov	r3, r0
 8002320:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002324:	4293      	cmp	r3, r2
 8002326:	d817      	bhi.n	8002358 <HAL_RCC_OscConfig+0x1f4>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	691b      	ldr	r3, [r3, #16]
 800232c:	2b40      	cmp	r3, #64	@ 0x40
 800232e:	d108      	bne.n	8002342 <HAL_RCC_OscConfig+0x1de>
 8002330:	4b2e      	ldr	r3, [pc, #184]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002338:	4a2c      	ldr	r2, [pc, #176]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 800233a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800233e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002340:	e07a      	b.n	8002438 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002342:	4b2a      	ldr	r3, [pc, #168]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	691b      	ldr	r3, [r3, #16]
 800234e:	031b      	lsls	r3, r3, #12
 8002350:	4926      	ldr	r1, [pc, #152]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002352:	4313      	orrs	r3, r2
 8002354:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002356:	e06f      	b.n	8002438 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002358:	4b24      	ldr	r3, [pc, #144]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	691b      	ldr	r3, [r3, #16]
 8002364:	061b      	lsls	r3, r3, #24
 8002366:	4921      	ldr	r1, [pc, #132]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002368:	4313      	orrs	r3, r2
 800236a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800236c:	e064      	b.n	8002438 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d047      	beq.n	8002406 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002376:	4b1d      	ldr	r3, [pc, #116]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f023 0219 	bic.w	r2, r3, #25
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	491a      	ldr	r1, [pc, #104]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 8002384:	4313      	orrs	r3, r2
 8002386:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002388:	f7ff f938 	bl	80015fc <HAL_GetTick>
 800238c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002390:	f7ff f934 	bl	80015fc <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e332      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023a2:	4b12      	ldr	r3, [pc, #72]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f0      	beq.n	8002390 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ae:	f7ff f931 	bl	8001614 <HAL_GetREVID>
 80023b2:	4603      	mov	r3, r0
 80023b4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d819      	bhi.n	80023f0 <HAL_RCC_OscConfig+0x28c>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	2b40      	cmp	r3, #64	@ 0x40
 80023c2:	d108      	bne.n	80023d6 <HAL_RCC_OscConfig+0x272>
 80023c4:	4b09      	ldr	r3, [pc, #36]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80023cc:	4a07      	ldr	r2, [pc, #28]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80023ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023d2:	6053      	str	r3, [r2, #4]
 80023d4:	e030      	b.n	8002438 <HAL_RCC_OscConfig+0x2d4>
 80023d6:	4b05      	ldr	r3, [pc, #20]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	031b      	lsls	r3, r3, #12
 80023e4:	4901      	ldr	r1, [pc, #4]	@ (80023ec <HAL_RCC_OscConfig+0x288>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	604b      	str	r3, [r1, #4]
 80023ea:	e025      	b.n	8002438 <HAL_RCC_OscConfig+0x2d4>
 80023ec:	58024400 	.word	0x58024400
 80023f0:	4b9a      	ldr	r3, [pc, #616]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	061b      	lsls	r3, r3, #24
 80023fe:	4997      	ldr	r1, [pc, #604]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 8002400:	4313      	orrs	r3, r2
 8002402:	604b      	str	r3, [r1, #4]
 8002404:	e018      	b.n	8002438 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002406:	4b95      	ldr	r3, [pc, #596]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a94      	ldr	r2, [pc, #592]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 800240c:	f023 0301 	bic.w	r3, r3, #1
 8002410:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002412:	f7ff f8f3 	bl	80015fc <HAL_GetTick>
 8002416:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002418:	e008      	b.n	800242c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800241a:	f7ff f8ef 	bl	80015fc <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	2b02      	cmp	r3, #2
 8002426:	d901      	bls.n	800242c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	e2ed      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800242c:	4b8b      	ldr	r3, [pc, #556]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0304 	and.w	r3, r3, #4
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1f0      	bne.n	800241a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0310 	and.w	r3, r3, #16
 8002440:	2b00      	cmp	r3, #0
 8002442:	f000 80a9 	beq.w	8002598 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002446:	4b85      	ldr	r3, [pc, #532]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800244e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002450:	4b82      	ldr	r3, [pc, #520]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 8002452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002454:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	2b08      	cmp	r3, #8
 800245a:	d007      	beq.n	800246c <HAL_RCC_OscConfig+0x308>
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	2b18      	cmp	r3, #24
 8002460:	d13a      	bne.n	80024d8 <HAL_RCC_OscConfig+0x374>
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	f003 0303 	and.w	r3, r3, #3
 8002468:	2b01      	cmp	r3, #1
 800246a:	d135      	bne.n	80024d8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800246c:	4b7b      	ldr	r3, [pc, #492]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002474:	2b00      	cmp	r3, #0
 8002476:	d005      	beq.n	8002484 <HAL_RCC_OscConfig+0x320>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	69db      	ldr	r3, [r3, #28]
 800247c:	2b80      	cmp	r3, #128	@ 0x80
 800247e:	d001      	beq.n	8002484 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e2c1      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002484:	f7ff f8c6 	bl	8001614 <HAL_GetREVID>
 8002488:	4603      	mov	r3, r0
 800248a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800248e:	4293      	cmp	r3, r2
 8002490:	d817      	bhi.n	80024c2 <HAL_RCC_OscConfig+0x35e>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	2b20      	cmp	r3, #32
 8002498:	d108      	bne.n	80024ac <HAL_RCC_OscConfig+0x348>
 800249a:	4b70      	ldr	r3, [pc, #448]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80024a2:	4a6e      	ldr	r2, [pc, #440]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80024a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80024a8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80024aa:	e075      	b.n	8002598 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80024ac:	4b6b      	ldr	r3, [pc, #428]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	069b      	lsls	r3, r3, #26
 80024ba:	4968      	ldr	r1, [pc, #416]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80024c0:	e06a      	b.n	8002598 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80024c2:	4b66      	ldr	r3, [pc, #408]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a1b      	ldr	r3, [r3, #32]
 80024ce:	061b      	lsls	r3, r3, #24
 80024d0:	4962      	ldr	r1, [pc, #392]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80024d6:	e05f      	b.n	8002598 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	69db      	ldr	r3, [r3, #28]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d042      	beq.n	8002566 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80024e0:	4b5e      	ldr	r3, [pc, #376]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a5d      	ldr	r2, [pc, #372]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80024e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ec:	f7ff f886 	bl	80015fc <HAL_GetTick>
 80024f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80024f4:	f7ff f882 	bl	80015fc <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e280      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002506:	4b55      	ldr	r3, [pc, #340]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800250e:	2b00      	cmp	r3, #0
 8002510:	d0f0      	beq.n	80024f4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002512:	f7ff f87f 	bl	8001614 <HAL_GetREVID>
 8002516:	4603      	mov	r3, r0
 8002518:	f241 0203 	movw	r2, #4099	@ 0x1003
 800251c:	4293      	cmp	r3, r2
 800251e:	d817      	bhi.n	8002550 <HAL_RCC_OscConfig+0x3ec>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6a1b      	ldr	r3, [r3, #32]
 8002524:	2b20      	cmp	r3, #32
 8002526:	d108      	bne.n	800253a <HAL_RCC_OscConfig+0x3d6>
 8002528:	4b4c      	ldr	r3, [pc, #304]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002530:	4a4a      	ldr	r2, [pc, #296]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 8002532:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002536:	6053      	str	r3, [r2, #4]
 8002538:	e02e      	b.n	8002598 <HAL_RCC_OscConfig+0x434>
 800253a:	4b48      	ldr	r3, [pc, #288]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a1b      	ldr	r3, [r3, #32]
 8002546:	069b      	lsls	r3, r3, #26
 8002548:	4944      	ldr	r1, [pc, #272]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 800254a:	4313      	orrs	r3, r2
 800254c:	604b      	str	r3, [r1, #4]
 800254e:	e023      	b.n	8002598 <HAL_RCC_OscConfig+0x434>
 8002550:	4b42      	ldr	r3, [pc, #264]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	061b      	lsls	r3, r3, #24
 800255e:	493f      	ldr	r1, [pc, #252]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 8002560:	4313      	orrs	r3, r2
 8002562:	60cb      	str	r3, [r1, #12]
 8002564:	e018      	b.n	8002598 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002566:	4b3d      	ldr	r3, [pc, #244]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a3c      	ldr	r2, [pc, #240]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 800256c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002570:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002572:	f7ff f843 	bl	80015fc <HAL_GetTick>
 8002576:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800257a:	f7ff f83f 	bl	80015fc <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e23d      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800258c:	4b33      	ldr	r3, [pc, #204]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1f0      	bne.n	800257a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0308 	and.w	r3, r3, #8
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d036      	beq.n	8002612 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	695b      	ldr	r3, [r3, #20]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d019      	beq.n	80025e0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025ac:	4b2b      	ldr	r3, [pc, #172]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80025ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025b0:	4a2a      	ldr	r2, [pc, #168]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80025b2:	f043 0301 	orr.w	r3, r3, #1
 80025b6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b8:	f7ff f820 	bl	80015fc <HAL_GetTick>
 80025bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025c0:	f7ff f81c 	bl	80015fc <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e21a      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80025d2:	4b22      	ldr	r3, [pc, #136]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80025d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d0f0      	beq.n	80025c0 <HAL_RCC_OscConfig+0x45c>
 80025de:	e018      	b.n	8002612 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025e0:	4b1e      	ldr	r3, [pc, #120]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80025e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025e4:	4a1d      	ldr	r2, [pc, #116]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 80025e6:	f023 0301 	bic.w	r3, r3, #1
 80025ea:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ec:	f7ff f806 	bl	80015fc <HAL_GetTick>
 80025f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025f4:	f7ff f802 	bl	80015fc <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e200      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002606:	4b15      	ldr	r3, [pc, #84]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 8002608:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1f0      	bne.n	80025f4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0320 	and.w	r3, r3, #32
 800261a:	2b00      	cmp	r3, #0
 800261c:	d039      	beq.n	8002692 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d01c      	beq.n	8002660 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002626:	4b0d      	ldr	r3, [pc, #52]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a0c      	ldr	r2, [pc, #48]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 800262c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002630:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002632:	f7fe ffe3 	bl	80015fc <HAL_GetTick>
 8002636:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002638:	e008      	b.n	800264c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800263a:	f7fe ffdf 	bl	80015fc <HAL_GetTick>
 800263e:	4602      	mov	r2, r0
 8002640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b02      	cmp	r3, #2
 8002646:	d901      	bls.n	800264c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e1dd      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800264c:	4b03      	ldr	r3, [pc, #12]	@ (800265c <HAL_RCC_OscConfig+0x4f8>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d0f0      	beq.n	800263a <HAL_RCC_OscConfig+0x4d6>
 8002658:	e01b      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
 800265a:	bf00      	nop
 800265c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002660:	4b9b      	ldr	r3, [pc, #620]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a9a      	ldr	r2, [pc, #616]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002666:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800266a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800266c:	f7fe ffc6 	bl	80015fc <HAL_GetTick>
 8002670:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002674:	f7fe ffc2 	bl	80015fc <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e1c0      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002686:	4b92      	ldr	r3, [pc, #584]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1f0      	bne.n	8002674 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0304 	and.w	r3, r3, #4
 800269a:	2b00      	cmp	r3, #0
 800269c:	f000 8081 	beq.w	80027a2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80026a0:	4b8c      	ldr	r3, [pc, #560]	@ (80028d4 <HAL_RCC_OscConfig+0x770>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a8b      	ldr	r2, [pc, #556]	@ (80028d4 <HAL_RCC_OscConfig+0x770>)
 80026a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80026ac:	f7fe ffa6 	bl	80015fc <HAL_GetTick>
 80026b0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80026b2:	e008      	b.n	80026c6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026b4:	f7fe ffa2 	bl	80015fc <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b64      	cmp	r3, #100	@ 0x64
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e1a0      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80026c6:	4b83      	ldr	r3, [pc, #524]	@ (80028d4 <HAL_RCC_OscConfig+0x770>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d0f0      	beq.n	80026b4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d106      	bne.n	80026e8 <HAL_RCC_OscConfig+0x584>
 80026da:	4b7d      	ldr	r3, [pc, #500]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80026dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026de:	4a7c      	ldr	r2, [pc, #496]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80026e0:	f043 0301 	orr.w	r3, r3, #1
 80026e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80026e6:	e02d      	b.n	8002744 <HAL_RCC_OscConfig+0x5e0>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d10c      	bne.n	800270a <HAL_RCC_OscConfig+0x5a6>
 80026f0:	4b77      	ldr	r3, [pc, #476]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80026f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026f4:	4a76      	ldr	r2, [pc, #472]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80026f6:	f023 0301 	bic.w	r3, r3, #1
 80026fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80026fc:	4b74      	ldr	r3, [pc, #464]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80026fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002700:	4a73      	ldr	r2, [pc, #460]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002702:	f023 0304 	bic.w	r3, r3, #4
 8002706:	6713      	str	r3, [r2, #112]	@ 0x70
 8002708:	e01c      	b.n	8002744 <HAL_RCC_OscConfig+0x5e0>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	2b05      	cmp	r3, #5
 8002710:	d10c      	bne.n	800272c <HAL_RCC_OscConfig+0x5c8>
 8002712:	4b6f      	ldr	r3, [pc, #444]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002716:	4a6e      	ldr	r2, [pc, #440]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002718:	f043 0304 	orr.w	r3, r3, #4
 800271c:	6713      	str	r3, [r2, #112]	@ 0x70
 800271e:	4b6c      	ldr	r3, [pc, #432]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002722:	4a6b      	ldr	r2, [pc, #428]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002724:	f043 0301 	orr.w	r3, r3, #1
 8002728:	6713      	str	r3, [r2, #112]	@ 0x70
 800272a:	e00b      	b.n	8002744 <HAL_RCC_OscConfig+0x5e0>
 800272c:	4b68      	ldr	r3, [pc, #416]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 800272e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002730:	4a67      	ldr	r2, [pc, #412]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002732:	f023 0301 	bic.w	r3, r3, #1
 8002736:	6713      	str	r3, [r2, #112]	@ 0x70
 8002738:	4b65      	ldr	r3, [pc, #404]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 800273a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800273c:	4a64      	ldr	r2, [pc, #400]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 800273e:	f023 0304 	bic.w	r3, r3, #4
 8002742:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d015      	beq.n	8002778 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800274c:	f7fe ff56 	bl	80015fc <HAL_GetTick>
 8002750:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002752:	e00a      	b.n	800276a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002754:	f7fe ff52 	bl	80015fc <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002762:	4293      	cmp	r3, r2
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e14e      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800276a:	4b59      	ldr	r3, [pc, #356]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 800276c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d0ee      	beq.n	8002754 <HAL_RCC_OscConfig+0x5f0>
 8002776:	e014      	b.n	80027a2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002778:	f7fe ff40 	bl	80015fc <HAL_GetTick>
 800277c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800277e:	e00a      	b.n	8002796 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002780:	f7fe ff3c 	bl	80015fc <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800278e:	4293      	cmp	r3, r2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e138      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002796:	4b4e      	ldr	r3, [pc, #312]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1ee      	bne.n	8002780 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f000 812d 	beq.w	8002a06 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80027ac:	4b48      	ldr	r3, [pc, #288]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027b4:	2b18      	cmp	r3, #24
 80027b6:	f000 80bd 	beq.w	8002934 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027be:	2b02      	cmp	r3, #2
 80027c0:	f040 809e 	bne.w	8002900 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027c4:	4b42      	ldr	r3, [pc, #264]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a41      	ldr	r2, [pc, #260]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80027ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d0:	f7fe ff14 	bl	80015fc <HAL_GetTick>
 80027d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027d8:	f7fe ff10 	bl	80015fc <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e10e      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80027ea:	4b39      	ldr	r3, [pc, #228]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1f0      	bne.n	80027d8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027f6:	4b36      	ldr	r3, [pc, #216]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80027f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027fa:	4b37      	ldr	r3, [pc, #220]	@ (80028d8 <HAL_RCC_OscConfig+0x774>)
 80027fc:	4013      	ands	r3, r2
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002806:	0112      	lsls	r2, r2, #4
 8002808:	430a      	orrs	r2, r1
 800280a:	4931      	ldr	r1, [pc, #196]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 800280c:	4313      	orrs	r3, r2
 800280e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002814:	3b01      	subs	r3, #1
 8002816:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800281e:	3b01      	subs	r3, #1
 8002820:	025b      	lsls	r3, r3, #9
 8002822:	b29b      	uxth	r3, r3
 8002824:	431a      	orrs	r2, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800282a:	3b01      	subs	r3, #1
 800282c:	041b      	lsls	r3, r3, #16
 800282e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002832:	431a      	orrs	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002838:	3b01      	subs	r3, #1
 800283a:	061b      	lsls	r3, r3, #24
 800283c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002840:	4923      	ldr	r1, [pc, #140]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002842:	4313      	orrs	r3, r2
 8002844:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002846:	4b22      	ldr	r3, [pc, #136]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284a:	4a21      	ldr	r2, [pc, #132]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 800284c:	f023 0301 	bic.w	r3, r3, #1
 8002850:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002852:	4b1f      	ldr	r3, [pc, #124]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002854:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002856:	4b21      	ldr	r3, [pc, #132]	@ (80028dc <HAL_RCC_OscConfig+0x778>)
 8002858:	4013      	ands	r3, r2
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800285e:	00d2      	lsls	r2, r2, #3
 8002860:	491b      	ldr	r1, [pc, #108]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002862:	4313      	orrs	r3, r2
 8002864:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002866:	4b1a      	ldr	r3, [pc, #104]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800286a:	f023 020c 	bic.w	r2, r3, #12
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	4917      	ldr	r1, [pc, #92]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002874:	4313      	orrs	r3, r2
 8002876:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002878:	4b15      	ldr	r3, [pc, #84]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 800287a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800287c:	f023 0202 	bic.w	r2, r3, #2
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002884:	4912      	ldr	r1, [pc, #72]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002886:	4313      	orrs	r3, r2
 8002888:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800288a:	4b11      	ldr	r3, [pc, #68]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 800288c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800288e:	4a10      	ldr	r2, [pc, #64]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002890:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002894:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002896:	4b0e      	ldr	r3, [pc, #56]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 8002898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800289a:	4a0d      	ldr	r2, [pc, #52]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 800289c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80028a2:	4b0b      	ldr	r3, [pc, #44]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80028a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028a6:	4a0a      	ldr	r2, [pc, #40]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80028a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80028ae:	4b08      	ldr	r3, [pc, #32]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80028b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b2:	4a07      	ldr	r2, [pc, #28]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028ba:	4b05      	ldr	r3, [pc, #20]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a04      	ldr	r2, [pc, #16]	@ (80028d0 <HAL_RCC_OscConfig+0x76c>)
 80028c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c6:	f7fe fe99 	bl	80015fc <HAL_GetTick>
 80028ca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80028cc:	e011      	b.n	80028f2 <HAL_RCC_OscConfig+0x78e>
 80028ce:	bf00      	nop
 80028d0:	58024400 	.word	0x58024400
 80028d4:	58024800 	.word	0x58024800
 80028d8:	fffffc0c 	.word	0xfffffc0c
 80028dc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e0:	f7fe fe8c 	bl	80015fc <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e08a      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80028f2:	4b47      	ldr	r3, [pc, #284]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d0f0      	beq.n	80028e0 <HAL_RCC_OscConfig+0x77c>
 80028fe:	e082      	b.n	8002a06 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002900:	4b43      	ldr	r3, [pc, #268]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a42      	ldr	r2, [pc, #264]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 8002906:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800290a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290c:	f7fe fe76 	bl	80015fc <HAL_GetTick>
 8002910:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002914:	f7fe fe72 	bl	80015fc <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e070      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002926:	4b3a      	ldr	r3, [pc, #232]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1f0      	bne.n	8002914 <HAL_RCC_OscConfig+0x7b0>
 8002932:	e068      	b.n	8002a06 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002934:	4b36      	ldr	r3, [pc, #216]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 8002936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002938:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800293a:	4b35      	ldr	r3, [pc, #212]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002944:	2b01      	cmp	r3, #1
 8002946:	d031      	beq.n	80029ac <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	f003 0203 	and.w	r2, r3, #3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002952:	429a      	cmp	r2, r3
 8002954:	d12a      	bne.n	80029ac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	091b      	lsrs	r3, r3, #4
 800295a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002962:	429a      	cmp	r2, r3
 8002964:	d122      	bne.n	80029ac <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002970:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002972:	429a      	cmp	r2, r3
 8002974:	d11a      	bne.n	80029ac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	0a5b      	lsrs	r3, r3, #9
 800297a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002982:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002984:	429a      	cmp	r2, r3
 8002986:	d111      	bne.n	80029ac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	0c1b      	lsrs	r3, r3, #16
 800298c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002994:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002996:	429a      	cmp	r2, r3
 8002998:	d108      	bne.n	80029ac <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	0e1b      	lsrs	r3, r3, #24
 800299e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d001      	beq.n	80029b0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e02b      	b.n	8002a08 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80029b0:	4b17      	ldr	r3, [pc, #92]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 80029b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029b4:	08db      	lsrs	r3, r3, #3
 80029b6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80029ba:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d01f      	beq.n	8002a06 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80029c6:	4b12      	ldr	r3, [pc, #72]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 80029c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ca:	4a11      	ldr	r2, [pc, #68]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 80029cc:	f023 0301 	bic.w	r3, r3, #1
 80029d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80029d2:	f7fe fe13 	bl	80015fc <HAL_GetTick>
 80029d6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80029d8:	bf00      	nop
 80029da:	f7fe fe0f 	bl	80015fc <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d0f9      	beq.n	80029da <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80029e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 80029e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002a14 <HAL_RCC_OscConfig+0x8b0>)
 80029ec:	4013      	ands	r3, r2
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80029f2:	00d2      	lsls	r2, r2, #3
 80029f4:	4906      	ldr	r1, [pc, #24]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80029fa:	4b05      	ldr	r3, [pc, #20]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 80029fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029fe:	4a04      	ldr	r2, [pc, #16]	@ (8002a10 <HAL_RCC_OscConfig+0x8ac>)
 8002a00:	f043 0301 	orr.w	r3, r3, #1
 8002a04:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3730      	adds	r7, #48	@ 0x30
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	58024400 	.word	0x58024400
 8002a14:	ffff0007 	.word	0xffff0007

08002a18 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b086      	sub	sp, #24
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d101      	bne.n	8002a2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e19c      	b.n	8002d66 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a2c:	4b8a      	ldr	r3, [pc, #552]	@ (8002c58 <HAL_RCC_ClockConfig+0x240>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 030f 	and.w	r3, r3, #15
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d910      	bls.n	8002a5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3a:	4b87      	ldr	r3, [pc, #540]	@ (8002c58 <HAL_RCC_ClockConfig+0x240>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f023 020f 	bic.w	r2, r3, #15
 8002a42:	4985      	ldr	r1, [pc, #532]	@ (8002c58 <HAL_RCC_ClockConfig+0x240>)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a4a:	4b83      	ldr	r3, [pc, #524]	@ (8002c58 <HAL_RCC_ClockConfig+0x240>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 030f 	and.w	r3, r3, #15
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d001      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e184      	b.n	8002d66 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d010      	beq.n	8002a8a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	691a      	ldr	r2, [r3, #16]
 8002a6c:	4b7b      	ldr	r3, [pc, #492]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d908      	bls.n	8002a8a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002a78:	4b78      	ldr	r3, [pc, #480]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	4975      	ldr	r1, [pc, #468]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0308 	and.w	r3, r3, #8
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d010      	beq.n	8002ab8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	695a      	ldr	r2, [r3, #20]
 8002a9a:	4b70      	ldr	r3, [pc, #448]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d908      	bls.n	8002ab8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002aa6:	4b6d      	ldr	r3, [pc, #436]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002aa8:	69db      	ldr	r3, [r3, #28]
 8002aaa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	695b      	ldr	r3, [r3, #20]
 8002ab2:	496a      	ldr	r1, [pc, #424]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0310 	and.w	r3, r3, #16
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d010      	beq.n	8002ae6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	699a      	ldr	r2, [r3, #24]
 8002ac8:	4b64      	ldr	r3, [pc, #400]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002aca:	69db      	ldr	r3, [r3, #28]
 8002acc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d908      	bls.n	8002ae6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002ad4:	4b61      	ldr	r3, [pc, #388]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002ad6:	69db      	ldr	r3, [r3, #28]
 8002ad8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	495e      	ldr	r1, [pc, #376]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0320 	and.w	r3, r3, #32
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d010      	beq.n	8002b14 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	69da      	ldr	r2, [r3, #28]
 8002af6:	4b59      	ldr	r3, [pc, #356]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d908      	bls.n	8002b14 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002b02:	4b56      	ldr	r3, [pc, #344]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002b04:	6a1b      	ldr	r3, [r3, #32]
 8002b06:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	69db      	ldr	r3, [r3, #28]
 8002b0e:	4953      	ldr	r1, [pc, #332]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d010      	beq.n	8002b42 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	68da      	ldr	r2, [r3, #12]
 8002b24:	4b4d      	ldr	r3, [pc, #308]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002b26:	699b      	ldr	r3, [r3, #24]
 8002b28:	f003 030f 	and.w	r3, r3, #15
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d908      	bls.n	8002b42 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b30:	4b4a      	ldr	r3, [pc, #296]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	f023 020f 	bic.w	r2, r3, #15
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	4947      	ldr	r1, [pc, #284]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d055      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002b4e:	4b43      	ldr	r3, [pc, #268]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	4940      	ldr	r1, [pc, #256]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d107      	bne.n	8002b78 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b68:	4b3c      	ldr	r3, [pc, #240]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d121      	bne.n	8002bb8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e0f6      	b.n	8002d66 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	2b03      	cmp	r3, #3
 8002b7e:	d107      	bne.n	8002b90 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b80:	4b36      	ldr	r3, [pc, #216]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d115      	bne.n	8002bb8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e0ea      	b.n	8002d66 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d107      	bne.n	8002ba8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b98:	4b30      	ldr	r3, [pc, #192]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d109      	bne.n	8002bb8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e0de      	b.n	8002d66 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ba8:	4b2c      	ldr	r3, [pc, #176]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0304 	and.w	r3, r3, #4
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d101      	bne.n	8002bb8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e0d6      	b.n	8002d66 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bb8:	4b28      	ldr	r3, [pc, #160]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	f023 0207 	bic.w	r2, r3, #7
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	4925      	ldr	r1, [pc, #148]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bca:	f7fe fd17 	bl	80015fc <HAL_GetTick>
 8002bce:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bd0:	e00a      	b.n	8002be8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bd2:	f7fe fd13 	bl	80015fc <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d901      	bls.n	8002be8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e0be      	b.n	8002d66 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002be8:	4b1c      	ldr	r3, [pc, #112]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	00db      	lsls	r3, r3, #3
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d1eb      	bne.n	8002bd2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d010      	beq.n	8002c28 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	68da      	ldr	r2, [r3, #12]
 8002c0a:	4b14      	ldr	r3, [pc, #80]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002c0c:	699b      	ldr	r3, [r3, #24]
 8002c0e:	f003 030f 	and.w	r3, r3, #15
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d208      	bcs.n	8002c28 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c16:	4b11      	ldr	r3, [pc, #68]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	f023 020f 	bic.w	r2, r3, #15
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	490e      	ldr	r1, [pc, #56]	@ (8002c5c <HAL_RCC_ClockConfig+0x244>)
 8002c24:	4313      	orrs	r3, r2
 8002c26:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c28:	4b0b      	ldr	r3, [pc, #44]	@ (8002c58 <HAL_RCC_ClockConfig+0x240>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 030f 	and.w	r3, r3, #15
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d214      	bcs.n	8002c60 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c36:	4b08      	ldr	r3, [pc, #32]	@ (8002c58 <HAL_RCC_ClockConfig+0x240>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f023 020f 	bic.w	r2, r3, #15
 8002c3e:	4906      	ldr	r1, [pc, #24]	@ (8002c58 <HAL_RCC_ClockConfig+0x240>)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c46:	4b04      	ldr	r3, [pc, #16]	@ (8002c58 <HAL_RCC_ClockConfig+0x240>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 030f 	and.w	r3, r3, #15
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d005      	beq.n	8002c60 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e086      	b.n	8002d66 <HAL_RCC_ClockConfig+0x34e>
 8002c58:	52002000 	.word	0x52002000
 8002c5c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0304 	and.w	r3, r3, #4
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d010      	beq.n	8002c8e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	691a      	ldr	r2, [r3, #16]
 8002c70:	4b3f      	ldr	r3, [pc, #252]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d208      	bcs.n	8002c8e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002c7c:	4b3c      	ldr	r3, [pc, #240]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	691b      	ldr	r3, [r3, #16]
 8002c88:	4939      	ldr	r1, [pc, #228]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0308 	and.w	r3, r3, #8
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d010      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	695a      	ldr	r2, [r3, #20]
 8002c9e:	4b34      	ldr	r3, [pc, #208]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d208      	bcs.n	8002cbc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002caa:	4b31      	ldr	r3, [pc, #196]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	492e      	ldr	r1, [pc, #184]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0310 	and.w	r3, r3, #16
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d010      	beq.n	8002cea <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	699a      	ldr	r2, [r3, #24]
 8002ccc:	4b28      	ldr	r3, [pc, #160]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002cce:	69db      	ldr	r3, [r3, #28]
 8002cd0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d208      	bcs.n	8002cea <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002cd8:	4b25      	ldr	r3, [pc, #148]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002cda:	69db      	ldr	r3, [r3, #28]
 8002cdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	4922      	ldr	r1, [pc, #136]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0320 	and.w	r3, r3, #32
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d010      	beq.n	8002d18 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	69da      	ldr	r2, [r3, #28]
 8002cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d208      	bcs.n	8002d18 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002d06:	4b1a      	ldr	r3, [pc, #104]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	4917      	ldr	r1, [pc, #92]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002d18:	f000 f834 	bl	8002d84 <HAL_RCC_GetSysClockFreq>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	4b14      	ldr	r3, [pc, #80]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	0a1b      	lsrs	r3, r3, #8
 8002d24:	f003 030f 	and.w	r3, r3, #15
 8002d28:	4912      	ldr	r1, [pc, #72]	@ (8002d74 <HAL_RCC_ClockConfig+0x35c>)
 8002d2a:	5ccb      	ldrb	r3, [r1, r3]
 8002d2c:	f003 031f 	and.w	r3, r3, #31
 8002d30:	fa22 f303 	lsr.w	r3, r2, r3
 8002d34:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002d36:	4b0e      	ldr	r3, [pc, #56]	@ (8002d70 <HAL_RCC_ClockConfig+0x358>)
 8002d38:	699b      	ldr	r3, [r3, #24]
 8002d3a:	f003 030f 	and.w	r3, r3, #15
 8002d3e:	4a0d      	ldr	r2, [pc, #52]	@ (8002d74 <HAL_RCC_ClockConfig+0x35c>)
 8002d40:	5cd3      	ldrb	r3, [r2, r3]
 8002d42:	f003 031f 	and.w	r3, r3, #31
 8002d46:	693a      	ldr	r2, [r7, #16]
 8002d48:	fa22 f303 	lsr.w	r3, r2, r3
 8002d4c:	4a0a      	ldr	r2, [pc, #40]	@ (8002d78 <HAL_RCC_ClockConfig+0x360>)
 8002d4e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002d50:	4a0a      	ldr	r2, [pc, #40]	@ (8002d7c <HAL_RCC_ClockConfig+0x364>)
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002d56:	4b0a      	ldr	r3, [pc, #40]	@ (8002d80 <HAL_RCC_ClockConfig+0x368>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fe fc04 	bl	8001568 <HAL_InitTick>
 8002d60:	4603      	mov	r3, r0
 8002d62:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3718      	adds	r7, #24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	58024400 	.word	0x58024400
 8002d74:	08007ea4 	.word	0x08007ea4
 8002d78:	24000004 	.word	0x24000004
 8002d7c:	24000000 	.word	0x24000000
 8002d80:	24000008 	.word	0x24000008

08002d84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b089      	sub	sp, #36	@ 0x24
 8002d88:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d8a:	4bb3      	ldr	r3, [pc, #716]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d8c:	691b      	ldr	r3, [r3, #16]
 8002d8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d92:	2b18      	cmp	r3, #24
 8002d94:	f200 8155 	bhi.w	8003042 <HAL_RCC_GetSysClockFreq+0x2be>
 8002d98:	a201      	add	r2, pc, #4	@ (adr r2, 8002da0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d9e:	bf00      	nop
 8002da0:	08002e05 	.word	0x08002e05
 8002da4:	08003043 	.word	0x08003043
 8002da8:	08003043 	.word	0x08003043
 8002dac:	08003043 	.word	0x08003043
 8002db0:	08003043 	.word	0x08003043
 8002db4:	08003043 	.word	0x08003043
 8002db8:	08003043 	.word	0x08003043
 8002dbc:	08003043 	.word	0x08003043
 8002dc0:	08002e2b 	.word	0x08002e2b
 8002dc4:	08003043 	.word	0x08003043
 8002dc8:	08003043 	.word	0x08003043
 8002dcc:	08003043 	.word	0x08003043
 8002dd0:	08003043 	.word	0x08003043
 8002dd4:	08003043 	.word	0x08003043
 8002dd8:	08003043 	.word	0x08003043
 8002ddc:	08003043 	.word	0x08003043
 8002de0:	08002e31 	.word	0x08002e31
 8002de4:	08003043 	.word	0x08003043
 8002de8:	08003043 	.word	0x08003043
 8002dec:	08003043 	.word	0x08003043
 8002df0:	08003043 	.word	0x08003043
 8002df4:	08003043 	.word	0x08003043
 8002df8:	08003043 	.word	0x08003043
 8002dfc:	08003043 	.word	0x08003043
 8002e00:	08002e37 	.word	0x08002e37
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e04:	4b94      	ldr	r3, [pc, #592]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0320 	and.w	r3, r3, #32
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d009      	beq.n	8002e24 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002e10:	4b91      	ldr	r3, [pc, #580]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	08db      	lsrs	r3, r3, #3
 8002e16:	f003 0303 	and.w	r3, r3, #3
 8002e1a:	4a90      	ldr	r2, [pc, #576]	@ (800305c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e20:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002e22:	e111      	b.n	8003048 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002e24:	4b8d      	ldr	r3, [pc, #564]	@ (800305c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e26:	61bb      	str	r3, [r7, #24]
      break;
 8002e28:	e10e      	b.n	8003048 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002e2a:	4b8d      	ldr	r3, [pc, #564]	@ (8003060 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002e2c:	61bb      	str	r3, [r7, #24]
      break;
 8002e2e:	e10b      	b.n	8003048 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002e30:	4b8c      	ldr	r3, [pc, #560]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002e32:	61bb      	str	r3, [r7, #24]
      break;
 8002e34:	e108      	b.n	8003048 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002e36:	4b88      	ldr	r3, [pc, #544]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3a:	f003 0303 	and.w	r3, r3, #3
 8002e3e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002e40:	4b85      	ldr	r3, [pc, #532]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e44:	091b      	lsrs	r3, r3, #4
 8002e46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e4a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002e4c:	4b82      	ldr	r3, [pc, #520]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002e56:	4b80      	ldr	r3, [pc, #512]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e5a:	08db      	lsrs	r3, r3, #3
 8002e5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002e60:	68fa      	ldr	r2, [r7, #12]
 8002e62:	fb02 f303 	mul.w	r3, r2, r3
 8002e66:	ee07 3a90 	vmov	s15, r3
 8002e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e6e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	f000 80e1 	beq.w	800303c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	f000 8083 	beq.w	8002f88 <HAL_RCC_GetSysClockFreq+0x204>
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	f200 80a1 	bhi.w	8002fcc <HAL_RCC_GetSysClockFreq+0x248>
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <HAL_RCC_GetSysClockFreq+0x114>
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d056      	beq.n	8002f44 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002e96:	e099      	b.n	8002fcc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e98:	4b6f      	ldr	r3, [pc, #444]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0320 	and.w	r3, r3, #32
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d02d      	beq.n	8002f00 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002ea4:	4b6c      	ldr	r3, [pc, #432]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	08db      	lsrs	r3, r3, #3
 8002eaa:	f003 0303 	and.w	r3, r3, #3
 8002eae:	4a6b      	ldr	r2, [pc, #428]	@ (800305c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8002eb4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	ee07 3a90 	vmov	s15, r3
 8002ebc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	ee07 3a90 	vmov	s15, r3
 8002ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ece:	4b62      	ldr	r3, [pc, #392]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ed6:	ee07 3a90 	vmov	s15, r3
 8002eda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ede:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ee2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003068 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ee6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002eea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002eee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ef2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002efa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002efe:	e087      	b.n	8003010 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	ee07 3a90 	vmov	s15, r3
 8002f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f0a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800306c <HAL_RCC_GetSysClockFreq+0x2e8>
 8002f0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f12:	4b51      	ldr	r3, [pc, #324]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f1a:	ee07 3a90 	vmov	s15, r3
 8002f1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f22:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f26:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003068 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f42:	e065      	b.n	8003010 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	ee07 3a90 	vmov	s15, r3
 8002f4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f4e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003070 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002f52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f56:	4b40      	ldr	r3, [pc, #256]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f5e:	ee07 3a90 	vmov	s15, r3
 8002f62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f66:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f6a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003068 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f86:	e043      	b.n	8003010 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	ee07 3a90 	vmov	s15, r3
 8002f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f92:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003074 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002f96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fa2:	ee07 3a90 	vmov	s15, r3
 8002fa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002faa:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fae:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003068 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002fb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fc6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002fca:	e021      	b.n	8003010 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	ee07 3a90 	vmov	s15, r3
 8002fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fd6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003070 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002fda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fde:	4b1e      	ldr	r3, [pc, #120]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fe6:	ee07 3a90 	vmov	s15, r3
 8002fea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fee:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ff2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003068 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ff6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ffa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ffe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003002:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800300a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800300e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003010:	4b11      	ldr	r3, [pc, #68]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003014:	0a5b      	lsrs	r3, r3, #9
 8003016:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800301a:	3301      	adds	r3, #1
 800301c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	ee07 3a90 	vmov	s15, r3
 8003024:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003028:	edd7 6a07 	vldr	s13, [r7, #28]
 800302c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003030:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003034:	ee17 3a90 	vmov	r3, s15
 8003038:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800303a:	e005      	b.n	8003048 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	61bb      	str	r3, [r7, #24]
      break;
 8003040:	e002      	b.n	8003048 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003042:	4b07      	ldr	r3, [pc, #28]	@ (8003060 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003044:	61bb      	str	r3, [r7, #24]
      break;
 8003046:	bf00      	nop
  }

  return sysclockfreq;
 8003048:	69bb      	ldr	r3, [r7, #24]
}
 800304a:	4618      	mov	r0, r3
 800304c:	3724      	adds	r7, #36	@ 0x24
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	58024400 	.word	0x58024400
 800305c:	03d09000 	.word	0x03d09000
 8003060:	003d0900 	.word	0x003d0900
 8003064:	00f42400 	.word	0x00f42400
 8003068:	46000000 	.word	0x46000000
 800306c:	4c742400 	.word	0x4c742400
 8003070:	4a742400 	.word	0x4a742400
 8003074:	4b742400 	.word	0x4b742400

08003078 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800307e:	f7ff fe81 	bl	8002d84 <HAL_RCC_GetSysClockFreq>
 8003082:	4602      	mov	r2, r0
 8003084:	4b10      	ldr	r3, [pc, #64]	@ (80030c8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	0a1b      	lsrs	r3, r3, #8
 800308a:	f003 030f 	and.w	r3, r3, #15
 800308e:	490f      	ldr	r1, [pc, #60]	@ (80030cc <HAL_RCC_GetHCLKFreq+0x54>)
 8003090:	5ccb      	ldrb	r3, [r1, r3]
 8003092:	f003 031f 	and.w	r3, r3, #31
 8003096:	fa22 f303 	lsr.w	r3, r2, r3
 800309a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800309c:	4b0a      	ldr	r3, [pc, #40]	@ (80030c8 <HAL_RCC_GetHCLKFreq+0x50>)
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	f003 030f 	and.w	r3, r3, #15
 80030a4:	4a09      	ldr	r2, [pc, #36]	@ (80030cc <HAL_RCC_GetHCLKFreq+0x54>)
 80030a6:	5cd3      	ldrb	r3, [r2, r3]
 80030a8:	f003 031f 	and.w	r3, r3, #31
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	fa22 f303 	lsr.w	r3, r2, r3
 80030b2:	4a07      	ldr	r2, [pc, #28]	@ (80030d0 <HAL_RCC_GetHCLKFreq+0x58>)
 80030b4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80030b6:	4a07      	ldr	r2, [pc, #28]	@ (80030d4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80030bc:	4b04      	ldr	r3, [pc, #16]	@ (80030d0 <HAL_RCC_GetHCLKFreq+0x58>)
 80030be:	681b      	ldr	r3, [r3, #0]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3708      	adds	r7, #8
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	58024400 	.word	0x58024400
 80030cc:	08007ea4 	.word	0x08007ea4
 80030d0:	24000004 	.word	0x24000004
 80030d4:	24000000 	.word	0x24000000

080030d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80030dc:	f7ff ffcc 	bl	8003078 <HAL_RCC_GetHCLKFreq>
 80030e0:	4602      	mov	r2, r0
 80030e2:	4b06      	ldr	r3, [pc, #24]	@ (80030fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80030e4:	69db      	ldr	r3, [r3, #28]
 80030e6:	091b      	lsrs	r3, r3, #4
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	4904      	ldr	r1, [pc, #16]	@ (8003100 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030ee:	5ccb      	ldrb	r3, [r1, r3]
 80030f0:	f003 031f 	and.w	r3, r3, #31
 80030f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	58024400 	.word	0x58024400
 8003100:	08007ea4 	.word	0x08007ea4

08003104 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003108:	f7ff ffb6 	bl	8003078 <HAL_RCC_GetHCLKFreq>
 800310c:	4602      	mov	r2, r0
 800310e:	4b06      	ldr	r3, [pc, #24]	@ (8003128 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003110:	69db      	ldr	r3, [r3, #28]
 8003112:	0a1b      	lsrs	r3, r3, #8
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	4904      	ldr	r1, [pc, #16]	@ (800312c <HAL_RCC_GetPCLK2Freq+0x28>)
 800311a:	5ccb      	ldrb	r3, [r1, r3]
 800311c:	f003 031f 	and.w	r3, r3, #31
 8003120:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003124:	4618      	mov	r0, r3
 8003126:	bd80      	pop	{r7, pc}
 8003128:	58024400 	.word	0x58024400
 800312c:	08007ea4 	.word	0x08007ea4

08003130 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003134:	b0cc      	sub	sp, #304	@ 0x130
 8003136:	af00      	add	r7, sp, #0
 8003138:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800313c:	2300      	movs	r3, #0
 800313e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003142:	2300      	movs	r3, #0
 8003144:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003148:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800314c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003150:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003154:	2500      	movs	r5, #0
 8003156:	ea54 0305 	orrs.w	r3, r4, r5
 800315a:	d049      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800315c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003160:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003162:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003166:	d02f      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003168:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800316c:	d828      	bhi.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800316e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003172:	d01a      	beq.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003174:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003178:	d822      	bhi.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800317e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003182:	d007      	beq.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003184:	e01c      	b.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003186:	4bb8      	ldr	r3, [pc, #736]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800318a:	4ab7      	ldr	r2, [pc, #732]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800318c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003190:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003192:	e01a      	b.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003194:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003198:	3308      	adds	r3, #8
 800319a:	2102      	movs	r1, #2
 800319c:	4618      	mov	r0, r3
 800319e:	f002 fba1 	bl	80058e4 <RCCEx_PLL2_Config>
 80031a2:	4603      	mov	r3, r0
 80031a4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80031a8:	e00f      	b.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80031aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031ae:	3328      	adds	r3, #40	@ 0x28
 80031b0:	2102      	movs	r1, #2
 80031b2:	4618      	mov	r0, r3
 80031b4:	f002 fc48 	bl	8005a48 <RCCEx_PLL3_Config>
 80031b8:	4603      	mov	r3, r0
 80031ba:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80031be:	e004      	b.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80031c6:	e000      	b.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80031c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031ca:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10a      	bne.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80031d2:	4ba5      	ldr	r3, [pc, #660]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031d6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80031da:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031e0:	4aa1      	ldr	r2, [pc, #644]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031e2:	430b      	orrs	r3, r1
 80031e4:	6513      	str	r3, [r2, #80]	@ 0x50
 80031e6:	e003      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031e8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80031ec:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80031f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80031fc:	f04f 0900 	mov.w	r9, #0
 8003200:	ea58 0309 	orrs.w	r3, r8, r9
 8003204:	d047      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003206:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800320a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320c:	2b04      	cmp	r3, #4
 800320e:	d82a      	bhi.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003210:	a201      	add	r2, pc, #4	@ (adr r2, 8003218 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003216:	bf00      	nop
 8003218:	0800322d 	.word	0x0800322d
 800321c:	0800323b 	.word	0x0800323b
 8003220:	08003251 	.word	0x08003251
 8003224:	0800326f 	.word	0x0800326f
 8003228:	0800326f 	.word	0x0800326f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800322c:	4b8e      	ldr	r3, [pc, #568]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800322e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003230:	4a8d      	ldr	r2, [pc, #564]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003232:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003236:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003238:	e01a      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800323a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800323e:	3308      	adds	r3, #8
 8003240:	2100      	movs	r1, #0
 8003242:	4618      	mov	r0, r3
 8003244:	f002 fb4e 	bl	80058e4 <RCCEx_PLL2_Config>
 8003248:	4603      	mov	r3, r0
 800324a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800324e:	e00f      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003250:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003254:	3328      	adds	r3, #40	@ 0x28
 8003256:	2100      	movs	r1, #0
 8003258:	4618      	mov	r0, r3
 800325a:	f002 fbf5 	bl	8005a48 <RCCEx_PLL3_Config>
 800325e:	4603      	mov	r3, r0
 8003260:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003264:	e004      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800326c:	e000      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800326e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003270:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10a      	bne.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003278:	4b7b      	ldr	r3, [pc, #492]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800327a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800327c:	f023 0107 	bic.w	r1, r3, #7
 8003280:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003286:	4a78      	ldr	r2, [pc, #480]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003288:	430b      	orrs	r3, r1
 800328a:	6513      	str	r3, [r2, #80]	@ 0x50
 800328c:	e003      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800328e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003292:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003296:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800329a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80032a2:	f04f 0b00 	mov.w	fp, #0
 80032a6:	ea5a 030b 	orrs.w	r3, sl, fp
 80032aa:	d04c      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80032ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032b6:	d030      	beq.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80032b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032bc:	d829      	bhi.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80032be:	2bc0      	cmp	r3, #192	@ 0xc0
 80032c0:	d02d      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80032c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80032c4:	d825      	bhi.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80032c6:	2b80      	cmp	r3, #128	@ 0x80
 80032c8:	d018      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80032ca:	2b80      	cmp	r3, #128	@ 0x80
 80032cc:	d821      	bhi.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d002      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80032d2:	2b40      	cmp	r3, #64	@ 0x40
 80032d4:	d007      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80032d6:	e01c      	b.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032d8:	4b63      	ldr	r3, [pc, #396]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032dc:	4a62      	ldr	r2, [pc, #392]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80032e4:	e01c      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80032e6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032ea:	3308      	adds	r3, #8
 80032ec:	2100      	movs	r1, #0
 80032ee:	4618      	mov	r0, r3
 80032f0:	f002 faf8 	bl	80058e4 <RCCEx_PLL2_Config>
 80032f4:	4603      	mov	r3, r0
 80032f6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80032fa:	e011      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80032fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003300:	3328      	adds	r3, #40	@ 0x28
 8003302:	2100      	movs	r1, #0
 8003304:	4618      	mov	r0, r3
 8003306:	f002 fb9f 	bl	8005a48 <RCCEx_PLL3_Config>
 800330a:	4603      	mov	r3, r0
 800330c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003310:	e006      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003318:	e002      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800331a:	bf00      	nop
 800331c:	e000      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800331e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003320:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003324:	2b00      	cmp	r3, #0
 8003326:	d10a      	bne.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003328:	4b4f      	ldr	r3, [pc, #316]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800332a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800332c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003330:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003336:	4a4c      	ldr	r2, [pc, #304]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003338:	430b      	orrs	r3, r1
 800333a:	6513      	str	r3, [r2, #80]	@ 0x50
 800333c:	e003      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800333e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003342:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003346:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800334a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800334e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003352:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8003356:	2300      	movs	r3, #0
 8003358:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800335c:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8003360:	460b      	mov	r3, r1
 8003362:	4313      	orrs	r3, r2
 8003364:	d053      	beq.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003366:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800336a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800336e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003372:	d035      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003374:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003378:	d82e      	bhi.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800337a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800337e:	d031      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003380:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003384:	d828      	bhi.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003386:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800338a:	d01a      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800338c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003390:	d822      	bhi.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003392:	2b00      	cmp	r3, #0
 8003394:	d003      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003396:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800339a:	d007      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800339c:	e01c      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800339e:	4b32      	ldr	r3, [pc, #200]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a2:	4a31      	ldr	r2, [pc, #196]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80033aa:	e01c      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80033b0:	3308      	adds	r3, #8
 80033b2:	2100      	movs	r1, #0
 80033b4:	4618      	mov	r0, r3
 80033b6:	f002 fa95 	bl	80058e4 <RCCEx_PLL2_Config>
 80033ba:	4603      	mov	r3, r0
 80033bc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80033c0:	e011      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80033c2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80033c6:	3328      	adds	r3, #40	@ 0x28
 80033c8:	2100      	movs	r1, #0
 80033ca:	4618      	mov	r0, r3
 80033cc:	f002 fb3c 	bl	8005a48 <RCCEx_PLL3_Config>
 80033d0:	4603      	mov	r3, r0
 80033d2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80033d6:	e006      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80033de:	e002      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80033e0:	bf00      	nop
 80033e2:	e000      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80033e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033e6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10b      	bne.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80033ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80033f6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80033fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80033fe:	4a1a      	ldr	r2, [pc, #104]	@ (8003468 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003400:	430b      	orrs	r3, r1
 8003402:	6593      	str	r3, [r2, #88]	@ 0x58
 8003404:	e003      	b.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003406:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800340a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800340e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003416:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800341a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800341e:	2300      	movs	r3, #0
 8003420:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003424:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003428:	460b      	mov	r3, r1
 800342a:	4313      	orrs	r3, r2
 800342c:	d056      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800342e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003432:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003436:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800343a:	d038      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800343c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003440:	d831      	bhi.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003442:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003446:	d034      	beq.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003448:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800344c:	d82b      	bhi.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800344e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003452:	d01d      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003454:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003458:	d825      	bhi.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800345a:	2b00      	cmp	r3, #0
 800345c:	d006      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800345e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003462:	d00a      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003464:	e01f      	b.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003466:	bf00      	nop
 8003468:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800346c:	4ba2      	ldr	r3, [pc, #648]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800346e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003470:	4aa1      	ldr	r2, [pc, #644]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003472:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003476:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003478:	e01c      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800347a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800347e:	3308      	adds	r3, #8
 8003480:	2100      	movs	r1, #0
 8003482:	4618      	mov	r0, r3
 8003484:	f002 fa2e 	bl	80058e4 <RCCEx_PLL2_Config>
 8003488:	4603      	mov	r3, r0
 800348a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800348e:	e011      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003490:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003494:	3328      	adds	r3, #40	@ 0x28
 8003496:	2100      	movs	r1, #0
 8003498:	4618      	mov	r0, r3
 800349a:	f002 fad5 	bl	8005a48 <RCCEx_PLL3_Config>
 800349e:	4603      	mov	r3, r0
 80034a0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80034a4:	e006      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80034ac:	e002      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80034ae:	bf00      	nop
 80034b0:	e000      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80034b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034b4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d10b      	bne.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80034bc:	4b8e      	ldr	r3, [pc, #568]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80034c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80034cc:	4a8a      	ldr	r2, [pc, #552]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034ce:	430b      	orrs	r3, r1
 80034d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80034d2:	e003      	b.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034d4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80034d8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80034dc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80034e8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80034ec:	2300      	movs	r3, #0
 80034ee:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80034f2:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80034f6:	460b      	mov	r3, r1
 80034f8:	4313      	orrs	r3, r2
 80034fa:	d03a      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80034fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003502:	2b30      	cmp	r3, #48	@ 0x30
 8003504:	d01f      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003506:	2b30      	cmp	r3, #48	@ 0x30
 8003508:	d819      	bhi.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800350a:	2b20      	cmp	r3, #32
 800350c:	d00c      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800350e:	2b20      	cmp	r3, #32
 8003510:	d815      	bhi.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003512:	2b00      	cmp	r3, #0
 8003514:	d019      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003516:	2b10      	cmp	r3, #16
 8003518:	d111      	bne.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800351a:	4b77      	ldr	r3, [pc, #476]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800351c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800351e:	4a76      	ldr	r2, [pc, #472]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003520:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003524:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003526:	e011      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003528:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800352c:	3308      	adds	r3, #8
 800352e:	2102      	movs	r1, #2
 8003530:	4618      	mov	r0, r3
 8003532:	f002 f9d7 	bl	80058e4 <RCCEx_PLL2_Config>
 8003536:	4603      	mov	r3, r0
 8003538:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800353c:	e006      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003544:	e002      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003546:	bf00      	nop
 8003548:	e000      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800354a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800354c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10a      	bne.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003554:	4b68      	ldr	r3, [pc, #416]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003556:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003558:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800355c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003562:	4a65      	ldr	r2, [pc, #404]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003564:	430b      	orrs	r3, r1
 8003566:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003568:	e003      	b.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800356a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800356e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003572:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800357a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800357e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003582:	2300      	movs	r3, #0
 8003584:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003588:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800358c:	460b      	mov	r3, r1
 800358e:	4313      	orrs	r3, r2
 8003590:	d051      	beq.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003592:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003596:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003598:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800359c:	d035      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800359e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035a2:	d82e      	bhi.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80035a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80035a8:	d031      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80035aa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80035ae:	d828      	bhi.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80035b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035b4:	d01a      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80035b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035ba:	d822      	bhi.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d003      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80035c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035c4:	d007      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80035c6:	e01c      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035c8:	4b4b      	ldr	r3, [pc, #300]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035cc:	4a4a      	ldr	r2, [pc, #296]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80035d4:	e01c      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035d6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035da:	3308      	adds	r3, #8
 80035dc:	2100      	movs	r1, #0
 80035de:	4618      	mov	r0, r3
 80035e0:	f002 f980 	bl	80058e4 <RCCEx_PLL2_Config>
 80035e4:	4603      	mov	r3, r0
 80035e6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80035ea:	e011      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035f0:	3328      	adds	r3, #40	@ 0x28
 80035f2:	2100      	movs	r1, #0
 80035f4:	4618      	mov	r0, r3
 80035f6:	f002 fa27 	bl	8005a48 <RCCEx_PLL3_Config>
 80035fa:	4603      	mov	r3, r0
 80035fc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003600:	e006      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003608:	e002      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800360a:	bf00      	nop
 800360c:	e000      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800360e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003610:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003614:	2b00      	cmp	r3, #0
 8003616:	d10a      	bne.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003618:	4b37      	ldr	r3, [pc, #220]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800361a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800361c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003620:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003624:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003626:	4a34      	ldr	r2, [pc, #208]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003628:	430b      	orrs	r3, r1
 800362a:	6513      	str	r3, [r2, #80]	@ 0x50
 800362c:	e003      	b.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800362e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003632:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003636:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800363a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800363e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003642:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003646:	2300      	movs	r3, #0
 8003648:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800364c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003650:	460b      	mov	r3, r1
 8003652:	4313      	orrs	r3, r2
 8003654:	d056      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003656:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800365a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800365c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003660:	d033      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003662:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003666:	d82c      	bhi.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003668:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800366c:	d02f      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800366e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003672:	d826      	bhi.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003674:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003678:	d02b      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800367a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800367e:	d820      	bhi.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003680:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003684:	d012      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003686:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800368a:	d81a      	bhi.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800368c:	2b00      	cmp	r3, #0
 800368e:	d022      	beq.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003690:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003694:	d115      	bne.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003696:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800369a:	3308      	adds	r3, #8
 800369c:	2101      	movs	r1, #1
 800369e:	4618      	mov	r0, r3
 80036a0:	f002 f920 	bl	80058e4 <RCCEx_PLL2_Config>
 80036a4:	4603      	mov	r3, r0
 80036a6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80036aa:	e015      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036b0:	3328      	adds	r3, #40	@ 0x28
 80036b2:	2101      	movs	r1, #1
 80036b4:	4618      	mov	r0, r3
 80036b6:	f002 f9c7 	bl	8005a48 <RCCEx_PLL3_Config>
 80036ba:	4603      	mov	r3, r0
 80036bc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80036c0:	e00a      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80036c8:	e006      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80036ca:	bf00      	nop
 80036cc:	e004      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80036ce:	bf00      	nop
 80036d0:	e002      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80036d2:	bf00      	nop
 80036d4:	e000      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80036d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036d8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d10d      	bne.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80036e0:	4b05      	ldr	r3, [pc, #20]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036e4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80036e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036ee:	4a02      	ldr	r2, [pc, #8]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036f0:	430b      	orrs	r3, r1
 80036f2:	6513      	str	r3, [r2, #80]	@ 0x50
 80036f4:	e006      	b.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80036f6:	bf00      	nop
 80036f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036fc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003700:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003704:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800370c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003710:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003714:	2300      	movs	r3, #0
 8003716:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800371a:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800371e:	460b      	mov	r3, r1
 8003720:	4313      	orrs	r3, r2
 8003722:	d055      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003724:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003728:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800372c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003730:	d033      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003732:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003736:	d82c      	bhi.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003738:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800373c:	d02f      	beq.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800373e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003742:	d826      	bhi.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003744:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003748:	d02b      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800374a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800374e:	d820      	bhi.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003750:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003754:	d012      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003756:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800375a:	d81a      	bhi.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800375c:	2b00      	cmp	r3, #0
 800375e:	d022      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003760:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003764:	d115      	bne.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003766:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800376a:	3308      	adds	r3, #8
 800376c:	2101      	movs	r1, #1
 800376e:	4618      	mov	r0, r3
 8003770:	f002 f8b8 	bl	80058e4 <RCCEx_PLL2_Config>
 8003774:	4603      	mov	r3, r0
 8003776:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800377a:	e015      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800377c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003780:	3328      	adds	r3, #40	@ 0x28
 8003782:	2101      	movs	r1, #1
 8003784:	4618      	mov	r0, r3
 8003786:	f002 f95f 	bl	8005a48 <RCCEx_PLL3_Config>
 800378a:	4603      	mov	r3, r0
 800378c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003790:	e00a      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003798:	e006      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800379a:	bf00      	nop
 800379c:	e004      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800379e:	bf00      	nop
 80037a0:	e002      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80037a2:	bf00      	nop
 80037a4:	e000      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80037a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037a8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d10b      	bne.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80037b0:	4bb6      	ldr	r3, [pc, #728]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80037b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037b4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80037b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80037c0:	4ab2      	ldr	r2, [pc, #712]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80037c2:	430b      	orrs	r3, r1
 80037c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80037c6:	e003      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80037cc:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 80037d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d8:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80037dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80037e0:	2300      	movs	r3, #0
 80037e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80037e6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80037ea:	460b      	mov	r3, r1
 80037ec:	4313      	orrs	r3, r2
 80037ee:	d02a      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x716>
  {
    switch (PeriphClkInit->DsiClockSelection)
 80037f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d011      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80037fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037fe:	d10a      	bne.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    {

      case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003800:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003804:	3308      	adds	r3, #8
 8003806:	2101      	movs	r1, #1
 8003808:	4618      	mov	r0, r3
 800380a:	f002 f86b 	bl	80058e4 <RCCEx_PLL2_Config>
 800380e:	4603      	mov	r3, r0
 8003810:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* DSI clock source configuration done later after clock selection check */
        break;
 8003814:	e004      	b.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        /* PHY is used as clock source for DSI*/
        /* DSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800381c:	e000      	b.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        break;
 800381e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003820:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003824:	2b00      	cmp	r3, #0
 8003826:	d10a      	bne.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x70e>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8003828:	4b98      	ldr	r3, [pc, #608]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800382a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800382c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8003830:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003834:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003836:	4a95      	ldr	r2, [pc, #596]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003838:	430b      	orrs	r3, r1
 800383a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800383c:	e003      	b.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x716>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003842:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003846:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800384a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003852:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003856:	2300      	movs	r3, #0
 8003858:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800385c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003860:	460b      	mov	r3, r1
 8003862:	4313      	orrs	r3, r2
 8003864:	d037      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003866:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800386a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800386c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003870:	d00e      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x760>
 8003872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003876:	d816      	bhi.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x776>
 8003878:	2b00      	cmp	r3, #0
 800387a:	d018      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x77e>
 800387c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003880:	d111      	bne.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x776>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003882:	4b82      	ldr	r3, [pc, #520]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003886:	4a81      	ldr	r2, [pc, #516]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003888:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800388c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800388e:	e00f      	b.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x780>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003890:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003894:	3308      	adds	r3, #8
 8003896:	2101      	movs	r1, #1
 8003898:	4618      	mov	r0, r3
 800389a:	f002 f823 	bl	80058e4 <RCCEx_PLL2_Config>
 800389e:	4603      	mov	r3, r0
 80038a0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80038a4:	e004      	b.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x780>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80038ac:	e000      	b.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x780>
        break;
 80038ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038b0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d10a      	bne.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80038b8:	4b74      	ldr	r3, [pc, #464]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80038ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038bc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80038c0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038c6:	4a71      	ldr	r2, [pc, #452]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80038c8:	430b      	orrs	r3, r1
 80038ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80038cc:	e003      	b.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ce:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80038d2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80038d6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038de:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80038e2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038e6:	2300      	movs	r3, #0
 80038e8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80038ec:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80038f0:	460b      	mov	r3, r1
 80038f2:	4313      	orrs	r3, r2
 80038f4:	d03a      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80038f6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038fc:	2b03      	cmp	r3, #3
 80038fe:	d81d      	bhi.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x80c>
 8003900:	a201      	add	r2, pc, #4	@ (adr r2, 8003908 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003906:	bf00      	nop
 8003908:	08003945 	.word	0x08003945
 800390c:	08003919 	.word	0x08003919
 8003910:	08003927 	.word	0x08003927
 8003914:	08003945 	.word	0x08003945
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003918:	4b5c      	ldr	r3, [pc, #368]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800391a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391c:	4a5b      	ldr	r2, [pc, #364]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800391e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003922:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003924:	e00f      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x816>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003926:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800392a:	3308      	adds	r3, #8
 800392c:	2102      	movs	r1, #2
 800392e:	4618      	mov	r0, r3
 8003930:	f001 ffd8 	bl	80058e4 <RCCEx_PLL2_Config>
 8003934:	4603      	mov	r3, r0
 8003936:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FMC clock source configuration done later after clock selection check */
        break;
 800393a:	e004      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x816>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003942:	e000      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x816>
        break;
 8003944:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003946:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10a      	bne.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x834>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800394e:	4b4f      	ldr	r3, [pc, #316]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003952:	f023 0103 	bic.w	r1, r3, #3
 8003956:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800395a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800395c:	4a4b      	ldr	r2, [pc, #300]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800395e:	430b      	orrs	r3, r1
 8003960:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003962:	e003      	b.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x83c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003964:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003968:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800396c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003974:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003978:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800397c:	2300      	movs	r3, #0
 800397e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003982:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003986:	460b      	mov	r3, r1
 8003988:	4313      	orrs	r3, r2
 800398a:	f000 80a0 	beq.w	8003ace <HAL_RCCEx_PeriphCLKConfig+0x99e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800398e:	4b40      	ldr	r3, [pc, #256]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a3f      	ldr	r2, [pc, #252]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8003994:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003998:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800399a:	f7fd fe2f 	bl	80015fc <HAL_GetTick>
 800399e:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039a2:	e00b      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x88c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039a4:	f7fd fe2a 	bl	80015fc <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b64      	cmp	r3, #100	@ 0x64
 80039b2:	d903      	bls.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x88c>
      {
        ret = HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80039ba:	e005      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x898>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039bc:	4b34      	ldr	r3, [pc, #208]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0ed      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x874>
      }
    }

    if (ret == HAL_OK)
 80039c8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d17a      	bne.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x996>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80039d0:	4b2e      	ldr	r3, [pc, #184]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80039d2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80039d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80039d8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80039dc:	4053      	eors	r3, r2
 80039de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d015      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039e6:	4b29      	ldr	r3, [pc, #164]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80039e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039ee:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039f2:	4b26      	ldr	r3, [pc, #152]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80039f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f6:	4a25      	ldr	r2, [pc, #148]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80039f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039fc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039fe:	4b23      	ldr	r3, [pc, #140]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a02:	4a22      	ldr	r2, [pc, #136]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003a04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a08:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003a0a:	4a20      	ldr	r2, [pc, #128]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003a0c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003a10:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003a12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a16:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003a1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a1e:	d118      	bne.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x922>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a20:	f7fd fdec 	bl	80015fc <HAL_GetTick>
 8003a24:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a28:	e00d      	b.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x916>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a2a:	f7fd fde7 	bl	80015fc <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003a34:	1ad2      	subs	r2, r2, r3
 8003a36:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d903      	bls.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x916>
          {
            ret = HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 8003a44:	e005      	b.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x922>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a46:	4b11      	ldr	r3, [pc, #68]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d0eb      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x8fa>
          }
        }
      }

      if (ret == HAL_OK)
 8003a52:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d130      	bne.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x98c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a5a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a5e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003a62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a6a:	d115      	bne.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x968>
 8003a6c:	4b07      	ldr	r3, [pc, #28]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003a74:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a78:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003a7c:	091a      	lsrs	r2, r3, #4
 8003a7e:	4b05      	ldr	r3, [pc, #20]	@ (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8003a80:	4013      	ands	r3, r2
 8003a82:	4a02      	ldr	r2, [pc, #8]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003a84:	430b      	orrs	r3, r1
 8003a86:	6113      	str	r3, [r2, #16]
 8003a88:	e00c      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x974>
 8003a8a:	bf00      	nop
 8003a8c:	58024400 	.word	0x58024400
 8003a90:	58024800 	.word	0x58024800
 8003a94:	00ffffcf 	.word	0x00ffffcf
 8003a98:	4bd4      	ldr	r3, [pc, #848]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003a9a:	691b      	ldr	r3, [r3, #16]
 8003a9c:	4ad3      	ldr	r2, [pc, #844]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003a9e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003aa2:	6113      	str	r3, [r2, #16]
 8003aa4:	4bd1      	ldr	r3, [pc, #836]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003aa6:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003aa8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003aac:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003ab0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ab4:	4acd      	ldr	r2, [pc, #820]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003ab6:	430b      	orrs	r3, r1
 8003ab8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aba:	e008      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003abc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003ac0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
 8003ac4:	e003      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003aca:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003ace:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad6:	f002 0301 	and.w	r3, r2, #1
 8003ada:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ade:	2300      	movs	r3, #0
 8003ae0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ae4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003ae8:	460b      	mov	r3, r1
 8003aea:	4313      	orrs	r3, r2
 8003aec:	f000 808b 	beq.w	8003c06 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003af0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003af4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003af8:	2b28      	cmp	r3, #40	@ 0x28
 8003afa:	d86b      	bhi.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8003afc:	a201      	add	r2, pc, #4	@ (adr r2, 8003b04 <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 8003afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b02:	bf00      	nop
 8003b04:	08003bdd 	.word	0x08003bdd
 8003b08:	08003bd5 	.word	0x08003bd5
 8003b0c:	08003bd5 	.word	0x08003bd5
 8003b10:	08003bd5 	.word	0x08003bd5
 8003b14:	08003bd5 	.word	0x08003bd5
 8003b18:	08003bd5 	.word	0x08003bd5
 8003b1c:	08003bd5 	.word	0x08003bd5
 8003b20:	08003bd5 	.word	0x08003bd5
 8003b24:	08003ba9 	.word	0x08003ba9
 8003b28:	08003bd5 	.word	0x08003bd5
 8003b2c:	08003bd5 	.word	0x08003bd5
 8003b30:	08003bd5 	.word	0x08003bd5
 8003b34:	08003bd5 	.word	0x08003bd5
 8003b38:	08003bd5 	.word	0x08003bd5
 8003b3c:	08003bd5 	.word	0x08003bd5
 8003b40:	08003bd5 	.word	0x08003bd5
 8003b44:	08003bbf 	.word	0x08003bbf
 8003b48:	08003bd5 	.word	0x08003bd5
 8003b4c:	08003bd5 	.word	0x08003bd5
 8003b50:	08003bd5 	.word	0x08003bd5
 8003b54:	08003bd5 	.word	0x08003bd5
 8003b58:	08003bd5 	.word	0x08003bd5
 8003b5c:	08003bd5 	.word	0x08003bd5
 8003b60:	08003bd5 	.word	0x08003bd5
 8003b64:	08003bdd 	.word	0x08003bdd
 8003b68:	08003bd5 	.word	0x08003bd5
 8003b6c:	08003bd5 	.word	0x08003bd5
 8003b70:	08003bd5 	.word	0x08003bd5
 8003b74:	08003bd5 	.word	0x08003bd5
 8003b78:	08003bd5 	.word	0x08003bd5
 8003b7c:	08003bd5 	.word	0x08003bd5
 8003b80:	08003bd5 	.word	0x08003bd5
 8003b84:	08003bdd 	.word	0x08003bdd
 8003b88:	08003bd5 	.word	0x08003bd5
 8003b8c:	08003bd5 	.word	0x08003bd5
 8003b90:	08003bd5 	.word	0x08003bd5
 8003b94:	08003bd5 	.word	0x08003bd5
 8003b98:	08003bd5 	.word	0x08003bd5
 8003b9c:	08003bd5 	.word	0x08003bd5
 8003ba0:	08003bd5 	.word	0x08003bd5
 8003ba4:	08003bdd 	.word	0x08003bdd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ba8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003bac:	3308      	adds	r3, #8
 8003bae:	2101      	movs	r1, #1
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f001 fe97 	bl	80058e4 <RCCEx_PLL2_Config>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003bbc:	e00f      	b.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0xaae>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003bc2:	3328      	adds	r3, #40	@ 0x28
 8003bc4:	2101      	movs	r1, #1
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f001 ff3e 	bl	8005a48 <RCCEx_PLL3_Config>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003bd2:	e004      	b.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0xaae>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003bda:	e000      	b.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0xaae>
        break;
 8003bdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bde:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10b      	bne.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003be6:	4b81      	ldr	r3, [pc, #516]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bea:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003bee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003bf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bf6:	4a7d      	ldr	r2, [pc, #500]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003bf8:	430b      	orrs	r3, r1
 8003bfa:	6553      	str	r3, [r2, #84]	@ 0x54
 8003bfc:	e003      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bfe:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003c02:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003c06:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c0e:	f002 0302 	and.w	r3, r2, #2
 8003c12:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c16:	2300      	movs	r3, #0
 8003c18:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003c1c:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003c20:	460b      	mov	r3, r1
 8003c22:	4313      	orrs	r3, r2
 8003c24:	d042      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0xb7c>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003c26:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c2c:	2b05      	cmp	r3, #5
 8003c2e:	d825      	bhi.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
 8003c30:	a201      	add	r2, pc, #4	@ (adr r2, 8003c38 <HAL_RCCEx_PeriphCLKConfig+0xb08>)
 8003c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c36:	bf00      	nop
 8003c38:	08003c85 	.word	0x08003c85
 8003c3c:	08003c51 	.word	0x08003c51
 8003c40:	08003c67 	.word	0x08003c67
 8003c44:	08003c85 	.word	0x08003c85
 8003c48:	08003c85 	.word	0x08003c85
 8003c4c:	08003c85 	.word	0x08003c85
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c50:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c54:	3308      	adds	r3, #8
 8003c56:	2101      	movs	r1, #1
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f001 fe43 	bl	80058e4 <RCCEx_PLL2_Config>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003c64:	e00f      	b.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0xb56>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c66:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c6a:	3328      	adds	r3, #40	@ 0x28
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f001 feea 	bl	8005a48 <RCCEx_PLL3_Config>
 8003c74:	4603      	mov	r3, r0
 8003c76:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003c7a:	e004      	b.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0xb56>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003c82:	e000      	b.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0xb56>
        break;
 8003c84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c86:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d10a      	bne.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003c8e:	4b57      	ldr	r3, [pc, #348]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c92:	f023 0107 	bic.w	r1, r3, #7
 8003c96:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c9c:	4a53      	ldr	r2, [pc, #332]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003c9e:	430b      	orrs	r3, r1
 8003ca0:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ca2:	e003      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ca4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003ca8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003cac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb4:	f002 0304 	and.w	r3, r2, #4
 8003cb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003cc2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	d044      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0xc26>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003ccc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003cd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cd4:	2b05      	cmp	r3, #5
 8003cd6:	d825      	bhi.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 8003cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8003ce0 <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
 8003cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cde:	bf00      	nop
 8003ce0:	08003d2d 	.word	0x08003d2d
 8003ce4:	08003cf9 	.word	0x08003cf9
 8003ce8:	08003d0f 	.word	0x08003d0f
 8003cec:	08003d2d 	.word	0x08003d2d
 8003cf0:	08003d2d 	.word	0x08003d2d
 8003cf4:	08003d2d 	.word	0x08003d2d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003cf8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003cfc:	3308      	adds	r3, #8
 8003cfe:	2101      	movs	r1, #1
 8003d00:	4618      	mov	r0, r3
 8003d02:	f001 fdef 	bl	80058e4 <RCCEx_PLL2_Config>
 8003d06:	4603      	mov	r3, r0
 8003d08:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003d0c:	e00f      	b.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0xbfe>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d0e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003d12:	3328      	adds	r3, #40	@ 0x28
 8003d14:	2101      	movs	r1, #1
 8003d16:	4618      	mov	r0, r3
 8003d18:	f001 fe96 	bl	8005a48 <RCCEx_PLL3_Config>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003d22:	e004      	b.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003d2a:	e000      	b.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        break;
 8003d2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d2e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10b      	bne.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d36:	4b2d      	ldr	r3, [pc, #180]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3a:	f023 0107 	bic.w	r1, r3, #7
 8003d3e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003d42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d46:	4a29      	ldr	r2, [pc, #164]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003d48:	430b      	orrs	r3, r1
 8003d4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d4c:	e003      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0xc26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d4e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003d52:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d56:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5e:	f002 0320 	and.w	r3, r2, #32
 8003d62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d66:	2300      	movs	r3, #0
 8003d68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003d6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003d70:	460b      	mov	r3, r1
 8003d72:	4313      	orrs	r3, r2
 8003d74:	d057      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003d76:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003d7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d82:	d035      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0xcc0>
 8003d84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d88:	d82c      	bhi.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8003d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d8e:	d031      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0xcc4>
 8003d90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d94:	d826      	bhi.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8003d96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d9a:	d02d      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 8003d9c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003da0:	d820      	bhi.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8003da2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003da6:	d012      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0xc9e>
 8003da8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dac:	d81a      	bhi.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d024      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0xccc>
 8003db2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003db6:	d115      	bne.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003db8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003dbc:	3308      	adds	r3, #8
 8003dbe:	2100      	movs	r1, #0
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f001 fd8f 	bl	80058e4 <RCCEx_PLL2_Config>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003dcc:	e017      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xcce>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003dce:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003dd2:	3328      	adds	r3, #40	@ 0x28
 8003dd4:	2102      	movs	r1, #2
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f001 fe36 	bl	8005a48 <RCCEx_PLL3_Config>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003de2:	e00c      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xcce>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003dea:	e008      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xcce>
 8003dec:	58024400 	.word	0x58024400
        break;
 8003df0:	bf00      	nop
 8003df2:	e004      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8003df4:	bf00      	nop
 8003df6:	e002      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8003df8:	bf00      	nop
 8003dfa:	e000      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8003dfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dfe:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10b      	bne.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0xcee>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e06:	4bc2      	ldr	r3, [pc, #776]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e0a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003e0e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003e12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e16:	4abe      	ldr	r2, [pc, #760]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003e18:	430b      	orrs	r3, r1
 8003e1a:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e1c:	e003      	b.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e1e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003e22:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003e26:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e2e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003e32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e36:	2300      	movs	r3, #0
 8003e38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003e3c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003e40:	460b      	mov	r3, r1
 8003e42:	4313      	orrs	r3, r2
 8003e44:	d055      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003e46:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003e4a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003e4e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003e52:	d033      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0xd8c>
 8003e54:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003e58:	d82c      	bhi.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8003e5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e5e:	d02f      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
 8003e60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e64:	d826      	bhi.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8003e66:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e6a:	d02b      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd94>
 8003e6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e70:	d820      	bhi.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8003e72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e76:	d012      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 8003e78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e7c:	d81a      	bhi.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d022      	beq.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xd98>
 8003e82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e86:	d115      	bne.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0xd84>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e88:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003e8c:	3308      	adds	r3, #8
 8003e8e:	2100      	movs	r1, #0
 8003e90:	4618      	mov	r0, r3
 8003e92:	f001 fd27 	bl	80058e4 <RCCEx_PLL2_Config>
 8003e96:	4603      	mov	r3, r0
 8003e98:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003e9c:	e015      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0xd9a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e9e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003ea2:	3328      	adds	r3, #40	@ 0x28
 8003ea4:	2102      	movs	r1, #2
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f001 fdce 	bl	8005a48 <RCCEx_PLL3_Config>
 8003eac:	4603      	mov	r3, r0
 8003eae:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003eb2:	e00a      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003eba:	e006      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8003ebc:	bf00      	nop
 8003ebe:	e004      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8003ec0:	bf00      	nop
 8003ec2:	e002      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8003ec4:	bf00      	nop
 8003ec6:	e000      	b.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8003ec8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eca:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d10b      	bne.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0xdba>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ed2:	4b8f      	ldr	r3, [pc, #572]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ed6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003eda:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003ede:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003ee2:	4a8b      	ldr	r2, [pc, #556]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003ee4:	430b      	orrs	r3, r1
 8003ee6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ee8:	e003      	b.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eea:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003eee:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003ef2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003efa:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003efe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f02:	2300      	movs	r3, #0
 8003f04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003f08:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	d055      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003f12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003f16:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003f1a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003f1e:	d033      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8003f20:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003f24:	d82c      	bhi.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8003f26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f2a:	d02f      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8003f2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f30:	d826      	bhi.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8003f32:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003f36:	d02b      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8003f38:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003f3c:	d820      	bhi.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8003f3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f42:	d012      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0xe3a>
 8003f44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f48:	d81a      	bhi.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d022      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0xe64>
 8003f4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f52:	d115      	bne.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f54:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003f58:	3308      	adds	r3, #8
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f001 fcc1 	bl	80058e4 <RCCEx_PLL2_Config>
 8003f62:	4603      	mov	r3, r0
 8003f64:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003f68:	e015      	b.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xe66>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f6a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003f6e:	3328      	adds	r3, #40	@ 0x28
 8003f70:	2102      	movs	r1, #2
 8003f72:	4618      	mov	r0, r3
 8003f74:	f001 fd68 	bl	8005a48 <RCCEx_PLL3_Config>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003f7e:	e00a      	b.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003f86:	e006      	b.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003f88:	bf00      	nop
 8003f8a:	e004      	b.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003f8c:	bf00      	nop
 8003f8e:	e002      	b.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003f90:	bf00      	nop
 8003f92:	e000      	b.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003f94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f96:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10b      	bne.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003f9e:	4b5c      	ldr	r3, [pc, #368]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fa2:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003fa6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003faa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003fae:	4a58      	ldr	r2, [pc, #352]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003fb0:	430b      	orrs	r3, r1
 8003fb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fb4:	e003      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fb6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003fba:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003fbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc6:	f002 0308 	and.w	r3, r2, #8
 8003fca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003fce:	2300      	movs	r3, #0
 8003fd0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003fd4:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003fd8:	460b      	mov	r3, r1
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	d01e      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0xeec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003fde:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fea:	d10c      	bne.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xed6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003fec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003ff0:	3328      	adds	r3, #40	@ 0x28
 8003ff2:	2102      	movs	r1, #2
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f001 fd27 	bl	8005a48 <RCCEx_PLL3_Config>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d002      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xed6>
      {
        status = HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004006:	4b42      	ldr	r3, [pc, #264]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004008:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800400a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800400e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004012:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004016:	4a3e      	ldr	r2, [pc, #248]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004018:	430b      	orrs	r3, r1
 800401a:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800401c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004024:	f002 0310 	and.w	r3, r2, #16
 8004028:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800402c:	2300      	movs	r3, #0
 800402e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004032:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004036:	460b      	mov	r3, r1
 8004038:	4313      	orrs	r3, r2
 800403a:	d01e      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0xf4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800403c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004040:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004044:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004048:	d10c      	bne.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800404a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800404e:	3328      	adds	r3, #40	@ 0x28
 8004050:	2102      	movs	r1, #2
 8004052:	4618      	mov	r0, r3
 8004054:	f001 fcf8 	bl	8005a48 <RCCEx_PLL3_Config>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d002      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0xf34>
      {
        status = HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004064:	4b2a      	ldr	r3, [pc, #168]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004068:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800406c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004070:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004074:	4a26      	ldr	r2, [pc, #152]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004076:	430b      	orrs	r3, r1
 8004078:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800407a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800407e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004082:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004086:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800408a:	2300      	movs	r3, #0
 800408c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004090:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004094:	460b      	mov	r3, r1
 8004096:	4313      	orrs	r3, r2
 8004098:	d040      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800409a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800409e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80040a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040a6:	d022      	beq.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0xfbe>
 80040a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040ac:	d81b      	bhi.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0xf8a>
 80040b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040b6:	d00b      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0xfa0>
 80040b8:	e015      	b.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80040be:	3308      	adds	r3, #8
 80040c0:	2100      	movs	r1, #0
 80040c2:	4618      	mov	r0, r3
 80040c4:	f001 fc0e 	bl	80058e4 <RCCEx_PLL2_Config>
 80040c8:	4603      	mov	r3, r0
 80040ca:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80040ce:	e00f      	b.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80040d4:	3328      	adds	r3, #40	@ 0x28
 80040d6:	2102      	movs	r1, #2
 80040d8:	4618      	mov	r0, r3
 80040da:	f001 fcb5 	bl	8005a48 <RCCEx_PLL3_Config>
 80040de:	4603      	mov	r3, r0
 80040e0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80040e4:	e004      	b.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80040ec:	e000      	b.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        break;
 80040ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040f0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d10d      	bne.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80040f8:	4b05      	ldr	r3, [pc, #20]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80040fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040fc:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004100:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004104:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004108:	4a01      	ldr	r2, [pc, #4]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800410a:	430b      	orrs	r3, r1
 800410c:	6593      	str	r3, [r2, #88]	@ 0x58
 800410e:	e005      	b.n	800411c <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8004110:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004114:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004118:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800411c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004124:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004128:	67bb      	str	r3, [r7, #120]	@ 0x78
 800412a:	2300      	movs	r3, #0
 800412c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800412e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004132:	460b      	mov	r3, r1
 8004134:	4313      	orrs	r3, r2
 8004136:	d03b      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x1080>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004138:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800413c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004140:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004144:	d01f      	beq.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x1056>
 8004146:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800414a:	d818      	bhi.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x104e>
 800414c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004150:	d003      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x102a>
 8004152:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004156:	d007      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x1038>
 8004158:	e011      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x104e>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800415a:	4b64      	ldr	r3, [pc, #400]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800415c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800415e:	4a63      	ldr	r2, [pc, #396]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8004160:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004164:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004166:	e00f      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004168:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800416c:	3328      	adds	r3, #40	@ 0x28
 800416e:	2101      	movs	r1, #1
 8004170:	4618      	mov	r0, r3
 8004172:	f001 fc69 	bl	8005a48 <RCCEx_PLL3_Config>
 8004176:	4603      	mov	r3, r0
 8004178:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* USB clock source configuration done later after clock selection check */
        break;
 800417c:	e004      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004184:	e000      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        break;
 8004186:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004188:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800418c:	2b00      	cmp	r3, #0
 800418e:	d10b      	bne.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004190:	4b56      	ldr	r3, [pc, #344]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8004192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004194:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004198:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800419c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041a0:	4a52      	ldr	r2, [pc, #328]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80041a2:	430b      	orrs	r3, r1
 80041a4:	6553      	str	r3, [r2, #84]	@ 0x54
 80041a6:	e003      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x1080>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041a8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80041ac:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80041b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80041b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b8:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80041bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80041be:	2300      	movs	r3, #0
 80041c0:	677b      	str	r3, [r7, #116]	@ 0x74
 80041c2:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80041c6:	460b      	mov	r3, r1
 80041c8:	4313      	orrs	r3, r2
 80041ca:	d031      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x1100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80041cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80041d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d003      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x10ae>
 80041d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041da:	d007      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80041dc:	e011      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x10d2>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041de:	4b43      	ldr	r3, [pc, #268]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80041e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e2:	4a42      	ldr	r2, [pc, #264]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80041e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80041ea:	e00e      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x10da>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80041ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80041f0:	3308      	adds	r3, #8
 80041f2:	2102      	movs	r1, #2
 80041f4:	4618      	mov	r0, r3
 80041f6:	f001 fb75 	bl	80058e4 <RCCEx_PLL2_Config>
 80041fa:	4603      	mov	r3, r0
 80041fc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004200:	e003      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x10da>

      default:
        ret = HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004208:	bf00      	nop
    }

    if (ret == HAL_OK)
 800420a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10a      	bne.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004212:	4b36      	ldr	r3, [pc, #216]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8004214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004216:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800421a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800421e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004220:	4a32      	ldr	r2, [pc, #200]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8004222:	430b      	orrs	r3, r1
 8004224:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004226:	e003      	b.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x1100>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004228:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800422c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004230:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004238:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800423c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800423e:	2300      	movs	r3, #0
 8004240:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004242:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004246:	460b      	mov	r3, r1
 8004248:	4313      	orrs	r3, r2
 800424a:	d00c      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1136>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800424c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004250:	3328      	adds	r3, #40	@ 0x28
 8004252:	2102      	movs	r1, #2
 8004254:	4618      	mov	r0, r3
 8004256:	f001 fbf7 	bl	8005a48 <RCCEx_PLL3_Config>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d002      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1136>
    {
      status = HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004266:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800426a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800426e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004272:	663b      	str	r3, [r7, #96]	@ 0x60
 8004274:	2300      	movs	r3, #0
 8004276:	667b      	str	r3, [r7, #100]	@ 0x64
 8004278:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800427c:	460b      	mov	r3, r1
 800427e:	4313      	orrs	r3, r2
 8004280:	d03a      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004282:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004286:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800428a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800428e:	d018      	beq.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x1192>
 8004290:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004294:	d811      	bhi.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8004296:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800429a:	d014      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x1196>
 800429c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042a0:	d80b      	bhi.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x118a>
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d011      	beq.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x119a>
 80042a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042aa:	d106      	bne.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x118a>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042ac:	4b0f      	ldr	r3, [pc, #60]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80042ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b0:	4a0e      	ldr	r2, [pc, #56]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80042b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80042b8:	e008      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x119c>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80042c0:	e004      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 80042c2:	bf00      	nop
 80042c4:	e002      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 80042c6:	bf00      	nop
 80042c8:	e000      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 80042ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042cc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d10d      	bne.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x11c0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042d4:	4b05      	ldr	r3, [pc, #20]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80042d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042d8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80042dc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80042e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042e4:	4a01      	ldr	r2, [pc, #4]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80042e6:	430b      	orrs	r3, r1
 80042e8:	6553      	str	r3, [r2, #84]	@ 0x54
 80042ea:	e005      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 80042ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042f0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80042f4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80042f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80042fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004300:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004304:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004306:	2300      	movs	r3, #0
 8004308:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800430a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800430e:	460b      	mov	r3, r1
 8004310:	4313      	orrs	r3, r2
 8004312:	d009      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004314:	4baa      	ldr	r3, [pc, #680]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8004316:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004318:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800431c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004320:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004322:	4aa7      	ldr	r2, [pc, #668]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8004324:	430b      	orrs	r3, r1
 8004326:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004328:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800432c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004330:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004334:	653b      	str	r3, [r7, #80]	@ 0x50
 8004336:	2300      	movs	r3, #0
 8004338:	657b      	str	r3, [r7, #84]	@ 0x54
 800433a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800433e:	460b      	mov	r3, r1
 8004340:	4313      	orrs	r3, r2
 8004342:	d00a      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x122a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004344:	4b9e      	ldr	r3, [pc, #632]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800434c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004350:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004354:	4a9a      	ldr	r2, [pc, #616]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8004356:	430b      	orrs	r3, r1
 8004358:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800435a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800435e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004362:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004366:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004368:	2300      	movs	r3, #0
 800436a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800436c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004370:	460b      	mov	r3, r1
 8004372:	4313      	orrs	r3, r2
 8004374:	d009      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x125a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004376:	4b92      	ldr	r3, [pc, #584]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8004378:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800437a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800437e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004384:	4a8e      	ldr	r2, [pc, #568]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8004386:	430b      	orrs	r3, r1
 8004388:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800438a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800438e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004392:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004396:	643b      	str	r3, [r7, #64]	@ 0x40
 8004398:	2300      	movs	r3, #0
 800439a:	647b      	str	r3, [r7, #68]	@ 0x44
 800439c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80043a0:	460b      	mov	r3, r1
 80043a2:	4313      	orrs	r3, r2
 80043a4:	d00e      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80043a6:	4b86      	ldr	r3, [pc, #536]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	4a85      	ldr	r2, [pc, #532]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80043ac:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80043b0:	6113      	str	r3, [r2, #16]
 80043b2:	4b83      	ldr	r3, [pc, #524]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80043b4:	6919      	ldr	r1, [r3, #16]
 80043b6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80043ba:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80043be:	4a80      	ldr	r2, [pc, #512]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80043c0:	430b      	orrs	r3, r1
 80043c2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80043c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80043c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043cc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80043d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043d2:	2300      	movs	r3, #0
 80043d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043d6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80043da:	460b      	mov	r3, r1
 80043dc:	4313      	orrs	r3, r2
 80043de:	d009      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80043e0:	4b77      	ldr	r3, [pc, #476]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80043e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043e4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80043e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80043ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ee:	4a74      	ldr	r2, [pc, #464]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80043f0:	430b      	orrs	r3, r1
 80043f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80043f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80043f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004400:	633b      	str	r3, [r7, #48]	@ 0x30
 8004402:	2300      	movs	r3, #0
 8004404:	637b      	str	r3, [r7, #52]	@ 0x34
 8004406:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800440a:	460b      	mov	r3, r1
 800440c:	4313      	orrs	r3, r2
 800440e:	d00a      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004410:	4b6b      	ldr	r3, [pc, #428]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8004412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004414:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004418:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800441c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004420:	4a67      	ldr	r2, [pc, #412]	@ (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8004422:	430b      	orrs	r3, r1
 8004424:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004426:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800442a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800442e:	2100      	movs	r1, #0
 8004430:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004438:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800443c:	460b      	mov	r3, r1
 800443e:	4313      	orrs	r3, r2
 8004440:	d011      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004442:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004446:	3308      	adds	r3, #8
 8004448:	2100      	movs	r1, #0
 800444a:	4618      	mov	r0, r3
 800444c:	f001 fa4a 	bl	80058e4 <RCCEx_PLL2_Config>
 8004450:	4603      	mov	r3, r0
 8004452:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8004456:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800445e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004462:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004466:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800446a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446e:	2100      	movs	r1, #0
 8004470:	6239      	str	r1, [r7, #32]
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	627b      	str	r3, [r7, #36]	@ 0x24
 8004478:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800447c:	460b      	mov	r3, r1
 800447e:	4313      	orrs	r3, r2
 8004480:	d011      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004482:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004486:	3308      	adds	r3, #8
 8004488:	2101      	movs	r1, #1
 800448a:	4618      	mov	r0, r3
 800448c:	f001 fa2a 	bl	80058e4 <RCCEx_PLL2_Config>
 8004490:	4603      	mov	r3, r0
 8004492:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8004496:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800449e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80044a2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80044a6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80044aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ae:	2100      	movs	r1, #0
 80044b0:	61b9      	str	r1, [r7, #24]
 80044b2:	f003 0304 	and.w	r3, r3, #4
 80044b6:	61fb      	str	r3, [r7, #28]
 80044b8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80044bc:	460b      	mov	r3, r1
 80044be:	4313      	orrs	r3, r2
 80044c0:	d011      	beq.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80044c2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80044c6:	3308      	adds	r3, #8
 80044c8:	2102      	movs	r1, #2
 80044ca:	4618      	mov	r0, r3
 80044cc:	f001 fa0a 	bl	80058e4 <RCCEx_PLL2_Config>
 80044d0:	4603      	mov	r3, r0
 80044d2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 80044d6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d003      	beq.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044de:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80044e2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80044e6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80044ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ee:	2100      	movs	r1, #0
 80044f0:	6139      	str	r1, [r7, #16]
 80044f2:	f003 0308 	and.w	r3, r3, #8
 80044f6:	617b      	str	r3, [r7, #20]
 80044f8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80044fc:	460b      	mov	r3, r1
 80044fe:	4313      	orrs	r3, r2
 8004500:	d011      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004502:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004506:	3328      	adds	r3, #40	@ 0x28
 8004508:	2100      	movs	r1, #0
 800450a:	4618      	mov	r0, r3
 800450c:	f001 fa9c 	bl	8005a48 <RCCEx_PLL3_Config>
 8004510:	4603      	mov	r3, r0
 8004512:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  
    if (ret == HAL_OK)
 8004516:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800451e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004522:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004526:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800452a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452e:	2100      	movs	r1, #0
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	f003 0310 	and.w	r3, r3, #16
 8004536:	60fb      	str	r3, [r7, #12]
 8004538:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800453c:	460b      	mov	r3, r1
 800453e:	4313      	orrs	r3, r2
 8004540:	d011      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x1436>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004542:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004546:	3328      	adds	r3, #40	@ 0x28
 8004548:	2101      	movs	r1, #1
 800454a:	4618      	mov	r0, r3
 800454c:	f001 fa7c 	bl	8005a48 <RCCEx_PLL3_Config>
 8004550:	4603      	mov	r3, r0
 8004552:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8004556:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x1436>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800455e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004562:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004566:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800456a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456e:	2100      	movs	r1, #0
 8004570:	6039      	str	r1, [r7, #0]
 8004572:	f003 0320 	and.w	r3, r3, #32
 8004576:	607b      	str	r3, [r7, #4]
 8004578:	e9d7 1200 	ldrd	r1, r2, [r7]
 800457c:	460b      	mov	r3, r1
 800457e:	4313      	orrs	r3, r2
 8004580:	d011      	beq.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x1476>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004582:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004586:	3328      	adds	r3, #40	@ 0x28
 8004588:	2102      	movs	r1, #2
 800458a:	4618      	mov	r0, r3
 800458c:	f001 fa5c 	bl	8005a48 <RCCEx_PLL3_Config>
 8004590:	4603      	mov	r3, r0
 8004592:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8004596:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800459a:	2b00      	cmp	r3, #0
 800459c:	d003      	beq.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x1476>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800459e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80045a2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }

  if (status == HAL_OK)
 80045a6:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x1482>
  {
    return HAL_OK;
 80045ae:	2300      	movs	r3, #0
 80045b0:	e000      	b.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x1484>
  }
  return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80045ba:	46bd      	mov	sp, r7
 80045bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045c0:	58024400 	.word	0x58024400

080045c4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b090      	sub	sp, #64	@ 0x40
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80045ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045d2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80045d6:	430b      	orrs	r3, r1
 80045d8:	f040 8094 	bne.w	8004704 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80045dc:	4b9e      	ldr	r3, [pc, #632]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80045de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045e0:	f003 0307 	and.w	r3, r3, #7
 80045e4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80045e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e8:	2b04      	cmp	r3, #4
 80045ea:	f200 8087 	bhi.w	80046fc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80045ee:	a201      	add	r2, pc, #4	@ (adr r2, 80045f4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80045f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045f4:	08004609 	.word	0x08004609
 80045f8:	08004631 	.word	0x08004631
 80045fc:	08004659 	.word	0x08004659
 8004600:	080046f5 	.word	0x080046f5
 8004604:	08004681 	.word	0x08004681
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004608:	4b93      	ldr	r3, [pc, #588]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004610:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004614:	d108      	bne.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004616:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800461a:	4618      	mov	r0, r3
 800461c:	f001 f810 	bl	8005640 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004624:	f000 bd45 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004628:	2300      	movs	r3, #0
 800462a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800462c:	f000 bd41 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004630:	4b89      	ldr	r3, [pc, #548]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004638:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800463c:	d108      	bne.n	8004650 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800463e:	f107 0318 	add.w	r3, r7, #24
 8004642:	4618      	mov	r0, r3
 8004644:	f000 fd54 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800464c:	f000 bd31 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004650:	2300      	movs	r3, #0
 8004652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004654:	f000 bd2d 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004658:	4b7f      	ldr	r3, [pc, #508]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004660:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004664:	d108      	bne.n	8004678 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004666:	f107 030c 	add.w	r3, r7, #12
 800466a:	4618      	mov	r0, r3
 800466c:	f000 fe94 	bl	8005398 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004674:	f000 bd1d 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004678:	2300      	movs	r3, #0
 800467a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800467c:	f000 bd19 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004680:	4b75      	ldr	r3, [pc, #468]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004682:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004684:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004688:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800468a:	4b73      	ldr	r3, [pc, #460]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0304 	and.w	r3, r3, #4
 8004692:	2b04      	cmp	r3, #4
 8004694:	d10c      	bne.n	80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8004696:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004698:	2b00      	cmp	r3, #0
 800469a:	d109      	bne.n	80046b0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800469c:	4b6e      	ldr	r3, [pc, #440]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	08db      	lsrs	r3, r3, #3
 80046a2:	f003 0303 	and.w	r3, r3, #3
 80046a6:	4a6d      	ldr	r2, [pc, #436]	@ (800485c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80046a8:	fa22 f303 	lsr.w	r3, r2, r3
 80046ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046ae:	e01f      	b.n	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80046b0:	4b69      	ldr	r3, [pc, #420]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046bc:	d106      	bne.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80046be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046c4:	d102      	bne.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80046c6:	4b66      	ldr	r3, [pc, #408]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80046c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046ca:	e011      	b.n	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80046cc:	4b62      	ldr	r3, [pc, #392]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046d8:	d106      	bne.n	80046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80046da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80046e0:	d102      	bne.n	80046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80046e2:	4b60      	ldr	r3, [pc, #384]	@ (8004864 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80046e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046e6:	e003      	b.n	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80046e8:	2300      	movs	r3, #0
 80046ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80046ec:	f000 bce1 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80046f0:	f000 bcdf 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80046f4:	4b5c      	ldr	r3, [pc, #368]	@ (8004868 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80046f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80046f8:	f000 bcdb 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80046fc:	2300      	movs	r3, #0
 80046fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004700:	f000 bcd7 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8004704:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004708:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800470c:	430b      	orrs	r3, r1
 800470e:	f040 80ad 	bne.w	800486c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8004712:	4b51      	ldr	r3, [pc, #324]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004714:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004716:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800471a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800471c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004722:	d056      	beq.n	80047d2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8004724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004726:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800472a:	f200 8090 	bhi.w	800484e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800472e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004730:	2bc0      	cmp	r3, #192	@ 0xc0
 8004732:	f000 8088 	beq.w	8004846 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8004736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004738:	2bc0      	cmp	r3, #192	@ 0xc0
 800473a:	f200 8088 	bhi.w	800484e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800473e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004740:	2b80      	cmp	r3, #128	@ 0x80
 8004742:	d032      	beq.n	80047aa <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8004744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004746:	2b80      	cmp	r3, #128	@ 0x80
 8004748:	f200 8081 	bhi.w	800484e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800474c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8004752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004754:	2b40      	cmp	r3, #64	@ 0x40
 8004756:	d014      	beq.n	8004782 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8004758:	e079      	b.n	800484e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800475a:	4b3f      	ldr	r3, [pc, #252]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004762:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004766:	d108      	bne.n	800477a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004768:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800476c:	4618      	mov	r0, r3
 800476e:	f000 ff67 	bl	8005640 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004774:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004776:	f000 bc9c 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800477a:	2300      	movs	r3, #0
 800477c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800477e:	f000 bc98 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004782:	4b35      	ldr	r3, [pc, #212]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800478a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800478e:	d108      	bne.n	80047a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004790:	f107 0318 	add.w	r3, r7, #24
 8004794:	4618      	mov	r0, r3
 8004796:	f000 fcab 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800479e:	f000 bc88 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80047a2:	2300      	movs	r3, #0
 80047a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80047a6:	f000 bc84 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80047aa:	4b2b      	ldr	r3, [pc, #172]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047b6:	d108      	bne.n	80047ca <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80047b8:	f107 030c 	add.w	r3, r7, #12
 80047bc:	4618      	mov	r0, r3
 80047be:	f000 fdeb 	bl	8005398 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80047c6:	f000 bc74 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80047ca:	2300      	movs	r3, #0
 80047cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80047ce:	f000 bc70 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80047d2:	4b21      	ldr	r3, [pc, #132]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80047d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80047da:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80047dc:	4b1e      	ldr	r3, [pc, #120]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0304 	and.w	r3, r3, #4
 80047e4:	2b04      	cmp	r3, #4
 80047e6:	d10c      	bne.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80047e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d109      	bne.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047ee:	4b1a      	ldr	r3, [pc, #104]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	08db      	lsrs	r3, r3, #3
 80047f4:	f003 0303 	and.w	r3, r3, #3
 80047f8:	4a18      	ldr	r2, [pc, #96]	@ (800485c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80047fa:	fa22 f303 	lsr.w	r3, r2, r3
 80047fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004800:	e01f      	b.n	8004842 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004802:	4b15      	ldr	r3, [pc, #84]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800480a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800480e:	d106      	bne.n	800481e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8004810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004812:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004816:	d102      	bne.n	800481e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004818:	4b11      	ldr	r3, [pc, #68]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800481a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800481c:	e011      	b.n	8004842 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800481e:	4b0e      	ldr	r3, [pc, #56]	@ (8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004826:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800482a:	d106      	bne.n	800483a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800482c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800482e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004832:	d102      	bne.n	800483a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004834:	4b0b      	ldr	r3, [pc, #44]	@ (8004864 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004836:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004838:	e003      	b.n	8004842 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800483a:	2300      	movs	r3, #0
 800483c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800483e:	f000 bc38 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004842:	f000 bc36 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004846:	4b08      	ldr	r3, [pc, #32]	@ (8004868 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8004848:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800484a:	f000 bc32 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800484e:	2300      	movs	r3, #0
 8004850:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004852:	f000 bc2e 	b.w	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004856:	bf00      	nop
 8004858:	58024400 	.word	0x58024400
 800485c:	03d09000 	.word	0x03d09000
 8004860:	003d0900 	.word	0x003d0900
 8004864:	00f42400 	.word	0x00f42400
 8004868:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800486c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004870:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8004874:	430b      	orrs	r3, r1
 8004876:	f040 809c 	bne.w	80049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800487a:	4b9e      	ldr	r3, [pc, #632]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800487c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800487e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8004882:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8004884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004886:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800488a:	d054      	beq.n	8004936 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800488c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800488e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004892:	f200 808b 	bhi.w	80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8004896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004898:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800489c:	f000 8083 	beq.w	80049a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80048a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048a2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80048a6:	f200 8081 	bhi.w	80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80048aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048b0:	d02f      	beq.n	8004912 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80048b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048b8:	d878      	bhi.n	80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80048ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d004      	beq.n	80048ca <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80048c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80048c6:	d012      	beq.n	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80048c8:	e070      	b.n	80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80048ca:	4b8a      	ldr	r3, [pc, #552]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048d6:	d107      	bne.n	80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80048d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048dc:	4618      	mov	r0, r3
 80048de:	f000 feaf 	bl	8005640 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80048e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80048e6:	e3e4      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80048e8:	2300      	movs	r3, #0
 80048ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048ec:	e3e1      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80048ee:	4b81      	ldr	r3, [pc, #516]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048fa:	d107      	bne.n	800490c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048fc:	f107 0318 	add.w	r3, r7, #24
 8004900:	4618      	mov	r0, r3
 8004902:	f000 fbf5 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800490a:	e3d2      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800490c:	2300      	movs	r3, #0
 800490e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004910:	e3cf      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004912:	4b78      	ldr	r3, [pc, #480]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800491a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800491e:	d107      	bne.n	8004930 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004920:	f107 030c 	add.w	r3, r7, #12
 8004924:	4618      	mov	r0, r3
 8004926:	f000 fd37 	bl	8005398 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800492e:	e3c0      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004930:	2300      	movs	r3, #0
 8004932:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004934:	e3bd      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004936:	4b6f      	ldr	r3, [pc, #444]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800493a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800493e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004940:	4b6c      	ldr	r3, [pc, #432]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0304 	and.w	r3, r3, #4
 8004948:	2b04      	cmp	r3, #4
 800494a:	d10c      	bne.n	8004966 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800494c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800494e:	2b00      	cmp	r3, #0
 8004950:	d109      	bne.n	8004966 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004952:	4b68      	ldr	r3, [pc, #416]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	08db      	lsrs	r3, r3, #3
 8004958:	f003 0303 	and.w	r3, r3, #3
 800495c:	4a66      	ldr	r2, [pc, #408]	@ (8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800495e:	fa22 f303 	lsr.w	r3, r2, r3
 8004962:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004964:	e01e      	b.n	80049a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004966:	4b63      	ldr	r3, [pc, #396]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800496e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004972:	d106      	bne.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8004974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004976:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800497a:	d102      	bne.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800497c:	4b5f      	ldr	r3, [pc, #380]	@ (8004afc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800497e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004980:	e010      	b.n	80049a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004982:	4b5c      	ldr	r3, [pc, #368]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800498a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800498e:	d106      	bne.n	800499e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8004990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004992:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004996:	d102      	bne.n	800499e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004998:	4b59      	ldr	r3, [pc, #356]	@ (8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800499a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800499c:	e002      	b.n	80049a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800499e:	2300      	movs	r3, #0
 80049a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80049a2:	e386      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80049a4:	e385      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80049a6:	4b57      	ldr	r3, [pc, #348]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80049a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80049aa:	e382      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80049ac:	2300      	movs	r3, #0
 80049ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80049b0:	e37f      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80049b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049b6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80049ba:	430b      	orrs	r3, r1
 80049bc:	f040 80a7 	bne.w	8004b0e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80049c0:	4b4c      	ldr	r3, [pc, #304]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80049c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049c4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80049c8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80049ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049d0:	d055      	beq.n	8004a7e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80049d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049d8:	f200 8096 	bhi.w	8004b08 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80049dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049de:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049e2:	f000 8084 	beq.w	8004aee <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80049e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049ec:	f200 808c 	bhi.w	8004b08 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80049f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049f6:	d030      	beq.n	8004a5a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80049f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049fe:	f200 8083 	bhi.w	8004b08 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d004      	beq.n	8004a12 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8004a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a0e:	d012      	beq.n	8004a36 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8004a10:	e07a      	b.n	8004b08 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004a12:	4b38      	ldr	r3, [pc, #224]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a1e:	d107      	bne.n	8004a30 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a24:	4618      	mov	r0, r3
 8004a26:	f000 fe0b 	bl	8005640 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a2e:	e340      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a30:	2300      	movs	r3, #0
 8004a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a34:	e33d      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004a36:	4b2f      	ldr	r3, [pc, #188]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a42:	d107      	bne.n	8004a54 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a44:	f107 0318 	add.w	r3, r7, #24
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f000 fb51 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a52:	e32e      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a54:	2300      	movs	r3, #0
 8004a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a58:	e32b      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004a5a:	4b26      	ldr	r3, [pc, #152]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a66:	d107      	bne.n	8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a68:	f107 030c 	add.w	r3, r7, #12
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 fc93 	bl	8005398 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a76:	e31c      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a7c:	e319      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a82:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004a86:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004a88:	4b1a      	ldr	r3, [pc, #104]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0304 	and.w	r3, r3, #4
 8004a90:	2b04      	cmp	r3, #4
 8004a92:	d10c      	bne.n	8004aae <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8004a94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d109      	bne.n	8004aae <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a9a:	4b16      	ldr	r3, [pc, #88]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	08db      	lsrs	r3, r3, #3
 8004aa0:	f003 0303 	and.w	r3, r3, #3
 8004aa4:	4a14      	ldr	r2, [pc, #80]	@ (8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8004aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8004aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004aac:	e01e      	b.n	8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004aae:	4b11      	ldr	r3, [pc, #68]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ab6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aba:	d106      	bne.n	8004aca <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8004abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004abe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ac2:	d102      	bne.n	8004aca <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8004afc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ac8:	e010      	b.n	8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004aca:	4b0a      	ldr	r3, [pc, #40]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ad2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ad6:	d106      	bne.n	8004ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8004ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ada:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ade:	d102      	bne.n	8004ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004ae0:	4b07      	ldr	r3, [pc, #28]	@ (8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ae4:	e002      	b.n	8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004aea:	e2e2      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004aec:	e2e1      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004aee:	4b05      	ldr	r3, [pc, #20]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8004af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004af2:	e2de      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004af4:	58024400 	.word	0x58024400
 8004af8:	03d09000 	.word	0x03d09000
 8004afc:	003d0900 	.word	0x003d0900
 8004b00:	00f42400 	.word	0x00f42400
 8004b04:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004b0c:	e2d1      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8004b0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b12:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004b16:	430b      	orrs	r3, r1
 8004b18:	f040 809c 	bne.w	8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8004b1c:	4b93      	ldr	r3, [pc, #588]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004b1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b20:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004b24:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b2c:	d054      	beq.n	8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b34:	f200 808b 	bhi.w	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b3a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b3e:	f000 8083 	beq.w	8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8004b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b44:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b48:	f200 8081 	bhi.w	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b52:	d02f      	beq.n	8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8004b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b5a:	d878      	bhi.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004b5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d004      	beq.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8004b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b68:	d012      	beq.n	8004b90 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8004b6a:	e070      	b.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004b6c:	4b7f      	ldr	r3, [pc, #508]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b78:	d107      	bne.n	8004b8a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004b7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f000 fd5e 	bl	8005640 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004b88:	e293      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004b8e:	e290      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004b90:	4b76      	ldr	r3, [pc, #472]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b9c:	d107      	bne.n	8004bae <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b9e:	f107 0318 	add.w	r3, r7, #24
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 faa4 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004bac:	e281      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004bb2:	e27e      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004bb4:	4b6d      	ldr	r3, [pc, #436]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004bbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bc0:	d107      	bne.n	8004bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004bc2:	f107 030c 	add.w	r3, r7, #12
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f000 fbe6 	bl	8005398 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004bd0:	e26f      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004bd6:	e26c      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004bd8:	4b64      	ldr	r3, [pc, #400]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004bda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bdc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004be0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004be2:	4b62      	ldr	r3, [pc, #392]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0304 	and.w	r3, r3, #4
 8004bea:	2b04      	cmp	r3, #4
 8004bec:	d10c      	bne.n	8004c08 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8004bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d109      	bne.n	8004c08 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004bf4:	4b5d      	ldr	r3, [pc, #372]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	08db      	lsrs	r3, r3, #3
 8004bfa:	f003 0303 	and.w	r3, r3, #3
 8004bfe:	4a5c      	ldr	r2, [pc, #368]	@ (8004d70 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8004c00:	fa22 f303 	lsr.w	r3, r2, r3
 8004c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c06:	e01e      	b.n	8004c46 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004c08:	4b58      	ldr	r3, [pc, #352]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c14:	d106      	bne.n	8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8004c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c1c:	d102      	bne.n	8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004c1e:	4b55      	ldr	r3, [pc, #340]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8004c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c22:	e010      	b.n	8004c46 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004c24:	4b51      	ldr	r3, [pc, #324]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c30:	d106      	bne.n	8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8004c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c38:	d102      	bne.n	8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004c3a:	4b4f      	ldr	r3, [pc, #316]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c3e:	e002      	b.n	8004c46 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004c40:	2300      	movs	r3, #0
 8004c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004c44:	e235      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004c46:	e234      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004c48:	4b4c      	ldr	r3, [pc, #304]	@ (8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8004c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c4c:	e231      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c52:	e22e      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8004c54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c58:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004c5c:	430b      	orrs	r3, r1
 8004c5e:	f040 808f 	bne.w	8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8004c62:	4b42      	ldr	r3, [pc, #264]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004c64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c66:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8004c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c6e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c72:	d06b      	beq.n	8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8004c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c76:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c7a:	d874      	bhi.n	8004d66 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c7e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c82:	d056      	beq.n	8004d32 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8004c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c8a:	d86c      	bhi.n	8004d66 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c8e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c92:	d03b      	beq.n	8004d0c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8004c94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c96:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c9a:	d864      	bhi.n	8004d66 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ca2:	d021      	beq.n	8004ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ca6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004caa:	d85c      	bhi.n	8004d66 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004cac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d004      	beq.n	8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8004cb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cb8:	d004      	beq.n	8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8004cba:	e054      	b.n	8004d66 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8004cbc:	f7fe fa0c 	bl	80030d8 <HAL_RCC_GetPCLK1Freq>
 8004cc0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004cc2:	e1f6      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004cc4:	4b29      	ldr	r3, [pc, #164]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ccc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cd0:	d107      	bne.n	8004ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004cd2:	f107 0318 	add.w	r3, r7, #24
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f000 fa0a 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004ce0:	e1e7      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ce6:	e1e4      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004ce8:	4b20      	ldr	r3, [pc, #128]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cf4:	d107      	bne.n	8004d06 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004cf6:	f107 030c 	add.w	r3, r7, #12
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 fb4c 	bl	8005398 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004d04:	e1d5      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004d06:	2300      	movs	r3, #0
 8004d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d0a:	e1d2      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d0c:	4b17      	ldr	r3, [pc, #92]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0304 	and.w	r3, r3, #4
 8004d14:	2b04      	cmp	r3, #4
 8004d16:	d109      	bne.n	8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d18:	4b14      	ldr	r3, [pc, #80]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	08db      	lsrs	r3, r3, #3
 8004d1e:	f003 0303 	and.w	r3, r3, #3
 8004d22:	4a13      	ldr	r2, [pc, #76]	@ (8004d70 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8004d24:	fa22 f303 	lsr.w	r3, r2, r3
 8004d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004d2a:	e1c2      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d30:	e1bf      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004d32:	4b0e      	ldr	r3, [pc, #56]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d3e:	d102      	bne.n	8004d46 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8004d40:	4b0c      	ldr	r3, [pc, #48]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8004d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004d44:	e1b5      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004d46:	2300      	movs	r3, #0
 8004d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d4a:	e1b2      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004d4c:	4b07      	ldr	r3, [pc, #28]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d58:	d102      	bne.n	8004d60 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8004d5a:	4b07      	ldr	r3, [pc, #28]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004d5e:	e1a8      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004d60:	2300      	movs	r3, #0
 8004d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d64:	e1a5      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004d66:	2300      	movs	r3, #0
 8004d68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d6a:	e1a2      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004d6c:	58024400 	.word	0x58024400
 8004d70:	03d09000 	.word	0x03d09000
 8004d74:	003d0900 	.word	0x003d0900
 8004d78:	00f42400 	.word	0x00f42400
 8004d7c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8004d80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d84:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8004d88:	430b      	orrs	r3, r1
 8004d8a:	d173      	bne.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004d8c:	4b9c      	ldr	r3, [pc, #624]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004d8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d90:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d94:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d9c:	d02f      	beq.n	8004dfe <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8004d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004da4:	d863      	bhi.n	8004e6e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8004da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d004      	beq.n	8004db6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8004dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004db2:	d012      	beq.n	8004dda <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8004db4:	e05b      	b.n	8004e6e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004db6:	4b92      	ldr	r3, [pc, #584]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dbe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dc2:	d107      	bne.n	8004dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004dc4:	f107 0318 	add.w	r3, r7, #24
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f000 f991 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004dd2:	e16e      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004dd8:	e16b      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004dda:	4b89      	ldr	r3, [pc, #548]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004de2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004de6:	d107      	bne.n	8004df8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004de8:	f107 030c 	add.w	r3, r7, #12
 8004dec:	4618      	mov	r0, r3
 8004dee:	f000 fad3 	bl	8005398 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004df6:	e15c      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004dfc:	e159      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004dfe:	4b80      	ldr	r3, [pc, #512]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e02:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004e06:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004e08:	4b7d      	ldr	r3, [pc, #500]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0304 	and.w	r3, r3, #4
 8004e10:	2b04      	cmp	r3, #4
 8004e12:	d10c      	bne.n	8004e2e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8004e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d109      	bne.n	8004e2e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e1a:	4b79      	ldr	r3, [pc, #484]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	08db      	lsrs	r3, r3, #3
 8004e20:	f003 0303 	and.w	r3, r3, #3
 8004e24:	4a77      	ldr	r2, [pc, #476]	@ (8005004 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8004e26:	fa22 f303 	lsr.w	r3, r2, r3
 8004e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e2c:	e01e      	b.n	8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004e2e:	4b74      	ldr	r3, [pc, #464]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e3a:	d106      	bne.n	8004e4a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8004e3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e42:	d102      	bne.n	8004e4a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004e44:	4b70      	ldr	r3, [pc, #448]	@ (8005008 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8004e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e48:	e010      	b.n	8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004e4a:	4b6d      	ldr	r3, [pc, #436]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e56:	d106      	bne.n	8004e66 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8004e58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e5e:	d102      	bne.n	8004e66 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004e60:	4b6a      	ldr	r3, [pc, #424]	@ (800500c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8004e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e64:	e002      	b.n	8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004e66:	2300      	movs	r3, #0
 8004e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004e6a:	e122      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004e6c:	e121      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e72:	e11e      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004e74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e78:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004e7c:	430b      	orrs	r3, r1
 8004e7e:	d133      	bne.n	8004ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8004e80:	4b5f      	ldr	r3, [pc, #380]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004e82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e88:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d004      	beq.n	8004e9a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e96:	d012      	beq.n	8004ebe <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8004e98:	e023      	b.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004e9a:	4b59      	ldr	r3, [pc, #356]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ea2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ea6:	d107      	bne.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004ea8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004eac:	4618      	mov	r0, r3
 8004eae:	f000 fbc7 	bl	8005640 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004eb6:	e0fc      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ebc:	e0f9      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004ebe:	4b50      	ldr	r3, [pc, #320]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ec6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004eca:	d107      	bne.n	8004edc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ecc:	f107 0318 	add.w	r3, r7, #24
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f000 f90d 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004ed6:	6a3b      	ldr	r3, [r7, #32]
 8004ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004eda:	e0ea      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004edc:	2300      	movs	r3, #0
 8004ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ee0:	e0e7      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ee6:	e0e4      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8004ee8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004eec:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004ef0:	430b      	orrs	r3, r1
 8004ef2:	f040 808d 	bne.w	8005010 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8004ef6:	4b42      	ldr	r3, [pc, #264]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004efa:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8004efe:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f06:	d06b      	beq.n	8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8004f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f0e:	d874      	bhi.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f16:	d056      	beq.n	8004fc6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8004f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f1e:	d86c      	bhi.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f22:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f26:	d03b      	beq.n	8004fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8004f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f2a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f2e:	d864      	bhi.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f36:	d021      	beq.n	8004f7c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f3e:	d85c      	bhi.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d004      	beq.n	8004f50 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8004f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f4c:	d004      	beq.n	8004f58 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8004f4e:	e054      	b.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8004f50:	f000 f8b8 	bl	80050c4 <HAL_RCCEx_GetD3PCLK1Freq>
 8004f54:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004f56:	e0ac      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004f58:	4b29      	ldr	r3, [pc, #164]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f64:	d107      	bne.n	8004f76 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f66:	f107 0318 	add.w	r3, r7, #24
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 f8c0 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004f74:	e09d      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004f76:	2300      	movs	r3, #0
 8004f78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f7a:	e09a      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004f7c:	4b20      	ldr	r3, [pc, #128]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f88:	d107      	bne.n	8004f9a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004f8a:	f107 030c 	add.w	r3, r7, #12
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f000 fa02 	bl	8005398 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004f98:	e08b      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f9e:	e088      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004fa0:	4b17      	ldr	r3, [pc, #92]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0304 	and.w	r3, r3, #4
 8004fa8:	2b04      	cmp	r3, #4
 8004faa:	d109      	bne.n	8004fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004fac:	4b14      	ldr	r3, [pc, #80]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	08db      	lsrs	r3, r3, #3
 8004fb2:	f003 0303 	and.w	r3, r3, #3
 8004fb6:	4a13      	ldr	r2, [pc, #76]	@ (8005004 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8004fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8004fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004fbe:	e078      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fc4:	e075      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fd2:	d102      	bne.n	8004fda <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8004fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8005008 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8004fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004fd8:	e06b      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fde:	e068      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004fe0:	4b07      	ldr	r3, [pc, #28]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fe8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fec:	d102      	bne.n	8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8004fee:	4b07      	ldr	r3, [pc, #28]	@ (800500c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8004ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004ff2:	e05e      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ff8:	e05b      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ffe:	e058      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005000:	58024400 	.word	0x58024400
 8005004:	03d09000 	.word	0x03d09000
 8005008:	003d0900 	.word	0x003d0900
 800500c:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8005010:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005014:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8005018:	430b      	orrs	r3, r1
 800501a:	d148      	bne.n	80050ae <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800501c:	4b27      	ldr	r3, [pc, #156]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800501e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005020:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005024:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005028:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800502c:	d02a      	beq.n	8005084 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800502e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005030:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005034:	d838      	bhi.n	80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8005036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005038:	2b00      	cmp	r3, #0
 800503a:	d004      	beq.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800503c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800503e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005042:	d00d      	beq.n	8005060 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8005044:	e030      	b.n	80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005046:	4b1d      	ldr	r3, [pc, #116]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800504e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005052:	d102      	bne.n	800505a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8005054:	4b1a      	ldr	r3, [pc, #104]	@ (80050c0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8005056:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005058:	e02b      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800505a:	2300      	movs	r3, #0
 800505c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800505e:	e028      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005060:	4b16      	ldr	r3, [pc, #88]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005068:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800506c:	d107      	bne.n	800507e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800506e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005072:	4618      	mov	r0, r3
 8005074:	f000 fae4 	bl	8005640 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800507a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800507c:	e019      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800507e:	2300      	movs	r3, #0
 8005080:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005082:	e016      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005084:	4b0d      	ldr	r3, [pc, #52]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800508c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005090:	d107      	bne.n	80050a2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005092:	f107 0318 	add.w	r3, r7, #24
 8005096:	4618      	mov	r0, r3
 8005098:	f000 f82a 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80050a0:	e007      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80050a2:	2300      	movs	r3, #0
 80050a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050a6:	e004      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80050a8:	2300      	movs	r3, #0
 80050aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050ac:	e001      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 80050ae:	2300      	movs	r3, #0
 80050b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80050b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3740      	adds	r7, #64	@ 0x40
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	58024400 	.word	0x58024400
 80050c0:	00f42400 	.word	0x00f42400

080050c4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80050c8:	f7fd ffd6 	bl	8003078 <HAL_RCC_GetHCLKFreq>
 80050cc:	4602      	mov	r2, r0
 80050ce:	4b06      	ldr	r3, [pc, #24]	@ (80050e8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	091b      	lsrs	r3, r3, #4
 80050d4:	f003 0307 	and.w	r3, r3, #7
 80050d8:	4904      	ldr	r1, [pc, #16]	@ (80050ec <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80050da:	5ccb      	ldrb	r3, [r1, r3]
 80050dc:	f003 031f 	and.w	r3, r3, #31
 80050e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	58024400 	.word	0x58024400
 80050ec:	08007ea4 	.word	0x08007ea4

080050f0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b089      	sub	sp, #36	@ 0x24
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80050f8:	4ba1      	ldr	r3, [pc, #644]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fc:	f003 0303 	and.w	r3, r3, #3
 8005100:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005102:	4b9f      	ldr	r3, [pc, #636]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005106:	0b1b      	lsrs	r3, r3, #12
 8005108:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800510c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800510e:	4b9c      	ldr	r3, [pc, #624]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005112:	091b      	lsrs	r3, r3, #4
 8005114:	f003 0301 	and.w	r3, r3, #1
 8005118:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800511a:	4b99      	ldr	r3, [pc, #612]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800511c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800511e:	08db      	lsrs	r3, r3, #3
 8005120:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	fb02 f303 	mul.w	r3, r2, r3
 800512a:	ee07 3a90 	vmov	s15, r3
 800512e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005132:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	2b00      	cmp	r3, #0
 800513a:	f000 8111 	beq.w	8005360 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	2b02      	cmp	r3, #2
 8005142:	f000 8083 	beq.w	800524c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005146:	69bb      	ldr	r3, [r7, #24]
 8005148:	2b02      	cmp	r3, #2
 800514a:	f200 80a1 	bhi.w	8005290 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800514e:	69bb      	ldr	r3, [r7, #24]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d003      	beq.n	800515c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d056      	beq.n	8005208 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800515a:	e099      	b.n	8005290 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800515c:	4b88      	ldr	r3, [pc, #544]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0320 	and.w	r3, r3, #32
 8005164:	2b00      	cmp	r3, #0
 8005166:	d02d      	beq.n	80051c4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005168:	4b85      	ldr	r3, [pc, #532]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	08db      	lsrs	r3, r3, #3
 800516e:	f003 0303 	and.w	r3, r3, #3
 8005172:	4a84      	ldr	r2, [pc, #528]	@ (8005384 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005174:	fa22 f303 	lsr.w	r3, r2, r3
 8005178:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	ee07 3a90 	vmov	s15, r3
 8005180:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	ee07 3a90 	vmov	s15, r3
 800518a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800518e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005192:	4b7b      	ldr	r3, [pc, #492]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800519a:	ee07 3a90 	vmov	s15, r3
 800519e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80051a6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005388 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80051aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051be:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80051c2:	e087      	b.n	80052d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	ee07 3a90 	vmov	s15, r3
 80051ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051ce:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800538c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80051d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051d6:	4b6a      	ldr	r3, [pc, #424]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051de:	ee07 3a90 	vmov	s15, r3
 80051e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80051ea:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005388 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80051ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005202:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005206:	e065      	b.n	80052d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	ee07 3a90 	vmov	s15, r3
 800520e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005212:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800521a:	4b59      	ldr	r3, [pc, #356]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800521c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800521e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005222:	ee07 3a90 	vmov	s15, r3
 8005226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800522a:	ed97 6a03 	vldr	s12, [r7, #12]
 800522e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005388 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800523a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800523e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005246:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800524a:	e043      	b.n	80052d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	ee07 3a90 	vmov	s15, r3
 8005252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005256:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800525a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800525e:	4b48      	ldr	r3, [pc, #288]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005266:	ee07 3a90 	vmov	s15, r3
 800526a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800526e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005272:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005388 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800527a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800527e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800528a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800528e:	e021      	b.n	80052d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	ee07 3a90 	vmov	s15, r3
 8005296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800529a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800529e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052a2:	4b37      	ldr	r3, [pc, #220]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052aa:	ee07 3a90 	vmov	s15, r3
 80052ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80052b6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005388 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80052ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80052d2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80052d4:	4b2a      	ldr	r3, [pc, #168]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052d8:	0a5b      	lsrs	r3, r3, #9
 80052da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052de:	ee07 3a90 	vmov	s15, r3
 80052e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80052ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80052f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052fa:	ee17 2a90 	vmov	r2, s15
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005302:	4b1f      	ldr	r3, [pc, #124]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005306:	0c1b      	lsrs	r3, r3, #16
 8005308:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800530c:	ee07 3a90 	vmov	s15, r3
 8005310:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005314:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005318:	ee37 7a87 	vadd.f32	s14, s15, s14
 800531c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005320:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005324:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005328:	ee17 2a90 	vmov	r2, s15
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005330:	4b13      	ldr	r3, [pc, #76]	@ (8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005334:	0e1b      	lsrs	r3, r3, #24
 8005336:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800533a:	ee07 3a90 	vmov	s15, r3
 800533e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005342:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005346:	ee37 7a87 	vadd.f32	s14, s15, s14
 800534a:	edd7 6a07 	vldr	s13, [r7, #28]
 800534e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005352:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005356:	ee17 2a90 	vmov	r2, s15
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800535e:	e008      	b.n	8005372 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	609a      	str	r2, [r3, #8]
}
 8005372:	bf00      	nop
 8005374:	3724      	adds	r7, #36	@ 0x24
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	58024400 	.word	0x58024400
 8005384:	03d09000 	.word	0x03d09000
 8005388:	46000000 	.word	0x46000000
 800538c:	4c742400 	.word	0x4c742400
 8005390:	4a742400 	.word	0x4a742400
 8005394:	4b742400 	.word	0x4b742400

08005398 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005398:	b480      	push	{r7}
 800539a:	b089      	sub	sp, #36	@ 0x24
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80053a0:	4ba1      	ldr	r3, [pc, #644]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053a4:	f003 0303 	and.w	r3, r3, #3
 80053a8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80053aa:	4b9f      	ldr	r3, [pc, #636]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ae:	0d1b      	lsrs	r3, r3, #20
 80053b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053b4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80053b6:	4b9c      	ldr	r3, [pc, #624]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ba:	0a1b      	lsrs	r3, r3, #8
 80053bc:	f003 0301 	and.w	r3, r3, #1
 80053c0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80053c2:	4b99      	ldr	r3, [pc, #612]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c6:	08db      	lsrs	r3, r3, #3
 80053c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053cc:	693a      	ldr	r2, [r7, #16]
 80053ce:	fb02 f303 	mul.w	r3, r2, r3
 80053d2:	ee07 3a90 	vmov	s15, r3
 80053d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053da:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	f000 8111 	beq.w	8005608 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	f000 8083 	beq.w	80054f4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	f200 80a1 	bhi.w	8005538 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d003      	beq.n	8005404 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d056      	beq.n	80054b0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005402:	e099      	b.n	8005538 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005404:	4b88      	ldr	r3, [pc, #544]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0320 	and.w	r3, r3, #32
 800540c:	2b00      	cmp	r3, #0
 800540e:	d02d      	beq.n	800546c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005410:	4b85      	ldr	r3, [pc, #532]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	08db      	lsrs	r3, r3, #3
 8005416:	f003 0303 	and.w	r3, r3, #3
 800541a:	4a84      	ldr	r2, [pc, #528]	@ (800562c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800541c:	fa22 f303 	lsr.w	r3, r2, r3
 8005420:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	ee07 3a90 	vmov	s15, r3
 8005428:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	ee07 3a90 	vmov	s15, r3
 8005432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005436:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800543a:	4b7b      	ldr	r3, [pc, #492]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800543c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005442:	ee07 3a90 	vmov	s15, r3
 8005446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800544a:	ed97 6a03 	vldr	s12, [r7, #12]
 800544e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005630 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005452:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005456:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800545a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800545e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005462:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005466:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800546a:	e087      	b.n	800557c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	ee07 3a90 	vmov	s15, r3
 8005472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005476:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005634 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800547a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800547e:	4b6a      	ldr	r3, [pc, #424]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005482:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005486:	ee07 3a90 	vmov	s15, r3
 800548a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800548e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005492:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005630 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005496:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800549a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800549e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054ae:	e065      	b.n	800557c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	ee07 3a90 	vmov	s15, r3
 80054b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054ba:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005638 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80054be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054c2:	4b59      	ldr	r3, [pc, #356]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054ca:	ee07 3a90 	vmov	s15, r3
 80054ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80054d6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005630 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80054da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054f2:	e043      	b.n	800557c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	ee07 3a90 	vmov	s15, r3
 80054fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054fe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800563c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005506:	4b48      	ldr	r3, [pc, #288]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800550a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800550e:	ee07 3a90 	vmov	s15, r3
 8005512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005516:	ed97 6a03 	vldr	s12, [r7, #12]
 800551a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005630 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800551e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005526:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800552a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800552e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005532:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005536:	e021      	b.n	800557c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	ee07 3a90 	vmov	s15, r3
 800553e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005542:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005638 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005546:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800554a:	4b37      	ldr	r3, [pc, #220]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800554c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005552:	ee07 3a90 	vmov	s15, r3
 8005556:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800555a:	ed97 6a03 	vldr	s12, [r7, #12]
 800555e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005630 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005562:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005566:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800556a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800556e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005576:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800557a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800557c:	4b2a      	ldr	r3, [pc, #168]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800557e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005580:	0a5b      	lsrs	r3, r3, #9
 8005582:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005586:	ee07 3a90 	vmov	s15, r3
 800558a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800558e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005592:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005596:	edd7 6a07 	vldr	s13, [r7, #28]
 800559a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800559e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055a2:	ee17 2a90 	vmov	r2, s15
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80055aa:	4b1f      	ldr	r3, [pc, #124]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ae:	0c1b      	lsrs	r3, r3, #16
 80055b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055b4:	ee07 3a90 	vmov	s15, r3
 80055b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80055c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055d0:	ee17 2a90 	vmov	r2, s15
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80055d8:	4b13      	ldr	r3, [pc, #76]	@ (8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055dc:	0e1b      	lsrs	r3, r3, #24
 80055de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055e2:	ee07 3a90 	vmov	s15, r3
 80055e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80055f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055fe:	ee17 2a90 	vmov	r2, s15
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005606:	e008      	b.n	800561a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	609a      	str	r2, [r3, #8]
}
 800561a:	bf00      	nop
 800561c:	3724      	adds	r7, #36	@ 0x24
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	58024400 	.word	0x58024400
 800562c:	03d09000 	.word	0x03d09000
 8005630:	46000000 	.word	0x46000000
 8005634:	4c742400 	.word	0x4c742400
 8005638:	4a742400 	.word	0x4a742400
 800563c:	4b742400 	.word	0x4b742400

08005640 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005640:	b480      	push	{r7}
 8005642:	b089      	sub	sp, #36	@ 0x24
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005648:	4ba0      	ldr	r3, [pc, #640]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800564a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800564c:	f003 0303 	and.w	r3, r3, #3
 8005650:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8005652:	4b9e      	ldr	r3, [pc, #632]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005656:	091b      	lsrs	r3, r3, #4
 8005658:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800565c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800565e:	4b9b      	ldr	r3, [pc, #620]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005668:	4b98      	ldr	r3, [pc, #608]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800566a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800566c:	08db      	lsrs	r3, r3, #3
 800566e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005672:	693a      	ldr	r2, [r7, #16]
 8005674:	fb02 f303 	mul.w	r3, r2, r3
 8005678:	ee07 3a90 	vmov	s15, r3
 800567c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005680:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	2b00      	cmp	r3, #0
 8005688:	f000 8111 	beq.w	80058ae <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	2b02      	cmp	r3, #2
 8005690:	f000 8083 	beq.w	800579a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	2b02      	cmp	r3, #2
 8005698:	f200 80a1 	bhi.w	80057de <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d056      	beq.n	8005756 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80056a8:	e099      	b.n	80057de <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056aa:	4b88      	ldr	r3, [pc, #544]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0320 	and.w	r3, r3, #32
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d02d      	beq.n	8005712 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80056b6:	4b85      	ldr	r3, [pc, #532]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	08db      	lsrs	r3, r3, #3
 80056bc:	f003 0303 	and.w	r3, r3, #3
 80056c0:	4a83      	ldr	r2, [pc, #524]	@ (80058d0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80056c2:	fa22 f303 	lsr.w	r3, r2, r3
 80056c6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	ee07 3a90 	vmov	s15, r3
 80056ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	ee07 3a90 	vmov	s15, r3
 80056d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056e0:	4b7a      	ldr	r3, [pc, #488]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80056e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056e8:	ee07 3a90 	vmov	s15, r3
 80056ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056f0:	ed97 6a03 	vldr	s12, [r7, #12]
 80056f4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80058d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80056f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005700:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005704:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005708:	ee67 7a27 	vmul.f32	s15, s14, s15
 800570c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005710:	e087      	b.n	8005822 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	ee07 3a90 	vmov	s15, r3
 8005718:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800571c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80058d8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8005720:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005724:	4b69      	ldr	r3, [pc, #420]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005728:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800572c:	ee07 3a90 	vmov	s15, r3
 8005730:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005734:	ed97 6a03 	vldr	s12, [r7, #12]
 8005738:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80058d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800573c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005740:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005744:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005748:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800574c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005750:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005754:	e065      	b.n	8005822 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	ee07 3a90 	vmov	s15, r3
 800575c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005760:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80058dc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8005764:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005768:	4b58      	ldr	r3, [pc, #352]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800576a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800576c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005770:	ee07 3a90 	vmov	s15, r3
 8005774:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005778:	ed97 6a03 	vldr	s12, [r7, #12]
 800577c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80058d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005780:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005784:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005788:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800578c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005790:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005794:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005798:	e043      	b.n	8005822 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	ee07 3a90 	vmov	s15, r3
 80057a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057a4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80058e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80057a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057ac:	4b47      	ldr	r3, [pc, #284]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80057ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057b4:	ee07 3a90 	vmov	s15, r3
 80057b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057bc:	ed97 6a03 	vldr	s12, [r7, #12]
 80057c0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80058d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80057c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057dc:	e021      	b.n	8005822 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	ee07 3a90 	vmov	s15, r3
 80057e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057e8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80058d8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80057ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057f0:	4b36      	ldr	r3, [pc, #216]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80057f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057f8:	ee07 3a90 	vmov	s15, r3
 80057fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005800:	ed97 6a03 	vldr	s12, [r7, #12]
 8005804:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80058d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005808:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800580c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005810:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005814:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800581c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005820:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8005822:	4b2a      	ldr	r3, [pc, #168]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005826:	0a5b      	lsrs	r3, r3, #9
 8005828:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800582c:	ee07 3a90 	vmov	s15, r3
 8005830:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005834:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005838:	ee37 7a87 	vadd.f32	s14, s15, s14
 800583c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005840:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005844:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005848:	ee17 2a90 	vmov	r2, s15
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8005850:	4b1e      	ldr	r3, [pc, #120]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005854:	0c1b      	lsrs	r3, r3, #16
 8005856:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800585a:	ee07 3a90 	vmov	s15, r3
 800585e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005862:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005866:	ee37 7a87 	vadd.f32	s14, s15, s14
 800586a:	edd7 6a07 	vldr	s13, [r7, #28]
 800586e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005872:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005876:	ee17 2a90 	vmov	r2, s15
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800587e:	4b13      	ldr	r3, [pc, #76]	@ (80058cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005882:	0e1b      	lsrs	r3, r3, #24
 8005884:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005888:	ee07 3a90 	vmov	s15, r3
 800588c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005890:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005894:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005898:	edd7 6a07 	vldr	s13, [r7, #28]
 800589c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058a4:	ee17 2a90 	vmov	r2, s15
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80058ac:	e008      	b.n	80058c0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	609a      	str	r2, [r3, #8]
}
 80058c0:	bf00      	nop
 80058c2:	3724      	adds	r7, #36	@ 0x24
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	58024400 	.word	0x58024400
 80058d0:	03d09000 	.word	0x03d09000
 80058d4:	46000000 	.word	0x46000000
 80058d8:	4c742400 	.word	0x4c742400
 80058dc:	4a742400 	.word	0x4a742400
 80058e0:	4b742400 	.word	0x4b742400

080058e4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058ee:	2300      	movs	r3, #0
 80058f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80058f2:	4b53      	ldr	r3, [pc, #332]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80058f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f6:	f003 0303 	and.w	r3, r3, #3
 80058fa:	2b03      	cmp	r3, #3
 80058fc:	d101      	bne.n	8005902 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e099      	b.n	8005a36 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005902:	4b4f      	ldr	r3, [pc, #316]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a4e      	ldr	r2, [pc, #312]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 8005908:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800590c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800590e:	f7fb fe75 	bl	80015fc <HAL_GetTick>
 8005912:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005914:	e008      	b.n	8005928 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005916:	f7fb fe71 	bl	80015fc <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	2b02      	cmp	r3, #2
 8005922:	d901      	bls.n	8005928 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e086      	b.n	8005a36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005928:	4b45      	ldr	r3, [pc, #276]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d1f0      	bne.n	8005916 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005934:	4b42      	ldr	r3, [pc, #264]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 8005936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005938:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	031b      	lsls	r3, r3, #12
 8005942:	493f      	ldr	r1, [pc, #252]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 8005944:	4313      	orrs	r3, r2
 8005946:	628b      	str	r3, [r1, #40]	@ 0x28
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	3b01      	subs	r3, #1
 800594e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	3b01      	subs	r3, #1
 8005958:	025b      	lsls	r3, r3, #9
 800595a:	b29b      	uxth	r3, r3
 800595c:	431a      	orrs	r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	3b01      	subs	r3, #1
 8005964:	041b      	lsls	r3, r3, #16
 8005966:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800596a:	431a      	orrs	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	3b01      	subs	r3, #1
 8005972:	061b      	lsls	r3, r3, #24
 8005974:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005978:	4931      	ldr	r1, [pc, #196]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 800597a:	4313      	orrs	r3, r2
 800597c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800597e:	4b30      	ldr	r3, [pc, #192]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 8005980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005982:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	492d      	ldr	r1, [pc, #180]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 800598c:	4313      	orrs	r3, r2
 800598e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005990:	4b2b      	ldr	r3, [pc, #172]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 8005992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005994:	f023 0220 	bic.w	r2, r3, #32
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	4928      	ldr	r1, [pc, #160]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80059a2:	4b27      	ldr	r3, [pc, #156]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80059a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a6:	4a26      	ldr	r2, [pc, #152]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80059a8:	f023 0310 	bic.w	r3, r3, #16
 80059ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80059ae:	4b24      	ldr	r3, [pc, #144]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80059b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059b2:	4b24      	ldr	r3, [pc, #144]	@ (8005a44 <RCCEx_PLL2_Config+0x160>)
 80059b4:	4013      	ands	r3, r2
 80059b6:	687a      	ldr	r2, [r7, #4]
 80059b8:	69d2      	ldr	r2, [r2, #28]
 80059ba:	00d2      	lsls	r2, r2, #3
 80059bc:	4920      	ldr	r1, [pc, #128]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80059be:	4313      	orrs	r3, r2
 80059c0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80059c2:	4b1f      	ldr	r3, [pc, #124]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80059c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c6:	4a1e      	ldr	r2, [pc, #120]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80059c8:	f043 0310 	orr.w	r3, r3, #16
 80059cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d106      	bne.n	80059e2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80059d4:	4b1a      	ldr	r3, [pc, #104]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80059d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d8:	4a19      	ldr	r2, [pc, #100]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80059da:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80059de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80059e0:	e00f      	b.n	8005a02 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d106      	bne.n	80059f6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80059e8:	4b15      	ldr	r3, [pc, #84]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80059ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ec:	4a14      	ldr	r2, [pc, #80]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80059ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80059f4:	e005      	b.n	8005a02 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80059f6:	4b12      	ldr	r3, [pc, #72]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80059f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059fa:	4a11      	ldr	r2, [pc, #68]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 80059fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005a00:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005a02:	4b0f      	ldr	r3, [pc, #60]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a0e      	ldr	r2, [pc, #56]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 8005a08:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a0e:	f7fb fdf5 	bl	80015fc <HAL_GetTick>
 8005a12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a14:	e008      	b.n	8005a28 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005a16:	f7fb fdf1 	bl	80015fc <HAL_GetTick>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d901      	bls.n	8005a28 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005a24:	2303      	movs	r3, #3
 8005a26:	e006      	b.n	8005a36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a28:	4b05      	ldr	r3, [pc, #20]	@ (8005a40 <RCCEx_PLL2_Config+0x15c>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d0f0      	beq.n	8005a16 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	58024400 	.word	0x58024400
 8005a44:	ffff0007 	.word	0xffff0007

08005a48 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a52:	2300      	movs	r3, #0
 8005a54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a56:	4b53      	ldr	r3, [pc, #332]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5a:	f003 0303 	and.w	r3, r3, #3
 8005a5e:	2b03      	cmp	r3, #3
 8005a60:	d101      	bne.n	8005a66 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e099      	b.n	8005b9a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005a66:	4b4f      	ldr	r3, [pc, #316]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a4e      	ldr	r2, [pc, #312]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005a6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a72:	f7fb fdc3 	bl	80015fc <HAL_GetTick>
 8005a76:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a78:	e008      	b.n	8005a8c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a7a:	f7fb fdbf 	bl	80015fc <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d901      	bls.n	8005a8c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e086      	b.n	8005b9a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a8c:	4b45      	ldr	r3, [pc, #276]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d1f0      	bne.n	8005a7a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005a98:	4b42      	ldr	r3, [pc, #264]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a9c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	051b      	lsls	r3, r3, #20
 8005aa6:	493f      	ldr	r1, [pc, #252]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	628b      	str	r3, [r1, #40]	@ 0x28
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	3b01      	subs	r3, #1
 8005abc:	025b      	lsls	r3, r3, #9
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	041b      	lsls	r3, r3, #16
 8005aca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005ace:	431a      	orrs	r2, r3
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	691b      	ldr	r3, [r3, #16]
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	061b      	lsls	r3, r3, #24
 8005ad8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005adc:	4931      	ldr	r1, [pc, #196]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005ae2:	4b30      	ldr	r3, [pc, #192]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	492d      	ldr	r1, [pc, #180]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005af0:	4313      	orrs	r3, r2
 8005af2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005af4:	4b2b      	ldr	r3, [pc, #172]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	699b      	ldr	r3, [r3, #24]
 8005b00:	4928      	ldr	r1, [pc, #160]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b02:	4313      	orrs	r3, r2
 8005b04:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005b06:	4b27      	ldr	r3, [pc, #156]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0a:	4a26      	ldr	r2, [pc, #152]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b10:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005b12:	4b24      	ldr	r3, [pc, #144]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b16:	4b24      	ldr	r3, [pc, #144]	@ (8005ba8 <RCCEx_PLL3_Config+0x160>)
 8005b18:	4013      	ands	r3, r2
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	69d2      	ldr	r2, [r2, #28]
 8005b1e:	00d2      	lsls	r2, r2, #3
 8005b20:	4920      	ldr	r1, [pc, #128]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b22:	4313      	orrs	r3, r2
 8005b24:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005b26:	4b1f      	ldr	r3, [pc, #124]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b2a:	4a1e      	ldr	r2, [pc, #120]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b30:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d106      	bne.n	8005b46 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005b38:	4b1a      	ldr	r3, [pc, #104]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b3c:	4a19      	ldr	r2, [pc, #100]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005b42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b44:	e00f      	b.n	8005b66 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d106      	bne.n	8005b5a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005b4c:	4b15      	ldr	r3, [pc, #84]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b50:	4a14      	ldr	r2, [pc, #80]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b52:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005b56:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b58:	e005      	b.n	8005b66 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005b5a:	4b12      	ldr	r3, [pc, #72]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5e:	4a11      	ldr	r2, [pc, #68]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b60:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b64:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005b66:	4b0f      	ldr	r3, [pc, #60]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a0e      	ldr	r2, [pc, #56]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b72:	f7fb fd43 	bl	80015fc <HAL_GetTick>
 8005b76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b78:	e008      	b.n	8005b8c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005b7a:	f7fb fd3f 	bl	80015fc <HAL_GetTick>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d901      	bls.n	8005b8c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e006      	b.n	8005b9a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b8c:	4b05      	ldr	r3, [pc, #20]	@ (8005ba4 <RCCEx_PLL3_Config+0x15c>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d0f0      	beq.n	8005b7a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	58024400 	.word	0x58024400
 8005ba8:	ffff0007 	.word	0xffff0007

08005bac <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b086      	sub	sp, #24
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]
 8005bb8:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d904      	bls.n	8005bca <HAL_SAI_InitProtocol+0x1e>
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	3b03      	subs	r3, #3
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d812      	bhi.n	8005bee <HAL_SAI_InitProtocol+0x42>
 8005bc8:	e008      	b.n	8005bdc <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	68b9      	ldr	r1, [r7, #8]
 8005bd0:	68f8      	ldr	r0, [r7, #12]
 8005bd2:	f000 fac7 	bl	8006164 <SAI_InitI2S>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	75fb      	strb	r3, [r7, #23]
      break;
 8005bda:	e00b      	b.n	8005bf4 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	68b9      	ldr	r1, [r7, #8]
 8005be2:	68f8      	ldr	r0, [r7, #12]
 8005be4:	f000 fb70 	bl	80062c8 <SAI_InitPCM>
 8005be8:	4603      	mov	r3, r0
 8005bea:	75fb      	strb	r3, [r7, #23]
      break;
 8005bec:	e002      	b.n	8005bf4 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	75fb      	strb	r3, [r7, #23]
      break;
 8005bf2:	bf00      	nop
  }

  if (status == HAL_OK)
 8005bf4:	7dfb      	ldrb	r3, [r7, #23]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d104      	bne.n	8005c04 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8005bfa:	68f8      	ldr	r0, [r7, #12]
 8005bfc:	f000 f808 	bl	8005c10 <HAL_SAI_Init>
 8005c00:	4603      	mov	r3, r0
 8005c02:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005c04:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3718      	adds	r7, #24
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
	...

08005c10 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08a      	sub	sp, #40	@ 0x28
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d101      	bne.n	8005c22 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e28e      	b.n	8006140 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8005c22:	f7fb fcf7 	bl	8001614 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d113      	bne.n	8005c58 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a96      	ldr	r2, [pc, #600]	@ (8005e90 <HAL_SAI_Init+0x280>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d004      	beq.n	8005c44 <HAL_SAI_Init+0x34>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a95      	ldr	r2, [pc, #596]	@ (8005e94 <HAL_SAI_Init+0x284>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d107      	bne.n	8005c54 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d103      	bne.n	8005c54 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d001      	beq.n	8005c58 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e273      	b.n	8006140 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a8c      	ldr	r2, [pc, #560]	@ (8005e90 <HAL_SAI_Init+0x280>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d004      	beq.n	8005c6c <HAL_SAI_Init+0x5c>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a8c      	ldr	r2, [pc, #560]	@ (8005e98 <HAL_SAI_Init+0x288>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d102      	bne.n	8005c72 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8005c6c:	4b8b      	ldr	r3, [pc, #556]	@ (8005e9c <HAL_SAI_Init+0x28c>)
 8005c6e:	61bb      	str	r3, [r7, #24]
 8005c70:	e028      	b.n	8005cc4 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a8a      	ldr	r2, [pc, #552]	@ (8005ea0 <HAL_SAI_Init+0x290>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d004      	beq.n	8005c86 <HAL_SAI_Init+0x76>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a88      	ldr	r2, [pc, #544]	@ (8005ea4 <HAL_SAI_Init+0x294>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d102      	bne.n	8005c8c <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 8005c86:	4b88      	ldr	r3, [pc, #544]	@ (8005ea8 <HAL_SAI_Init+0x298>)
 8005c88:	61bb      	str	r3, [r7, #24]
 8005c8a:	e01b      	b.n	8005cc4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a86      	ldr	r2, [pc, #536]	@ (8005eac <HAL_SAI_Init+0x29c>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d004      	beq.n	8005ca0 <HAL_SAI_Init+0x90>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a85      	ldr	r2, [pc, #532]	@ (8005eb0 <HAL_SAI_Init+0x2a0>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d102      	bne.n	8005ca6 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8005ca0:	4b84      	ldr	r3, [pc, #528]	@ (8005eb4 <HAL_SAI_Init+0x2a4>)
 8005ca2:	61bb      	str	r3, [r7, #24]
 8005ca4:	e00e      	b.n	8005cc4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a7a      	ldr	r2, [pc, #488]	@ (8005e94 <HAL_SAI_Init+0x284>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d004      	beq.n	8005cba <HAL_SAI_Init+0xaa>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a80      	ldr	r2, [pc, #512]	@ (8005eb8 <HAL_SAI_Init+0x2a8>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d102      	bne.n	8005cc0 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8005cba:	4b80      	ldr	r3, [pc, #512]	@ (8005ebc <HAL_SAI_Init+0x2ac>)
 8005cbc:	61bb      	str	r3, [r7, #24]
 8005cbe:	e001      	b.n	8005cc4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e23d      	b.n	8006140 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d106      	bne.n	8005cde <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f7fb fb51 	bl	8001380 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f000 fb74 	bl	80063cc <SAI_Disable>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d001      	beq.n	8005cee <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e228      	b.n	8006140 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2202      	movs	r2, #2
 8005cf2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d00c      	beq.n	8005d18 <HAL_SAI_Init+0x108>
 8005cfe:	2b02      	cmp	r3, #2
 8005d00:	d80d      	bhi.n	8005d1e <HAL_SAI_Init+0x10e>
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d002      	beq.n	8005d0c <HAL_SAI_Init+0xfc>
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d003      	beq.n	8005d12 <HAL_SAI_Init+0x102>
 8005d0a:	e008      	b.n	8005d1e <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005d10:	e008      	b.n	8005d24 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005d12:	2310      	movs	r3, #16
 8005d14:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005d16:	e005      	b.n	8005d24 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8005d18:	2320      	movs	r3, #32
 8005d1a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005d1c:	e002      	b.n	8005d24 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005d22:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	2b05      	cmp	r3, #5
 8005d2a:	d832      	bhi.n	8005d92 <HAL_SAI_Init+0x182>
 8005d2c:	a201      	add	r2, pc, #4	@ (adr r2, 8005d34 <HAL_SAI_Init+0x124>)
 8005d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d32:	bf00      	nop
 8005d34:	08005d4d 	.word	0x08005d4d
 8005d38:	08005d53 	.word	0x08005d53
 8005d3c:	08005d5b 	.word	0x08005d5b
 8005d40:	08005d63 	.word	0x08005d63
 8005d44:	08005d73 	.word	0x08005d73
 8005d48:	08005d83 	.word	0x08005d83
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	61fb      	str	r3, [r7, #28]
      break;
 8005d50:	e022      	b.n	8005d98 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8005d52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d56:	61fb      	str	r3, [r7, #28]
      break;
 8005d58:	e01e      	b.n	8005d98 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005d5a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005d5e:	61fb      	str	r3, [r7, #28]
      break;
 8005d60:	e01a      	b.n	8005d98 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005d62:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005d66:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6a:	f043 0301 	orr.w	r3, r3, #1
 8005d6e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005d70:	e012      	b.n	8005d98 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005d72:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005d76:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8005d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7a:	f043 0302 	orr.w	r3, r3, #2
 8005d7e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005d80:	e00a      	b.n	8005d98 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005d82:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005d86:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8005d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8a:	f043 0303 	orr.w	r3, r3, #3
 8005d8e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005d90:	e002      	b.n	8005d98 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8005d92:	2300      	movs	r3, #0
 8005d94:	61fb      	str	r3, [r7, #28]
      break;
 8005d96:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8005d98:	69bb      	ldr	r3, [r7, #24]
 8005d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d9c:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f000 80c5 	beq.w	8005f32 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 8005da8:	2300      	movs	r3, #0
 8005daa:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a37      	ldr	r2, [pc, #220]	@ (8005e90 <HAL_SAI_Init+0x280>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d004      	beq.n	8005dc0 <HAL_SAI_Init+0x1b0>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a37      	ldr	r2, [pc, #220]	@ (8005e98 <HAL_SAI_Init+0x288>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d106      	bne.n	8005dce <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005dc0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8005dc4:	f04f 0100 	mov.w	r1, #0
 8005dc8:	f7fe fbfc 	bl	80045c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8005dcc:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a33      	ldr	r2, [pc, #204]	@ (8005ea0 <HAL_SAI_Init+0x290>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d004      	beq.n	8005de2 <HAL_SAI_Init+0x1d2>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a31      	ldr	r2, [pc, #196]	@ (8005ea4 <HAL_SAI_Init+0x294>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d106      	bne.n	8005df0 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005de2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005de6:	f04f 0100 	mov.w	r1, #0
 8005dea:	f7fe fbeb 	bl	80045c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8005dee:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a2d      	ldr	r2, [pc, #180]	@ (8005eac <HAL_SAI_Init+0x29c>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d004      	beq.n	8005e04 <HAL_SAI_Init+0x1f4>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a2c      	ldr	r2, [pc, #176]	@ (8005eb0 <HAL_SAI_Init+0x2a0>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d106      	bne.n	8005e12 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8005e04:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005e08:	f04f 0100 	mov.w	r1, #0
 8005e0c:	f7fe fbda 	bl	80045c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8005e10:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a1f      	ldr	r2, [pc, #124]	@ (8005e94 <HAL_SAI_Init+0x284>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d106      	bne.n	8005e2a <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8005e1c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8005e20:	f04f 0100 	mov.w	r1, #0
 8005e24:	f7fe fbce 	bl	80045c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8005e28:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a22      	ldr	r2, [pc, #136]	@ (8005eb8 <HAL_SAI_Init+0x2a8>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d106      	bne.n	8005e42 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8005e34:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005e38:	f04f 0100 	mov.w	r1, #0
 8005e3c:	f7fe fbc2 	bl	80045c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8005e40:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	699b      	ldr	r3, [r3, #24]
 8005e46:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005e4a:	d139      	bne.n	8005ec0 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e50:	2b04      	cmp	r3, #4
 8005e52:	d102      	bne.n	8005e5a <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8005e54:	2340      	movs	r3, #64	@ 0x40
 8005e56:	60fb      	str	r3, [r7, #12]
 8005e58:	e00a      	b.n	8005e70 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e5e:	2b08      	cmp	r3, #8
 8005e60:	d103      	bne.n	8005e6a <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8005e62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005e66:	60fb      	str	r3, [r7, #12]
 8005e68:	e002      	b.n	8005e70 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e6e:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8005e70:	697a      	ldr	r2, [r7, #20]
 8005e72:	4613      	mov	r3, r2
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	4413      	add	r3, r2
 8005e78:	005b      	lsls	r3, r3, #1
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a1b      	ldr	r3, [r3, #32]
 8005e80:	68fa      	ldr	r2, [r7, #12]
 8005e82:	fb02 f303 	mul.w	r3, r2, r3
 8005e86:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e8a:	613b      	str	r3, [r7, #16]
 8005e8c:	e030      	b.n	8005ef0 <HAL_SAI_Init+0x2e0>
 8005e8e:	bf00      	nop
 8005e90:	40015804 	.word	0x40015804
 8005e94:	58005404 	.word	0x58005404
 8005e98:	40015824 	.word	0x40015824
 8005e9c:	40015800 	.word	0x40015800
 8005ea0:	40015c04 	.word	0x40015c04
 8005ea4:	40015c24 	.word	0x40015c24
 8005ea8:	40015c00 	.word	0x40015c00
 8005eac:	40016004 	.word	0x40016004
 8005eb0:	40016024 	.word	0x40016024
 8005eb4:	40016000 	.word	0x40016000
 8005eb8:	58005424 	.word	0x58005424
 8005ebc:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ec4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ec8:	d101      	bne.n	8005ece <HAL_SAI_Init+0x2be>
 8005eca:	2302      	movs	r3, #2
 8005ecc:	e000      	b.n	8005ed0 <HAL_SAI_Init+0x2c0>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	4613      	mov	r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	4413      	add	r3, r2
 8005eda:	005b      	lsls	r3, r3, #1
 8005edc:	4619      	mov	r1, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6a1b      	ldr	r3, [r3, #32]
 8005ee2:	68ba      	ldr	r2, [r7, #8]
 8005ee4:	fb02 f303 	mul.w	r3, r2, r3
 8005ee8:	021b      	lsls	r3, r3, #8
 8005eea:	fbb1 f3f3 	udiv	r3, r1, r3
 8005eee:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	4a95      	ldr	r2, [pc, #596]	@ (8006148 <HAL_SAI_Init+0x538>)
 8005ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef8:	08da      	lsrs	r2, r3, #3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8005efe:	6939      	ldr	r1, [r7, #16]
 8005f00:	4b91      	ldr	r3, [pc, #580]	@ (8006148 <HAL_SAI_Init+0x538>)
 8005f02:	fba3 2301 	umull	r2, r3, r3, r1
 8005f06:	08da      	lsrs	r2, r3, #3
 8005f08:	4613      	mov	r3, r2
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	4413      	add	r3, r2
 8005f0e:	005b      	lsls	r3, r3, #1
 8005f10:	1aca      	subs	r2, r1, r3
 8005f12:	2a08      	cmp	r2, #8
 8005f14:	d904      	bls.n	8005f20 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f1a:	1c5a      	adds	r2, r3, #1
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f24:	2b04      	cmp	r3, #4
 8005f26:	d104      	bne.n	8005f32 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f2c:	085a      	lsrs	r2, r3, #1
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d003      	beq.n	8005f42 <HAL_SAI_Init+0x332>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d109      	bne.n	8005f56 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d101      	bne.n	8005f4e <HAL_SAI_Init+0x33e>
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	e001      	b.n	8005f52 <HAL_SAI_Init+0x342>
 8005f4e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005f52:	623b      	str	r3, [r7, #32]
 8005f54:	e008      	b.n	8005f68 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d102      	bne.n	8005f64 <HAL_SAI_Init+0x354>
 8005f5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005f62:	e000      	b.n	8005f66 <HAL_SAI_Init+0x356>
 8005f64:	2300      	movs	r3, #0
 8005f66:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8005f68:	f7fb fb54 	bl	8001614 <HAL_GetREVID>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f72:	d331      	bcc.n	8005fd8 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	6819      	ldr	r1, [r3, #0]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	4b73      	ldr	r3, [pc, #460]	@ (800614c <HAL_SAI_Init+0x53c>)
 8005f80:	400b      	ands	r3, r1
 8005f82:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	6819      	ldr	r1, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	685a      	ldr	r2, [r3, #4]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f92:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005f98:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f9e:	431a      	orrs	r2, r3
 8005fa0:	6a3b      	ldr	r3, [r7, #32]
 8005fa2:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8005fac:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005fb8:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fbe:	051b      	lsls	r3, r3, #20
 8005fc0:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005fc6:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	691b      	ldr	r3, [r3, #16]
 8005fcc:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	430a      	orrs	r2, r1
 8005fd4:	601a      	str	r2, [r3, #0]
 8005fd6:	e02d      	b.n	8006034 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	6819      	ldr	r1, [r3, #0]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	4b5b      	ldr	r3, [pc, #364]	@ (8006150 <HAL_SAI_Init+0x540>)
 8005fe4:	400b      	ands	r3, r1
 8005fe6:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	6819      	ldr	r1, [r3, #0]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	685a      	ldr	r2, [r3, #4]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ff6:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005ffc:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006002:	431a      	orrs	r2, r3
 8006004:	6a3b      	ldr	r3, [r7, #32]
 8006006:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8006008:	69fb      	ldr	r3, [r7, #28]
 800600a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8006010:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	695b      	ldr	r3, [r3, #20]
 8006016:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800601c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006022:	051b      	lsls	r3, r3, #20
 8006024:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800602a:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	430a      	orrs	r2, r1
 8006032:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	6859      	ldr	r1, [r3, #4]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	4b45      	ldr	r3, [pc, #276]	@ (8006154 <HAL_SAI_Init+0x544>)
 8006040:	400b      	ands	r3, r1
 8006042:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6859      	ldr	r1, [r3, #4]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	69da      	ldr	r2, [r3, #28]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006052:	431a      	orrs	r2, r3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006058:	431a      	orrs	r2, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	430a      	orrs	r2, r1
 8006060:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	6899      	ldr	r1, [r3, #8]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	4b3a      	ldr	r3, [pc, #232]	@ (8006158 <HAL_SAI_Init+0x548>)
 800606e:	400b      	ands	r3, r1
 8006070:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	6899      	ldr	r1, [r3, #8]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800607c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8006082:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 8006088:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800608e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006094:	3b01      	subs	r3, #1
 8006096:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8006098:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	430a      	orrs	r2, r1
 80060a0:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	68d9      	ldr	r1, [r3, #12]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80060b0:	400b      	ands	r3, r1
 80060b2:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68d9      	ldr	r1, [r3, #12]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060c2:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060c8:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80060ca:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060d0:	3b01      	subs	r3, #1
 80060d2:	021b      	lsls	r3, r3, #8
 80060d4:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	430a      	orrs	r2, r1
 80060dc:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a1e      	ldr	r2, [pc, #120]	@ (800615c <HAL_SAI_Init+0x54c>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d004      	beq.n	80060f2 <HAL_SAI_Init+0x4e2>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a1c      	ldr	r2, [pc, #112]	@ (8006160 <HAL_SAI_Init+0x550>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d119      	bne.n	8006126 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060f6:	f023 0201 	bic.w	r2, r3, #1
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006104:	2b01      	cmp	r3, #1
 8006106:	d10e      	bne.n	8006126 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006110:	3b01      	subs	r3, #1
 8006112:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8006114:	431a      	orrs	r2, r3
 8006116:	69bb      	ldr	r3, [r7, #24]
 8006118:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800611e:	f043 0201 	orr.w	r2, r3, #1
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2201      	movs	r2, #1
 8006132:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3728      	adds	r7, #40	@ 0x28
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}
 8006148:	cccccccd 	.word	0xcccccccd
 800614c:	f005c010 	.word	0xf005c010
 8006150:	f805c010 	.word	0xf805c010
 8006154:	ffff1ff0 	.word	0xffff1ff0
 8006158:	fff88000 	.word	0xfff88000
 800615c:	40015804 	.word	0x40015804
 8006160:	58005404 	.word	0x58005404

08006164 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006164:	b480      	push	{r7}
 8006166:	b087      	sub	sp, #28
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	607a      	str	r2, [r7, #4]
 8006170:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006172:	2300      	movs	r3, #0
 8006174:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2200      	movs	r2, #0
 8006180:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d003      	beq.n	8006192 <SAI_InitI2S+0x2e>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	2b02      	cmp	r3, #2
 8006190:	d103      	bne.n	800619a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	651a      	str	r2, [r3, #80]	@ 0x50
 8006198:	e002      	b.n	80061a0 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2201      	movs	r2, #1
 800619e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80061a6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80061ae:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2200      	movs	r2, #0
 80061b4:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	683a      	ldr	r2, [r7, #0]
 80061ba:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	f003 0301 	and.w	r3, r3, #1
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d001      	beq.n	80061ca <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e077      	b.n	80062ba <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d107      	bne.n	80061e0 <SAI_InitI2S+0x7c>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80061dc:	665a      	str	r2, [r3, #100]	@ 0x64
 80061de:	e006      	b.n	80061ee <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80061e6:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2200      	movs	r2, #0
 80061ec:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2b03      	cmp	r3, #3
 80061f2:	d84f      	bhi.n	8006294 <SAI_InitI2S+0x130>
 80061f4:	a201      	add	r2, pc, #4	@ (adr r2, 80061fc <SAI_InitI2S+0x98>)
 80061f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061fa:	bf00      	nop
 80061fc:	0800620d 	.word	0x0800620d
 8006200:	0800622f 	.word	0x0800622f
 8006204:	08006251 	.word	0x08006251
 8006208:	08006273 	.word	0x08006273
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2280      	movs	r2, #128	@ 0x80
 8006210:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	085b      	lsrs	r3, r3, #1
 8006216:	015a      	lsls	r2, r3, #5
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	085b      	lsrs	r3, r3, #1
 8006220:	011a      	lsls	r2, r3, #4
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2240      	movs	r2, #64	@ 0x40
 800622a:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800622c:	e035      	b.n	800629a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2280      	movs	r2, #128	@ 0x80
 8006232:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	085b      	lsrs	r3, r3, #1
 8006238:	019a      	lsls	r2, r3, #6
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	085b      	lsrs	r3, r3, #1
 8006242:	015a      	lsls	r2, r3, #5
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2280      	movs	r2, #128	@ 0x80
 800624c:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800624e:	e024      	b.n	800629a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	22c0      	movs	r2, #192	@ 0xc0
 8006254:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	085b      	lsrs	r3, r3, #1
 800625a:	019a      	lsls	r2, r3, #6
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	085b      	lsrs	r3, r3, #1
 8006264:	015a      	lsls	r2, r3, #5
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2280      	movs	r2, #128	@ 0x80
 800626e:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8006270:	e013      	b.n	800629a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	22e0      	movs	r2, #224	@ 0xe0
 8006276:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	085b      	lsrs	r3, r3, #1
 800627c:	019a      	lsls	r2, r3, #6
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	085b      	lsrs	r3, r3, #1
 8006286:	015a      	lsls	r2, r3, #5
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2280      	movs	r2, #128	@ 0x80
 8006290:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8006292:	e002      	b.n	800629a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	75fb      	strb	r3, [r7, #23]
      break;
 8006298:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	2b02      	cmp	r3, #2
 800629e:	d10b      	bne.n	80062b8 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d102      	bne.n	80062ac <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2210      	movs	r2, #16
 80062aa:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2b02      	cmp	r3, #2
 80062b0:	d102      	bne.n	80062b8 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2208      	movs	r2, #8
 80062b6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 80062b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	371c      	adds	r7, #28
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr
 80062c6:	bf00      	nop

080062c8 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b087      	sub	sp, #28
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
 80062d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062d6:	2300      	movs	r3, #0
 80062d8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d003      	beq.n	80062f6 <SAI_InitPCM+0x2e>
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	2b02      	cmp	r3, #2
 80062f4:	d103      	bne.n	80062fe <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2201      	movs	r2, #1
 80062fa:	651a      	str	r2, [r3, #80]	@ 0x50
 80062fc:	e002      	b.n	8006304 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2200      	movs	r2, #0
 8006308:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006310:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006318:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2200      	movs	r2, #0
 800631e:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	683a      	ldr	r2, [r7, #0]
 8006324:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800632c:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	2b04      	cmp	r3, #4
 8006332:	d103      	bne.n	800633c <SAI_InitPCM+0x74>
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2201      	movs	r2, #1
 8006338:	659a      	str	r2, [r3, #88]	@ 0x58
 800633a:	e002      	b.n	8006342 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	220d      	movs	r2, #13
 8006340:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2b03      	cmp	r3, #3
 8006346:	d837      	bhi.n	80063b8 <SAI_InitPCM+0xf0>
 8006348:	a201      	add	r2, pc, #4	@ (adr r2, 8006350 <SAI_InitPCM+0x88>)
 800634a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800634e:	bf00      	nop
 8006350:	08006361 	.word	0x08006361
 8006354:	08006377 	.word	0x08006377
 8006358:	0800638d 	.word	0x0800638d
 800635c:	080063a3 	.word	0x080063a3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2280      	movs	r2, #128	@ 0x80
 8006364:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	011a      	lsls	r2, r3, #4
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2240      	movs	r2, #64	@ 0x40
 8006372:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8006374:	e023      	b.n	80063be <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2280      	movs	r2, #128	@ 0x80
 800637a:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	015a      	lsls	r2, r3, #5
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2280      	movs	r2, #128	@ 0x80
 8006388:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800638a:	e018      	b.n	80063be <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	22c0      	movs	r2, #192	@ 0xc0
 8006390:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	015a      	lsls	r2, r3, #5
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2280      	movs	r2, #128	@ 0x80
 800639e:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80063a0:	e00d      	b.n	80063be <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	22e0      	movs	r2, #224	@ 0xe0
 80063a6:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	015a      	lsls	r2, r3, #5
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2280      	movs	r2, #128	@ 0x80
 80063b4:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80063b6:	e002      	b.n	80063be <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	75fb      	strb	r3, [r7, #23]
      break;
 80063bc:	bf00      	nop
  }

  return status;
 80063be:	7dfb      	ldrb	r3, [r7, #23]
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	371c      	adds	r7, #28
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr

080063cc <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b085      	sub	sp, #20
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80063d4:	4b18      	ldr	r3, [pc, #96]	@ (8006438 <SAI_Disable+0x6c>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a18      	ldr	r2, [pc, #96]	@ (800643c <SAI_Disable+0x70>)
 80063da:	fba2 2303 	umull	r2, r3, r2, r3
 80063de:	0b1b      	lsrs	r3, r3, #12
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80063e4:	2300      	movs	r3, #0
 80063e6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80063f6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d10a      	bne.n	8006414 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006404:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	72fb      	strb	r3, [r7, #11]
      break;
 8006412:	e009      	b.n	8006428 <SAI_Disable+0x5c>
    }
    count--;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	3b01      	subs	r3, #1
 8006418:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006424:	2b00      	cmp	r3, #0
 8006426:	d1e7      	bne.n	80063f8 <SAI_Disable+0x2c>

  return status;
 8006428:	7afb      	ldrb	r3, [r7, #11]
}
 800642a:	4618      	mov	r0, r3
 800642c:	3714      	adds	r7, #20
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	24000000 	.word	0x24000000
 800643c:	95cbec1b 	.word	0x95cbec1b

08006440 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d101      	bne.n	8006454 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e02b      	b.n	80064ac <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800645a:	b2db      	uxtb	r3, r3
 800645c:	2b00      	cmp	r3, #0
 800645e:	d106      	bne.n	800646e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f7fa ff7f 	bl	800136c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2202      	movs	r2, #2
 8006472:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	3304      	adds	r3, #4
 800647e:	4619      	mov	r1, r3
 8006480:	4610      	mov	r0, r2
 8006482:	f001 fc11 	bl	8007ca8 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6818      	ldr	r0, [r3, #0]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	461a      	mov	r2, r3
 8006490:	6839      	ldr	r1, [r7, #0]
 8006492:	f001 fc65 	bl	8007d60 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8006496:	4b07      	ldr	r3, [pc, #28]	@ (80064b4 <HAL_SDRAM_Init+0x74>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a06      	ldr	r2, [pc, #24]	@ (80064b4 <HAL_SDRAM_Init+0x74>)
 800649c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80064a0:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80064aa:	2300      	movs	r3, #0
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3708      	adds	r7, #8
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	52004000 	.word	0x52004000

080064b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d101      	bne.n	80064ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e049      	b.n	800655e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d106      	bne.n	80064e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f7fa fdf0 	bl	80010c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2202      	movs	r2, #2
 80064e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	3304      	adds	r3, #4
 80064f4:	4619      	mov	r1, r3
 80064f6:	4610      	mov	r0, r2
 80064f8:	f000 f92e 	bl	8006758 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2201      	movs	r2, #1
 8006550:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800655c:	2300      	movs	r3, #0
}
 800655e:	4618      	mov	r0, r3
 8006560:	3708      	adds	r7, #8
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
	...

08006568 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006572:	2300      	movs	r3, #0
 8006574:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800657c:	2b01      	cmp	r3, #1
 800657e:	d101      	bne.n	8006584 <HAL_TIM_ConfigClockSource+0x1c>
 8006580:	2302      	movs	r3, #2
 8006582:	e0dc      	b.n	800673e <HAL_TIM_ConfigClockSource+0x1d6>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800659c:	68ba      	ldr	r2, [r7, #8]
 800659e:	4b6a      	ldr	r3, [pc, #424]	@ (8006748 <HAL_TIM_ConfigClockSource+0x1e0>)
 80065a0:	4013      	ands	r3, r2
 80065a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80065aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68ba      	ldr	r2, [r7, #8]
 80065b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a64      	ldr	r2, [pc, #400]	@ (800674c <HAL_TIM_ConfigClockSource+0x1e4>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	f000 80a9 	beq.w	8006712 <HAL_TIM_ConfigClockSource+0x1aa>
 80065c0:	4a62      	ldr	r2, [pc, #392]	@ (800674c <HAL_TIM_ConfigClockSource+0x1e4>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	f200 80ae 	bhi.w	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 80065c8:	4a61      	ldr	r2, [pc, #388]	@ (8006750 <HAL_TIM_ConfigClockSource+0x1e8>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	f000 80a1 	beq.w	8006712 <HAL_TIM_ConfigClockSource+0x1aa>
 80065d0:	4a5f      	ldr	r2, [pc, #380]	@ (8006750 <HAL_TIM_ConfigClockSource+0x1e8>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	f200 80a6 	bhi.w	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 80065d8:	4a5e      	ldr	r2, [pc, #376]	@ (8006754 <HAL_TIM_ConfigClockSource+0x1ec>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	f000 8099 	beq.w	8006712 <HAL_TIM_ConfigClockSource+0x1aa>
 80065e0:	4a5c      	ldr	r2, [pc, #368]	@ (8006754 <HAL_TIM_ConfigClockSource+0x1ec>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	f200 809e 	bhi.w	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 80065e8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80065ec:	f000 8091 	beq.w	8006712 <HAL_TIM_ConfigClockSource+0x1aa>
 80065f0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80065f4:	f200 8096 	bhi.w	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 80065f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065fc:	f000 8089 	beq.w	8006712 <HAL_TIM_ConfigClockSource+0x1aa>
 8006600:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006604:	f200 808e 	bhi.w	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 8006608:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800660c:	d03e      	beq.n	800668c <HAL_TIM_ConfigClockSource+0x124>
 800660e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006612:	f200 8087 	bhi.w	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 8006616:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800661a:	f000 8086 	beq.w	800672a <HAL_TIM_ConfigClockSource+0x1c2>
 800661e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006622:	d87f      	bhi.n	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 8006624:	2b70      	cmp	r3, #112	@ 0x70
 8006626:	d01a      	beq.n	800665e <HAL_TIM_ConfigClockSource+0xf6>
 8006628:	2b70      	cmp	r3, #112	@ 0x70
 800662a:	d87b      	bhi.n	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 800662c:	2b60      	cmp	r3, #96	@ 0x60
 800662e:	d050      	beq.n	80066d2 <HAL_TIM_ConfigClockSource+0x16a>
 8006630:	2b60      	cmp	r3, #96	@ 0x60
 8006632:	d877      	bhi.n	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 8006634:	2b50      	cmp	r3, #80	@ 0x50
 8006636:	d03c      	beq.n	80066b2 <HAL_TIM_ConfigClockSource+0x14a>
 8006638:	2b50      	cmp	r3, #80	@ 0x50
 800663a:	d873      	bhi.n	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 800663c:	2b40      	cmp	r3, #64	@ 0x40
 800663e:	d058      	beq.n	80066f2 <HAL_TIM_ConfigClockSource+0x18a>
 8006640:	2b40      	cmp	r3, #64	@ 0x40
 8006642:	d86f      	bhi.n	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 8006644:	2b30      	cmp	r3, #48	@ 0x30
 8006646:	d064      	beq.n	8006712 <HAL_TIM_ConfigClockSource+0x1aa>
 8006648:	2b30      	cmp	r3, #48	@ 0x30
 800664a:	d86b      	bhi.n	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 800664c:	2b20      	cmp	r3, #32
 800664e:	d060      	beq.n	8006712 <HAL_TIM_ConfigClockSource+0x1aa>
 8006650:	2b20      	cmp	r3, #32
 8006652:	d867      	bhi.n	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
 8006654:	2b00      	cmp	r3, #0
 8006656:	d05c      	beq.n	8006712 <HAL_TIM_ConfigClockSource+0x1aa>
 8006658:	2b10      	cmp	r3, #16
 800665a:	d05a      	beq.n	8006712 <HAL_TIM_ConfigClockSource+0x1aa>
 800665c:	e062      	b.n	8006724 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800666e:	f000 f991 	bl	8006994 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006680:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68ba      	ldr	r2, [r7, #8]
 8006688:	609a      	str	r2, [r3, #8]
      break;
 800668a:	e04f      	b.n	800672c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800669c:	f000 f97a 	bl	8006994 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	689a      	ldr	r2, [r3, #8]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80066ae:	609a      	str	r2, [r3, #8]
      break;
 80066b0:	e03c      	b.n	800672c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066be:	461a      	mov	r2, r3
 80066c0:	f000 f8ea 	bl	8006898 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2150      	movs	r1, #80	@ 0x50
 80066ca:	4618      	mov	r0, r3
 80066cc:	f000 f944 	bl	8006958 <TIM_ITRx_SetConfig>
      break;
 80066d0:	e02c      	b.n	800672c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066de:	461a      	mov	r2, r3
 80066e0:	f000 f909 	bl	80068f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	2160      	movs	r1, #96	@ 0x60
 80066ea:	4618      	mov	r0, r3
 80066ec:	f000 f934 	bl	8006958 <TIM_ITRx_SetConfig>
      break;
 80066f0:	e01c      	b.n	800672c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066fe:	461a      	mov	r2, r3
 8006700:	f000 f8ca 	bl	8006898 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2140      	movs	r1, #64	@ 0x40
 800670a:	4618      	mov	r0, r3
 800670c:	f000 f924 	bl	8006958 <TIM_ITRx_SetConfig>
      break;
 8006710:	e00c      	b.n	800672c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4619      	mov	r1, r3
 800671c:	4610      	mov	r0, r2
 800671e:	f000 f91b 	bl	8006958 <TIM_ITRx_SetConfig>
      break;
 8006722:	e003      	b.n	800672c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	73fb      	strb	r3, [r7, #15]
      break;
 8006728:	e000      	b.n	800672c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800672a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800673c:	7bfb      	ldrb	r3, [r7, #15]
}
 800673e:	4618      	mov	r0, r3
 8006740:	3710      	adds	r7, #16
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop
 8006748:	ffceff88 	.word	0xffceff88
 800674c:	00100040 	.word	0x00100040
 8006750:	00100030 	.word	0x00100030
 8006754:	00100020 	.word	0x00100020

08006758 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a43      	ldr	r2, [pc, #268]	@ (8006878 <TIM_Base_SetConfig+0x120>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d013      	beq.n	8006798 <TIM_Base_SetConfig+0x40>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006776:	d00f      	beq.n	8006798 <TIM_Base_SetConfig+0x40>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a40      	ldr	r2, [pc, #256]	@ (800687c <TIM_Base_SetConfig+0x124>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d00b      	beq.n	8006798 <TIM_Base_SetConfig+0x40>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a3f      	ldr	r2, [pc, #252]	@ (8006880 <TIM_Base_SetConfig+0x128>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d007      	beq.n	8006798 <TIM_Base_SetConfig+0x40>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a3e      	ldr	r2, [pc, #248]	@ (8006884 <TIM_Base_SetConfig+0x12c>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d003      	beq.n	8006798 <TIM_Base_SetConfig+0x40>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	4a3d      	ldr	r2, [pc, #244]	@ (8006888 <TIM_Base_SetConfig+0x130>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d108      	bne.n	80067aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800679e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	68fa      	ldr	r2, [r7, #12]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a32      	ldr	r2, [pc, #200]	@ (8006878 <TIM_Base_SetConfig+0x120>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d01f      	beq.n	80067f2 <TIM_Base_SetConfig+0x9a>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067b8:	d01b      	beq.n	80067f2 <TIM_Base_SetConfig+0x9a>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a2f      	ldr	r2, [pc, #188]	@ (800687c <TIM_Base_SetConfig+0x124>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d017      	beq.n	80067f2 <TIM_Base_SetConfig+0x9a>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a2e      	ldr	r2, [pc, #184]	@ (8006880 <TIM_Base_SetConfig+0x128>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d013      	beq.n	80067f2 <TIM_Base_SetConfig+0x9a>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a2d      	ldr	r2, [pc, #180]	@ (8006884 <TIM_Base_SetConfig+0x12c>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d00f      	beq.n	80067f2 <TIM_Base_SetConfig+0x9a>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a2c      	ldr	r2, [pc, #176]	@ (8006888 <TIM_Base_SetConfig+0x130>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d00b      	beq.n	80067f2 <TIM_Base_SetConfig+0x9a>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a2b      	ldr	r2, [pc, #172]	@ (800688c <TIM_Base_SetConfig+0x134>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d007      	beq.n	80067f2 <TIM_Base_SetConfig+0x9a>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a2a      	ldr	r2, [pc, #168]	@ (8006890 <TIM_Base_SetConfig+0x138>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d003      	beq.n	80067f2 <TIM_Base_SetConfig+0x9a>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a29      	ldr	r2, [pc, #164]	@ (8006894 <TIM_Base_SetConfig+0x13c>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d108      	bne.n	8006804 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	4313      	orrs	r3, r2
 8006802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	4313      	orrs	r3, r2
 8006810:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	689a      	ldr	r2, [r3, #8]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a14      	ldr	r2, [pc, #80]	@ (8006878 <TIM_Base_SetConfig+0x120>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d00f      	beq.n	800684a <TIM_Base_SetConfig+0xf2>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a16      	ldr	r2, [pc, #88]	@ (8006888 <TIM_Base_SetConfig+0x130>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d00b      	beq.n	800684a <TIM_Base_SetConfig+0xf2>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a15      	ldr	r2, [pc, #84]	@ (800688c <TIM_Base_SetConfig+0x134>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d007      	beq.n	800684a <TIM_Base_SetConfig+0xf2>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a14      	ldr	r2, [pc, #80]	@ (8006890 <TIM_Base_SetConfig+0x138>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d003      	beq.n	800684a <TIM_Base_SetConfig+0xf2>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a13      	ldr	r2, [pc, #76]	@ (8006894 <TIM_Base_SetConfig+0x13c>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d103      	bne.n	8006852 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	691a      	ldr	r2, [r3, #16]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f043 0204 	orr.w	r2, r3, #4
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2201      	movs	r2, #1
 8006862:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	601a      	str	r2, [r3, #0]
}
 800686a:	bf00      	nop
 800686c:	3714      	adds	r7, #20
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	40010000 	.word	0x40010000
 800687c:	40000400 	.word	0x40000400
 8006880:	40000800 	.word	0x40000800
 8006884:	40000c00 	.word	0x40000c00
 8006888:	40010400 	.word	0x40010400
 800688c:	40014000 	.word	0x40014000
 8006890:	40014400 	.word	0x40014400
 8006894:	40014800 	.word	0x40014800

08006898 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006898:	b480      	push	{r7}
 800689a:	b087      	sub	sp, #28
 800689c:	af00      	add	r7, sp, #0
 800689e:	60f8      	str	r0, [r7, #12]
 80068a0:	60b9      	str	r1, [r7, #8]
 80068a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6a1b      	ldr	r3, [r3, #32]
 80068a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	6a1b      	ldr	r3, [r3, #32]
 80068ae:	f023 0201 	bic.w	r2, r3, #1
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	011b      	lsls	r3, r3, #4
 80068c8:	693a      	ldr	r2, [r7, #16]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	f023 030a 	bic.w	r3, r3, #10
 80068d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068d6:	697a      	ldr	r2, [r7, #20]
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	4313      	orrs	r3, r2
 80068dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	693a      	ldr	r2, [r7, #16]
 80068e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	697a      	ldr	r2, [r7, #20]
 80068e8:	621a      	str	r2, [r3, #32]
}
 80068ea:	bf00      	nop
 80068ec:	371c      	adds	r7, #28
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr

080068f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068f6:	b480      	push	{r7}
 80068f8:	b087      	sub	sp, #28
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	60f8      	str	r0, [r7, #12]
 80068fe:	60b9      	str	r1, [r7, #8]
 8006900:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6a1b      	ldr	r3, [r3, #32]
 800690c:	f023 0210 	bic.w	r2, r3, #16
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	699b      	ldr	r3, [r3, #24]
 8006918:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006920:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	031b      	lsls	r3, r3, #12
 8006926:	693a      	ldr	r2, [r7, #16]
 8006928:	4313      	orrs	r3, r2
 800692a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006932:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	011b      	lsls	r3, r3, #4
 8006938:	697a      	ldr	r2, [r7, #20]
 800693a:	4313      	orrs	r3, r2
 800693c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	621a      	str	r2, [r3, #32]
}
 800694a:	bf00      	nop
 800694c:	371c      	adds	r7, #28
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
	...

08006958 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006958:	b480      	push	{r7}
 800695a:	b085      	sub	sp, #20
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006968:	68fa      	ldr	r2, [r7, #12]
 800696a:	4b09      	ldr	r3, [pc, #36]	@ (8006990 <TIM_ITRx_SetConfig+0x38>)
 800696c:	4013      	ands	r3, r2
 800696e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006970:	683a      	ldr	r2, [r7, #0]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	4313      	orrs	r3, r2
 8006976:	f043 0307 	orr.w	r3, r3, #7
 800697a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	609a      	str	r2, [r3, #8]
}
 8006982:	bf00      	nop
 8006984:	3714      	adds	r7, #20
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr
 800698e:	bf00      	nop
 8006990:	ffcfff8f 	.word	0xffcfff8f

08006994 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006994:	b480      	push	{r7}
 8006996:	b087      	sub	sp, #28
 8006998:	af00      	add	r7, sp, #0
 800699a:	60f8      	str	r0, [r7, #12]
 800699c:	60b9      	str	r1, [r7, #8]
 800699e:	607a      	str	r2, [r7, #4]
 80069a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	021a      	lsls	r2, r3, #8
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	431a      	orrs	r2, r3
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	4313      	orrs	r3, r2
 80069bc:	697a      	ldr	r2, [r7, #20]
 80069be:	4313      	orrs	r3, r2
 80069c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	697a      	ldr	r2, [r7, #20]
 80069c6:	609a      	str	r2, [r3, #8]
}
 80069c8:	bf00      	nop
 80069ca:	371c      	adds	r7, #28
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b085      	sub	sp, #20
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d101      	bne.n	80069ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069e8:	2302      	movs	r3, #2
 80069ea:	e06d      	b.n	8006ac8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2202      	movs	r2, #2
 80069f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a30      	ldr	r2, [pc, #192]	@ (8006ad4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d004      	beq.n	8006a20 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a2f      	ldr	r2, [pc, #188]	@ (8006ad8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d108      	bne.n	8006a32 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006a26:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	68fa      	ldr	r2, [r7, #12]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a38:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a20      	ldr	r2, [pc, #128]	@ (8006ad4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d022      	beq.n	8006a9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a5e:	d01d      	beq.n	8006a9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a1d      	ldr	r2, [pc, #116]	@ (8006adc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d018      	beq.n	8006a9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a1c      	ldr	r2, [pc, #112]	@ (8006ae0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d013      	beq.n	8006a9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a1a      	ldr	r2, [pc, #104]	@ (8006ae4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d00e      	beq.n	8006a9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a15      	ldr	r2, [pc, #84]	@ (8006ad8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d009      	beq.n	8006a9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a16      	ldr	r2, [pc, #88]	@ (8006ae8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d004      	beq.n	8006a9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a15      	ldr	r2, [pc, #84]	@ (8006aec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d10c      	bne.n	8006ab6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006aa2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	68ba      	ldr	r2, [r7, #8]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	68ba      	ldr	r2, [r7, #8]
 8006ab4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3714      	adds	r7, #20
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr
 8006ad4:	40010000 	.word	0x40010000
 8006ad8:	40010400 	.word	0x40010400
 8006adc:	40000400 	.word	0x40000400
 8006ae0:	40000800 	.word	0x40000800
 8006ae4:	40000c00 	.word	0x40000c00
 8006ae8:	40001800 	.word	0x40001800
 8006aec:	40014000 	.word	0x40014000

08006af0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b082      	sub	sp, #8
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d101      	bne.n	8006b02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	e042      	b.n	8006b88 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d106      	bne.n	8006b1a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f7fa faf5 	bl	8001104 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2224      	movs	r2, #36	@ 0x24
 8006b1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f022 0201 	bic.w	r2, r2, #1
 8006b30:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d002      	beq.n	8006b40 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 fd90 	bl	8007660 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f000 f825 	bl	8006b90 <UART_SetConfig>
 8006b46:	4603      	mov	r3, r0
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d101      	bne.n	8006b50 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e01b      	b.n	8006b88 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	685a      	ldr	r2, [r3, #4]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	689a      	ldr	r2, [r3, #8]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f042 0201 	orr.w	r2, r2, #1
 8006b7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f000 fe0f 	bl	80077a4 <UART_CheckIdleState>
 8006b86:	4603      	mov	r3, r0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3708      	adds	r7, #8
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b94:	b092      	sub	sp, #72	@ 0x48
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	689a      	ldr	r2, [r3, #8]
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	691b      	ldr	r3, [r3, #16]
 8006ba8:	431a      	orrs	r2, r3
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	695b      	ldr	r3, [r3, #20]
 8006bae:	431a      	orrs	r2, r3
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	69db      	ldr	r3, [r3, #28]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	4bbe      	ldr	r3, [pc, #760]	@ (8006eb8 <UART_SetConfig+0x328>)
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	697a      	ldr	r2, [r7, #20]
 8006bc4:	6812      	ldr	r2, [r2, #0]
 8006bc6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006bc8:	430b      	orrs	r3, r1
 8006bca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	68da      	ldr	r2, [r3, #12]
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	430a      	orrs	r2, r1
 8006be0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4ab3      	ldr	r2, [pc, #716]	@ (8006ebc <UART_SetConfig+0x32c>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d004      	beq.n	8006bfc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	6a1b      	ldr	r3, [r3, #32]
 8006bf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	689a      	ldr	r2, [r3, #8]
 8006c02:	4baf      	ldr	r3, [pc, #700]	@ (8006ec0 <UART_SetConfig+0x330>)
 8006c04:	4013      	ands	r3, r2
 8006c06:	697a      	ldr	r2, [r7, #20]
 8006c08:	6812      	ldr	r2, [r2, #0]
 8006c0a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006c0c:	430b      	orrs	r3, r1
 8006c0e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c16:	f023 010f 	bic.w	r1, r3, #15
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	430a      	orrs	r2, r1
 8006c24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4aa6      	ldr	r2, [pc, #664]	@ (8006ec4 <UART_SetConfig+0x334>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d177      	bne.n	8006d20 <UART_SetConfig+0x190>
 8006c30:	4ba5      	ldr	r3, [pc, #660]	@ (8006ec8 <UART_SetConfig+0x338>)
 8006c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c38:	2b28      	cmp	r3, #40	@ 0x28
 8006c3a:	d86d      	bhi.n	8006d18 <UART_SetConfig+0x188>
 8006c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c44 <UART_SetConfig+0xb4>)
 8006c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c42:	bf00      	nop
 8006c44:	08006ce9 	.word	0x08006ce9
 8006c48:	08006d19 	.word	0x08006d19
 8006c4c:	08006d19 	.word	0x08006d19
 8006c50:	08006d19 	.word	0x08006d19
 8006c54:	08006d19 	.word	0x08006d19
 8006c58:	08006d19 	.word	0x08006d19
 8006c5c:	08006d19 	.word	0x08006d19
 8006c60:	08006d19 	.word	0x08006d19
 8006c64:	08006cf1 	.word	0x08006cf1
 8006c68:	08006d19 	.word	0x08006d19
 8006c6c:	08006d19 	.word	0x08006d19
 8006c70:	08006d19 	.word	0x08006d19
 8006c74:	08006d19 	.word	0x08006d19
 8006c78:	08006d19 	.word	0x08006d19
 8006c7c:	08006d19 	.word	0x08006d19
 8006c80:	08006d19 	.word	0x08006d19
 8006c84:	08006cf9 	.word	0x08006cf9
 8006c88:	08006d19 	.word	0x08006d19
 8006c8c:	08006d19 	.word	0x08006d19
 8006c90:	08006d19 	.word	0x08006d19
 8006c94:	08006d19 	.word	0x08006d19
 8006c98:	08006d19 	.word	0x08006d19
 8006c9c:	08006d19 	.word	0x08006d19
 8006ca0:	08006d19 	.word	0x08006d19
 8006ca4:	08006d01 	.word	0x08006d01
 8006ca8:	08006d19 	.word	0x08006d19
 8006cac:	08006d19 	.word	0x08006d19
 8006cb0:	08006d19 	.word	0x08006d19
 8006cb4:	08006d19 	.word	0x08006d19
 8006cb8:	08006d19 	.word	0x08006d19
 8006cbc:	08006d19 	.word	0x08006d19
 8006cc0:	08006d19 	.word	0x08006d19
 8006cc4:	08006d09 	.word	0x08006d09
 8006cc8:	08006d19 	.word	0x08006d19
 8006ccc:	08006d19 	.word	0x08006d19
 8006cd0:	08006d19 	.word	0x08006d19
 8006cd4:	08006d19 	.word	0x08006d19
 8006cd8:	08006d19 	.word	0x08006d19
 8006cdc:	08006d19 	.word	0x08006d19
 8006ce0:	08006d19 	.word	0x08006d19
 8006ce4:	08006d11 	.word	0x08006d11
 8006ce8:	2301      	movs	r3, #1
 8006cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cee:	e222      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006cf0:	2304      	movs	r3, #4
 8006cf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cf6:	e21e      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006cf8:	2308      	movs	r3, #8
 8006cfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cfe:	e21a      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006d00:	2310      	movs	r3, #16
 8006d02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d06:	e216      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006d08:	2320      	movs	r3, #32
 8006d0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d0e:	e212      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006d10:	2340      	movs	r3, #64	@ 0x40
 8006d12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d16:	e20e      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006d18:	2380      	movs	r3, #128	@ 0x80
 8006d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d1e:	e20a      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a69      	ldr	r2, [pc, #420]	@ (8006ecc <UART_SetConfig+0x33c>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d130      	bne.n	8006d8c <UART_SetConfig+0x1fc>
 8006d2a:	4b67      	ldr	r3, [pc, #412]	@ (8006ec8 <UART_SetConfig+0x338>)
 8006d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d2e:	f003 0307 	and.w	r3, r3, #7
 8006d32:	2b05      	cmp	r3, #5
 8006d34:	d826      	bhi.n	8006d84 <UART_SetConfig+0x1f4>
 8006d36:	a201      	add	r2, pc, #4	@ (adr r2, 8006d3c <UART_SetConfig+0x1ac>)
 8006d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d3c:	08006d55 	.word	0x08006d55
 8006d40:	08006d5d 	.word	0x08006d5d
 8006d44:	08006d65 	.word	0x08006d65
 8006d48:	08006d6d 	.word	0x08006d6d
 8006d4c:	08006d75 	.word	0x08006d75
 8006d50:	08006d7d 	.word	0x08006d7d
 8006d54:	2300      	movs	r3, #0
 8006d56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d5a:	e1ec      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006d5c:	2304      	movs	r3, #4
 8006d5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d62:	e1e8      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006d64:	2308      	movs	r3, #8
 8006d66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d6a:	e1e4      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006d6c:	2310      	movs	r3, #16
 8006d6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d72:	e1e0      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006d74:	2320      	movs	r3, #32
 8006d76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d7a:	e1dc      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006d7c:	2340      	movs	r3, #64	@ 0x40
 8006d7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d82:	e1d8      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006d84:	2380      	movs	r3, #128	@ 0x80
 8006d86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d8a:	e1d4      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a4f      	ldr	r2, [pc, #316]	@ (8006ed0 <UART_SetConfig+0x340>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d130      	bne.n	8006df8 <UART_SetConfig+0x268>
 8006d96:	4b4c      	ldr	r3, [pc, #304]	@ (8006ec8 <UART_SetConfig+0x338>)
 8006d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d9a:	f003 0307 	and.w	r3, r3, #7
 8006d9e:	2b05      	cmp	r3, #5
 8006da0:	d826      	bhi.n	8006df0 <UART_SetConfig+0x260>
 8006da2:	a201      	add	r2, pc, #4	@ (adr r2, 8006da8 <UART_SetConfig+0x218>)
 8006da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da8:	08006dc1 	.word	0x08006dc1
 8006dac:	08006dc9 	.word	0x08006dc9
 8006db0:	08006dd1 	.word	0x08006dd1
 8006db4:	08006dd9 	.word	0x08006dd9
 8006db8:	08006de1 	.word	0x08006de1
 8006dbc:	08006de9 	.word	0x08006de9
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dc6:	e1b6      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006dc8:	2304      	movs	r3, #4
 8006dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dce:	e1b2      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006dd0:	2308      	movs	r3, #8
 8006dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dd6:	e1ae      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006dd8:	2310      	movs	r3, #16
 8006dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dde:	e1aa      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006de0:	2320      	movs	r3, #32
 8006de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006de6:	e1a6      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006de8:	2340      	movs	r3, #64	@ 0x40
 8006dea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dee:	e1a2      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006df0:	2380      	movs	r3, #128	@ 0x80
 8006df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006df6:	e19e      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a35      	ldr	r2, [pc, #212]	@ (8006ed4 <UART_SetConfig+0x344>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d130      	bne.n	8006e64 <UART_SetConfig+0x2d4>
 8006e02:	4b31      	ldr	r3, [pc, #196]	@ (8006ec8 <UART_SetConfig+0x338>)
 8006e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e06:	f003 0307 	and.w	r3, r3, #7
 8006e0a:	2b05      	cmp	r3, #5
 8006e0c:	d826      	bhi.n	8006e5c <UART_SetConfig+0x2cc>
 8006e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e14 <UART_SetConfig+0x284>)
 8006e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e14:	08006e2d 	.word	0x08006e2d
 8006e18:	08006e35 	.word	0x08006e35
 8006e1c:	08006e3d 	.word	0x08006e3d
 8006e20:	08006e45 	.word	0x08006e45
 8006e24:	08006e4d 	.word	0x08006e4d
 8006e28:	08006e55 	.word	0x08006e55
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e32:	e180      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006e34:	2304      	movs	r3, #4
 8006e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e3a:	e17c      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006e3c:	2308      	movs	r3, #8
 8006e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e42:	e178      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006e44:	2310      	movs	r3, #16
 8006e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e4a:	e174      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006e4c:	2320      	movs	r3, #32
 8006e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e52:	e170      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006e54:	2340      	movs	r3, #64	@ 0x40
 8006e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e5a:	e16c      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006e5c:	2380      	movs	r3, #128	@ 0x80
 8006e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e62:	e168      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a1b      	ldr	r2, [pc, #108]	@ (8006ed8 <UART_SetConfig+0x348>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d142      	bne.n	8006ef4 <UART_SetConfig+0x364>
 8006e6e:	4b16      	ldr	r3, [pc, #88]	@ (8006ec8 <UART_SetConfig+0x338>)
 8006e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e72:	f003 0307 	and.w	r3, r3, #7
 8006e76:	2b05      	cmp	r3, #5
 8006e78:	d838      	bhi.n	8006eec <UART_SetConfig+0x35c>
 8006e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e80 <UART_SetConfig+0x2f0>)
 8006e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e80:	08006e99 	.word	0x08006e99
 8006e84:	08006ea1 	.word	0x08006ea1
 8006e88:	08006ea9 	.word	0x08006ea9
 8006e8c:	08006eb1 	.word	0x08006eb1
 8006e90:	08006edd 	.word	0x08006edd
 8006e94:	08006ee5 	.word	0x08006ee5
 8006e98:	2300      	movs	r3, #0
 8006e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e9e:	e14a      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006ea0:	2304      	movs	r3, #4
 8006ea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ea6:	e146      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006ea8:	2308      	movs	r3, #8
 8006eaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eae:	e142      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006eb0:	2310      	movs	r3, #16
 8006eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eb6:	e13e      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006eb8:	cfff69f3 	.word	0xcfff69f3
 8006ebc:	58000c00 	.word	0x58000c00
 8006ec0:	11fff4ff 	.word	0x11fff4ff
 8006ec4:	40011000 	.word	0x40011000
 8006ec8:	58024400 	.word	0x58024400
 8006ecc:	40004400 	.word	0x40004400
 8006ed0:	40004800 	.word	0x40004800
 8006ed4:	40004c00 	.word	0x40004c00
 8006ed8:	40005000 	.word	0x40005000
 8006edc:	2320      	movs	r3, #32
 8006ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ee2:	e128      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006ee4:	2340      	movs	r3, #64	@ 0x40
 8006ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eea:	e124      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006eec:	2380      	movs	r3, #128	@ 0x80
 8006eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ef2:	e120      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4acb      	ldr	r2, [pc, #812]	@ (8007228 <UART_SetConfig+0x698>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d176      	bne.n	8006fec <UART_SetConfig+0x45c>
 8006efe:	4bcb      	ldr	r3, [pc, #812]	@ (800722c <UART_SetConfig+0x69c>)
 8006f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f02:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f06:	2b28      	cmp	r3, #40	@ 0x28
 8006f08:	d86c      	bhi.n	8006fe4 <UART_SetConfig+0x454>
 8006f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8006f10 <UART_SetConfig+0x380>)
 8006f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f10:	08006fb5 	.word	0x08006fb5
 8006f14:	08006fe5 	.word	0x08006fe5
 8006f18:	08006fe5 	.word	0x08006fe5
 8006f1c:	08006fe5 	.word	0x08006fe5
 8006f20:	08006fe5 	.word	0x08006fe5
 8006f24:	08006fe5 	.word	0x08006fe5
 8006f28:	08006fe5 	.word	0x08006fe5
 8006f2c:	08006fe5 	.word	0x08006fe5
 8006f30:	08006fbd 	.word	0x08006fbd
 8006f34:	08006fe5 	.word	0x08006fe5
 8006f38:	08006fe5 	.word	0x08006fe5
 8006f3c:	08006fe5 	.word	0x08006fe5
 8006f40:	08006fe5 	.word	0x08006fe5
 8006f44:	08006fe5 	.word	0x08006fe5
 8006f48:	08006fe5 	.word	0x08006fe5
 8006f4c:	08006fe5 	.word	0x08006fe5
 8006f50:	08006fc5 	.word	0x08006fc5
 8006f54:	08006fe5 	.word	0x08006fe5
 8006f58:	08006fe5 	.word	0x08006fe5
 8006f5c:	08006fe5 	.word	0x08006fe5
 8006f60:	08006fe5 	.word	0x08006fe5
 8006f64:	08006fe5 	.word	0x08006fe5
 8006f68:	08006fe5 	.word	0x08006fe5
 8006f6c:	08006fe5 	.word	0x08006fe5
 8006f70:	08006fcd 	.word	0x08006fcd
 8006f74:	08006fe5 	.word	0x08006fe5
 8006f78:	08006fe5 	.word	0x08006fe5
 8006f7c:	08006fe5 	.word	0x08006fe5
 8006f80:	08006fe5 	.word	0x08006fe5
 8006f84:	08006fe5 	.word	0x08006fe5
 8006f88:	08006fe5 	.word	0x08006fe5
 8006f8c:	08006fe5 	.word	0x08006fe5
 8006f90:	08006fd5 	.word	0x08006fd5
 8006f94:	08006fe5 	.word	0x08006fe5
 8006f98:	08006fe5 	.word	0x08006fe5
 8006f9c:	08006fe5 	.word	0x08006fe5
 8006fa0:	08006fe5 	.word	0x08006fe5
 8006fa4:	08006fe5 	.word	0x08006fe5
 8006fa8:	08006fe5 	.word	0x08006fe5
 8006fac:	08006fe5 	.word	0x08006fe5
 8006fb0:	08006fdd 	.word	0x08006fdd
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fba:	e0bc      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006fbc:	2304      	movs	r3, #4
 8006fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fc2:	e0b8      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006fc4:	2308      	movs	r3, #8
 8006fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fca:	e0b4      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006fcc:	2310      	movs	r3, #16
 8006fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fd2:	e0b0      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006fd4:	2320      	movs	r3, #32
 8006fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fda:	e0ac      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006fdc:	2340      	movs	r3, #64	@ 0x40
 8006fde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fe2:	e0a8      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006fe4:	2380      	movs	r3, #128	@ 0x80
 8006fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fea:	e0a4      	b.n	8007136 <UART_SetConfig+0x5a6>
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a8f      	ldr	r2, [pc, #572]	@ (8007230 <UART_SetConfig+0x6a0>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d130      	bne.n	8007058 <UART_SetConfig+0x4c8>
 8006ff6:	4b8d      	ldr	r3, [pc, #564]	@ (800722c <UART_SetConfig+0x69c>)
 8006ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ffa:	f003 0307 	and.w	r3, r3, #7
 8006ffe:	2b05      	cmp	r3, #5
 8007000:	d826      	bhi.n	8007050 <UART_SetConfig+0x4c0>
 8007002:	a201      	add	r2, pc, #4	@ (adr r2, 8007008 <UART_SetConfig+0x478>)
 8007004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007008:	08007021 	.word	0x08007021
 800700c:	08007029 	.word	0x08007029
 8007010:	08007031 	.word	0x08007031
 8007014:	08007039 	.word	0x08007039
 8007018:	08007041 	.word	0x08007041
 800701c:	08007049 	.word	0x08007049
 8007020:	2300      	movs	r3, #0
 8007022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007026:	e086      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007028:	2304      	movs	r3, #4
 800702a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800702e:	e082      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007030:	2308      	movs	r3, #8
 8007032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007036:	e07e      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007038:	2310      	movs	r3, #16
 800703a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800703e:	e07a      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007040:	2320      	movs	r3, #32
 8007042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007046:	e076      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007048:	2340      	movs	r3, #64	@ 0x40
 800704a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800704e:	e072      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007050:	2380      	movs	r3, #128	@ 0x80
 8007052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007056:	e06e      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a75      	ldr	r2, [pc, #468]	@ (8007234 <UART_SetConfig+0x6a4>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d130      	bne.n	80070c4 <UART_SetConfig+0x534>
 8007062:	4b72      	ldr	r3, [pc, #456]	@ (800722c <UART_SetConfig+0x69c>)
 8007064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007066:	f003 0307 	and.w	r3, r3, #7
 800706a:	2b05      	cmp	r3, #5
 800706c:	d826      	bhi.n	80070bc <UART_SetConfig+0x52c>
 800706e:	a201      	add	r2, pc, #4	@ (adr r2, 8007074 <UART_SetConfig+0x4e4>)
 8007070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007074:	0800708d 	.word	0x0800708d
 8007078:	08007095 	.word	0x08007095
 800707c:	0800709d 	.word	0x0800709d
 8007080:	080070a5 	.word	0x080070a5
 8007084:	080070ad 	.word	0x080070ad
 8007088:	080070b5 	.word	0x080070b5
 800708c:	2300      	movs	r3, #0
 800708e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007092:	e050      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007094:	2304      	movs	r3, #4
 8007096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800709a:	e04c      	b.n	8007136 <UART_SetConfig+0x5a6>
 800709c:	2308      	movs	r3, #8
 800709e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070a2:	e048      	b.n	8007136 <UART_SetConfig+0x5a6>
 80070a4:	2310      	movs	r3, #16
 80070a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070aa:	e044      	b.n	8007136 <UART_SetConfig+0x5a6>
 80070ac:	2320      	movs	r3, #32
 80070ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070b2:	e040      	b.n	8007136 <UART_SetConfig+0x5a6>
 80070b4:	2340      	movs	r3, #64	@ 0x40
 80070b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ba:	e03c      	b.n	8007136 <UART_SetConfig+0x5a6>
 80070bc:	2380      	movs	r3, #128	@ 0x80
 80070be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070c2:	e038      	b.n	8007136 <UART_SetConfig+0x5a6>
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a5b      	ldr	r2, [pc, #364]	@ (8007238 <UART_SetConfig+0x6a8>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d130      	bne.n	8007130 <UART_SetConfig+0x5a0>
 80070ce:	4b57      	ldr	r3, [pc, #348]	@ (800722c <UART_SetConfig+0x69c>)
 80070d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070d2:	f003 0307 	and.w	r3, r3, #7
 80070d6:	2b05      	cmp	r3, #5
 80070d8:	d826      	bhi.n	8007128 <UART_SetConfig+0x598>
 80070da:	a201      	add	r2, pc, #4	@ (adr r2, 80070e0 <UART_SetConfig+0x550>)
 80070dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070e0:	080070f9 	.word	0x080070f9
 80070e4:	08007101 	.word	0x08007101
 80070e8:	08007109 	.word	0x08007109
 80070ec:	08007111 	.word	0x08007111
 80070f0:	08007119 	.word	0x08007119
 80070f4:	08007121 	.word	0x08007121
 80070f8:	2302      	movs	r3, #2
 80070fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070fe:	e01a      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007100:	2304      	movs	r3, #4
 8007102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007106:	e016      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007108:	2308      	movs	r3, #8
 800710a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800710e:	e012      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007110:	2310      	movs	r3, #16
 8007112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007116:	e00e      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007118:	2320      	movs	r3, #32
 800711a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800711e:	e00a      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007120:	2340      	movs	r3, #64	@ 0x40
 8007122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007126:	e006      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007128:	2380      	movs	r3, #128	@ 0x80
 800712a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800712e:	e002      	b.n	8007136 <UART_SetConfig+0x5a6>
 8007130:	2380      	movs	r3, #128	@ 0x80
 8007132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a3f      	ldr	r2, [pc, #252]	@ (8007238 <UART_SetConfig+0x6a8>)
 800713c:	4293      	cmp	r3, r2
 800713e:	f040 80f8 	bne.w	8007332 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007142:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007146:	2b20      	cmp	r3, #32
 8007148:	dc46      	bgt.n	80071d8 <UART_SetConfig+0x648>
 800714a:	2b02      	cmp	r3, #2
 800714c:	f2c0 8082 	blt.w	8007254 <UART_SetConfig+0x6c4>
 8007150:	3b02      	subs	r3, #2
 8007152:	2b1e      	cmp	r3, #30
 8007154:	d87e      	bhi.n	8007254 <UART_SetConfig+0x6c4>
 8007156:	a201      	add	r2, pc, #4	@ (adr r2, 800715c <UART_SetConfig+0x5cc>)
 8007158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800715c:	080071df 	.word	0x080071df
 8007160:	08007255 	.word	0x08007255
 8007164:	080071e7 	.word	0x080071e7
 8007168:	08007255 	.word	0x08007255
 800716c:	08007255 	.word	0x08007255
 8007170:	08007255 	.word	0x08007255
 8007174:	080071f7 	.word	0x080071f7
 8007178:	08007255 	.word	0x08007255
 800717c:	08007255 	.word	0x08007255
 8007180:	08007255 	.word	0x08007255
 8007184:	08007255 	.word	0x08007255
 8007188:	08007255 	.word	0x08007255
 800718c:	08007255 	.word	0x08007255
 8007190:	08007255 	.word	0x08007255
 8007194:	08007207 	.word	0x08007207
 8007198:	08007255 	.word	0x08007255
 800719c:	08007255 	.word	0x08007255
 80071a0:	08007255 	.word	0x08007255
 80071a4:	08007255 	.word	0x08007255
 80071a8:	08007255 	.word	0x08007255
 80071ac:	08007255 	.word	0x08007255
 80071b0:	08007255 	.word	0x08007255
 80071b4:	08007255 	.word	0x08007255
 80071b8:	08007255 	.word	0x08007255
 80071bc:	08007255 	.word	0x08007255
 80071c0:	08007255 	.word	0x08007255
 80071c4:	08007255 	.word	0x08007255
 80071c8:	08007255 	.word	0x08007255
 80071cc:	08007255 	.word	0x08007255
 80071d0:	08007255 	.word	0x08007255
 80071d4:	08007247 	.word	0x08007247
 80071d8:	2b40      	cmp	r3, #64	@ 0x40
 80071da:	d037      	beq.n	800724c <UART_SetConfig+0x6bc>
 80071dc:	e03a      	b.n	8007254 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80071de:	f7fd ff71 	bl	80050c4 <HAL_RCCEx_GetD3PCLK1Freq>
 80071e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80071e4:	e03c      	b.n	8007260 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80071e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7fd ff80 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80071f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071f4:	e034      	b.n	8007260 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071f6:	f107 0318 	add.w	r3, r7, #24
 80071fa:	4618      	mov	r0, r3
 80071fc:	f7fe f8cc 	bl	8005398 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007204:	e02c      	b.n	8007260 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007206:	4b09      	ldr	r3, [pc, #36]	@ (800722c <UART_SetConfig+0x69c>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f003 0320 	and.w	r3, r3, #32
 800720e:	2b00      	cmp	r3, #0
 8007210:	d016      	beq.n	8007240 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007212:	4b06      	ldr	r3, [pc, #24]	@ (800722c <UART_SetConfig+0x69c>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	08db      	lsrs	r3, r3, #3
 8007218:	f003 0303 	and.w	r3, r3, #3
 800721c:	4a07      	ldr	r2, [pc, #28]	@ (800723c <UART_SetConfig+0x6ac>)
 800721e:	fa22 f303 	lsr.w	r3, r2, r3
 8007222:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007224:	e01c      	b.n	8007260 <UART_SetConfig+0x6d0>
 8007226:	bf00      	nop
 8007228:	40011400 	.word	0x40011400
 800722c:	58024400 	.word	0x58024400
 8007230:	40007800 	.word	0x40007800
 8007234:	40007c00 	.word	0x40007c00
 8007238:	58000c00 	.word	0x58000c00
 800723c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007240:	4b9d      	ldr	r3, [pc, #628]	@ (80074b8 <UART_SetConfig+0x928>)
 8007242:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007244:	e00c      	b.n	8007260 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007246:	4b9d      	ldr	r3, [pc, #628]	@ (80074bc <UART_SetConfig+0x92c>)
 8007248:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800724a:	e009      	b.n	8007260 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800724c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007250:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007252:	e005      	b.n	8007260 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007254:	2300      	movs	r3, #0
 8007256:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800725e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007260:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007262:	2b00      	cmp	r3, #0
 8007264:	f000 81de 	beq.w	8007624 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800726c:	4a94      	ldr	r2, [pc, #592]	@ (80074c0 <UART_SetConfig+0x930>)
 800726e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007272:	461a      	mov	r2, r3
 8007274:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007276:	fbb3 f3f2 	udiv	r3, r3, r2
 800727a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	685a      	ldr	r2, [r3, #4]
 8007280:	4613      	mov	r3, r2
 8007282:	005b      	lsls	r3, r3, #1
 8007284:	4413      	add	r3, r2
 8007286:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007288:	429a      	cmp	r2, r3
 800728a:	d305      	bcc.n	8007298 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007292:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007294:	429a      	cmp	r2, r3
 8007296:	d903      	bls.n	80072a0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007298:	2301      	movs	r3, #1
 800729a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800729e:	e1c1      	b.n	8007624 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072a2:	2200      	movs	r2, #0
 80072a4:	60bb      	str	r3, [r7, #8]
 80072a6:	60fa      	str	r2, [r7, #12]
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ac:	4a84      	ldr	r2, [pc, #528]	@ (80074c0 <UART_SetConfig+0x930>)
 80072ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	2200      	movs	r2, #0
 80072b6:	603b      	str	r3, [r7, #0]
 80072b8:	607a      	str	r2, [r7, #4]
 80072ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80072c2:	f7f9 f809 	bl	80002d8 <__aeabi_uldivmod>
 80072c6:	4602      	mov	r2, r0
 80072c8:	460b      	mov	r3, r1
 80072ca:	4610      	mov	r0, r2
 80072cc:	4619      	mov	r1, r3
 80072ce:	f04f 0200 	mov.w	r2, #0
 80072d2:	f04f 0300 	mov.w	r3, #0
 80072d6:	020b      	lsls	r3, r1, #8
 80072d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80072dc:	0202      	lsls	r2, r0, #8
 80072de:	6979      	ldr	r1, [r7, #20]
 80072e0:	6849      	ldr	r1, [r1, #4]
 80072e2:	0849      	lsrs	r1, r1, #1
 80072e4:	2000      	movs	r0, #0
 80072e6:	460c      	mov	r4, r1
 80072e8:	4605      	mov	r5, r0
 80072ea:	eb12 0804 	adds.w	r8, r2, r4
 80072ee:	eb43 0905 	adc.w	r9, r3, r5
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	469a      	mov	sl, r3
 80072fa:	4693      	mov	fp, r2
 80072fc:	4652      	mov	r2, sl
 80072fe:	465b      	mov	r3, fp
 8007300:	4640      	mov	r0, r8
 8007302:	4649      	mov	r1, r9
 8007304:	f7f8 ffe8 	bl	80002d8 <__aeabi_uldivmod>
 8007308:	4602      	mov	r2, r0
 800730a:	460b      	mov	r3, r1
 800730c:	4613      	mov	r3, r2
 800730e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007312:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007316:	d308      	bcc.n	800732a <UART_SetConfig+0x79a>
 8007318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800731a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800731e:	d204      	bcs.n	800732a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007326:	60da      	str	r2, [r3, #12]
 8007328:	e17c      	b.n	8007624 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007330:	e178      	b.n	8007624 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	69db      	ldr	r3, [r3, #28]
 8007336:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800733a:	f040 80c5 	bne.w	80074c8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800733e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007342:	2b20      	cmp	r3, #32
 8007344:	dc48      	bgt.n	80073d8 <UART_SetConfig+0x848>
 8007346:	2b00      	cmp	r3, #0
 8007348:	db7b      	blt.n	8007442 <UART_SetConfig+0x8b2>
 800734a:	2b20      	cmp	r3, #32
 800734c:	d879      	bhi.n	8007442 <UART_SetConfig+0x8b2>
 800734e:	a201      	add	r2, pc, #4	@ (adr r2, 8007354 <UART_SetConfig+0x7c4>)
 8007350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007354:	080073df 	.word	0x080073df
 8007358:	080073e7 	.word	0x080073e7
 800735c:	08007443 	.word	0x08007443
 8007360:	08007443 	.word	0x08007443
 8007364:	080073ef 	.word	0x080073ef
 8007368:	08007443 	.word	0x08007443
 800736c:	08007443 	.word	0x08007443
 8007370:	08007443 	.word	0x08007443
 8007374:	080073ff 	.word	0x080073ff
 8007378:	08007443 	.word	0x08007443
 800737c:	08007443 	.word	0x08007443
 8007380:	08007443 	.word	0x08007443
 8007384:	08007443 	.word	0x08007443
 8007388:	08007443 	.word	0x08007443
 800738c:	08007443 	.word	0x08007443
 8007390:	08007443 	.word	0x08007443
 8007394:	0800740f 	.word	0x0800740f
 8007398:	08007443 	.word	0x08007443
 800739c:	08007443 	.word	0x08007443
 80073a0:	08007443 	.word	0x08007443
 80073a4:	08007443 	.word	0x08007443
 80073a8:	08007443 	.word	0x08007443
 80073ac:	08007443 	.word	0x08007443
 80073b0:	08007443 	.word	0x08007443
 80073b4:	08007443 	.word	0x08007443
 80073b8:	08007443 	.word	0x08007443
 80073bc:	08007443 	.word	0x08007443
 80073c0:	08007443 	.word	0x08007443
 80073c4:	08007443 	.word	0x08007443
 80073c8:	08007443 	.word	0x08007443
 80073cc:	08007443 	.word	0x08007443
 80073d0:	08007443 	.word	0x08007443
 80073d4:	08007435 	.word	0x08007435
 80073d8:	2b40      	cmp	r3, #64	@ 0x40
 80073da:	d02e      	beq.n	800743a <UART_SetConfig+0x8aa>
 80073dc:	e031      	b.n	8007442 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073de:	f7fb fe7b 	bl	80030d8 <HAL_RCC_GetPCLK1Freq>
 80073e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80073e4:	e033      	b.n	800744e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073e6:	f7fb fe8d 	bl	8003104 <HAL_RCC_GetPCLK2Freq>
 80073ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80073ec:	e02f      	b.n	800744e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80073f2:	4618      	mov	r0, r3
 80073f4:	f7fd fe7c 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80073f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073fc:	e027      	b.n	800744e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073fe:	f107 0318 	add.w	r3, r7, #24
 8007402:	4618      	mov	r0, r3
 8007404:	f7fd ffc8 	bl	8005398 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800740c:	e01f      	b.n	800744e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800740e:	4b2d      	ldr	r3, [pc, #180]	@ (80074c4 <UART_SetConfig+0x934>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f003 0320 	and.w	r3, r3, #32
 8007416:	2b00      	cmp	r3, #0
 8007418:	d009      	beq.n	800742e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800741a:	4b2a      	ldr	r3, [pc, #168]	@ (80074c4 <UART_SetConfig+0x934>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	08db      	lsrs	r3, r3, #3
 8007420:	f003 0303 	and.w	r3, r3, #3
 8007424:	4a24      	ldr	r2, [pc, #144]	@ (80074b8 <UART_SetConfig+0x928>)
 8007426:	fa22 f303 	lsr.w	r3, r2, r3
 800742a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800742c:	e00f      	b.n	800744e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800742e:	4b22      	ldr	r3, [pc, #136]	@ (80074b8 <UART_SetConfig+0x928>)
 8007430:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007432:	e00c      	b.n	800744e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007434:	4b21      	ldr	r3, [pc, #132]	@ (80074bc <UART_SetConfig+0x92c>)
 8007436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007438:	e009      	b.n	800744e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800743a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800743e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007440:	e005      	b.n	800744e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007442:	2300      	movs	r3, #0
 8007444:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800744c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800744e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 80e7 	beq.w	8007624 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800745a:	4a19      	ldr	r2, [pc, #100]	@ (80074c0 <UART_SetConfig+0x930>)
 800745c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007460:	461a      	mov	r2, r3
 8007462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007464:	fbb3 f3f2 	udiv	r3, r3, r2
 8007468:	005a      	lsls	r2, r3, #1
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	085b      	lsrs	r3, r3, #1
 8007470:	441a      	add	r2, r3
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	fbb2 f3f3 	udiv	r3, r2, r3
 800747a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800747c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800747e:	2b0f      	cmp	r3, #15
 8007480:	d916      	bls.n	80074b0 <UART_SetConfig+0x920>
 8007482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007484:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007488:	d212      	bcs.n	80074b0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800748a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800748c:	b29b      	uxth	r3, r3
 800748e:	f023 030f 	bic.w	r3, r3, #15
 8007492:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007496:	085b      	lsrs	r3, r3, #1
 8007498:	b29b      	uxth	r3, r3
 800749a:	f003 0307 	and.w	r3, r3, #7
 800749e:	b29a      	uxth	r2, r3
 80074a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80074a2:	4313      	orrs	r3, r2
 80074a4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80074ac:	60da      	str	r2, [r3, #12]
 80074ae:	e0b9      	b.n	8007624 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80074b6:	e0b5      	b.n	8007624 <UART_SetConfig+0xa94>
 80074b8:	03d09000 	.word	0x03d09000
 80074bc:	003d0900 	.word	0x003d0900
 80074c0:	08007eb4 	.word	0x08007eb4
 80074c4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80074c8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80074cc:	2b20      	cmp	r3, #32
 80074ce:	dc49      	bgt.n	8007564 <UART_SetConfig+0x9d4>
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	db7c      	blt.n	80075ce <UART_SetConfig+0xa3e>
 80074d4:	2b20      	cmp	r3, #32
 80074d6:	d87a      	bhi.n	80075ce <UART_SetConfig+0xa3e>
 80074d8:	a201      	add	r2, pc, #4	@ (adr r2, 80074e0 <UART_SetConfig+0x950>)
 80074da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074de:	bf00      	nop
 80074e0:	0800756b 	.word	0x0800756b
 80074e4:	08007573 	.word	0x08007573
 80074e8:	080075cf 	.word	0x080075cf
 80074ec:	080075cf 	.word	0x080075cf
 80074f0:	0800757b 	.word	0x0800757b
 80074f4:	080075cf 	.word	0x080075cf
 80074f8:	080075cf 	.word	0x080075cf
 80074fc:	080075cf 	.word	0x080075cf
 8007500:	0800758b 	.word	0x0800758b
 8007504:	080075cf 	.word	0x080075cf
 8007508:	080075cf 	.word	0x080075cf
 800750c:	080075cf 	.word	0x080075cf
 8007510:	080075cf 	.word	0x080075cf
 8007514:	080075cf 	.word	0x080075cf
 8007518:	080075cf 	.word	0x080075cf
 800751c:	080075cf 	.word	0x080075cf
 8007520:	0800759b 	.word	0x0800759b
 8007524:	080075cf 	.word	0x080075cf
 8007528:	080075cf 	.word	0x080075cf
 800752c:	080075cf 	.word	0x080075cf
 8007530:	080075cf 	.word	0x080075cf
 8007534:	080075cf 	.word	0x080075cf
 8007538:	080075cf 	.word	0x080075cf
 800753c:	080075cf 	.word	0x080075cf
 8007540:	080075cf 	.word	0x080075cf
 8007544:	080075cf 	.word	0x080075cf
 8007548:	080075cf 	.word	0x080075cf
 800754c:	080075cf 	.word	0x080075cf
 8007550:	080075cf 	.word	0x080075cf
 8007554:	080075cf 	.word	0x080075cf
 8007558:	080075cf 	.word	0x080075cf
 800755c:	080075cf 	.word	0x080075cf
 8007560:	080075c1 	.word	0x080075c1
 8007564:	2b40      	cmp	r3, #64	@ 0x40
 8007566:	d02e      	beq.n	80075c6 <UART_SetConfig+0xa36>
 8007568:	e031      	b.n	80075ce <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800756a:	f7fb fdb5 	bl	80030d8 <HAL_RCC_GetPCLK1Freq>
 800756e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007570:	e033      	b.n	80075da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007572:	f7fb fdc7 	bl	8003104 <HAL_RCC_GetPCLK2Freq>
 8007576:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007578:	e02f      	b.n	80075da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800757a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800757e:	4618      	mov	r0, r3
 8007580:	f7fd fdb6 	bl	80050f0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007588:	e027      	b.n	80075da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800758a:	f107 0318 	add.w	r3, r7, #24
 800758e:	4618      	mov	r0, r3
 8007590:	f7fd ff02 	bl	8005398 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007594:	69fb      	ldr	r3, [r7, #28]
 8007596:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007598:	e01f      	b.n	80075da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800759a:	4b2d      	ldr	r3, [pc, #180]	@ (8007650 <UART_SetConfig+0xac0>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f003 0320 	and.w	r3, r3, #32
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d009      	beq.n	80075ba <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80075a6:	4b2a      	ldr	r3, [pc, #168]	@ (8007650 <UART_SetConfig+0xac0>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	08db      	lsrs	r3, r3, #3
 80075ac:	f003 0303 	and.w	r3, r3, #3
 80075b0:	4a28      	ldr	r2, [pc, #160]	@ (8007654 <UART_SetConfig+0xac4>)
 80075b2:	fa22 f303 	lsr.w	r3, r2, r3
 80075b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80075b8:	e00f      	b.n	80075da <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80075ba:	4b26      	ldr	r3, [pc, #152]	@ (8007654 <UART_SetConfig+0xac4>)
 80075bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075be:	e00c      	b.n	80075da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80075c0:	4b25      	ldr	r3, [pc, #148]	@ (8007658 <UART_SetConfig+0xac8>)
 80075c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075c4:	e009      	b.n	80075da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075cc:	e005      	b.n	80075da <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80075ce:	2300      	movs	r3, #0
 80075d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80075d8:	bf00      	nop
    }

    if (pclk != 0U)
 80075da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d021      	beq.n	8007624 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075e4:	4a1d      	ldr	r2, [pc, #116]	@ (800765c <UART_SetConfig+0xacc>)
 80075e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80075ea:	461a      	mov	r2, r3
 80075ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	085b      	lsrs	r3, r3, #1
 80075f8:	441a      	add	r2, r3
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007602:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007606:	2b0f      	cmp	r3, #15
 8007608:	d909      	bls.n	800761e <UART_SetConfig+0xa8e>
 800760a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800760c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007610:	d205      	bcs.n	800761e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007614:	b29a      	uxth	r2, r3
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	60da      	str	r2, [r3, #12]
 800761c:	e002      	b.n	8007624 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	2201      	movs	r2, #1
 8007628:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	2201      	movs	r2, #1
 8007630:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	2200      	movs	r2, #0
 8007638:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	2200      	movs	r2, #0
 800763e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007640:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007644:	4618      	mov	r0, r3
 8007646:	3748      	adds	r7, #72	@ 0x48
 8007648:	46bd      	mov	sp, r7
 800764a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800764e:	bf00      	nop
 8007650:	58024400 	.word	0x58024400
 8007654:	03d09000 	.word	0x03d09000
 8007658:	003d0900 	.word	0x003d0900
 800765c:	08007eb4 	.word	0x08007eb4

08007660 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800766c:	f003 0308 	and.w	r3, r3, #8
 8007670:	2b00      	cmp	r3, #0
 8007672:	d00a      	beq.n	800768a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	430a      	orrs	r2, r1
 8007688:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800768e:	f003 0301 	and.w	r3, r3, #1
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00a      	beq.n	80076ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	430a      	orrs	r2, r1
 80076aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b0:	f003 0302 	and.w	r3, r3, #2
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d00a      	beq.n	80076ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	430a      	orrs	r2, r1
 80076cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076d2:	f003 0304 	and.w	r3, r3, #4
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d00a      	beq.n	80076f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	430a      	orrs	r2, r1
 80076ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076f4:	f003 0310 	and.w	r3, r3, #16
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d00a      	beq.n	8007712 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	430a      	orrs	r2, r1
 8007710:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007716:	f003 0320 	and.w	r3, r3, #32
 800771a:	2b00      	cmp	r3, #0
 800771c:	d00a      	beq.n	8007734 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	689b      	ldr	r3, [r3, #8]
 8007724:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	430a      	orrs	r2, r1
 8007732:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800773c:	2b00      	cmp	r3, #0
 800773e:	d01a      	beq.n	8007776 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	430a      	orrs	r2, r1
 8007754:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800775a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800775e:	d10a      	bne.n	8007776 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	430a      	orrs	r2, r1
 8007774:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800777a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800777e:	2b00      	cmp	r3, #0
 8007780:	d00a      	beq.n	8007798 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	430a      	orrs	r2, r1
 8007796:	605a      	str	r2, [r3, #4]
  }
}
 8007798:	bf00      	nop
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b098      	sub	sp, #96	@ 0x60
 80077a8:	af02      	add	r7, sp, #8
 80077aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80077b4:	f7f9 ff22 	bl	80015fc <HAL_GetTick>
 80077b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f003 0308 	and.w	r3, r3, #8
 80077c4:	2b08      	cmp	r3, #8
 80077c6:	d12f      	bne.n	8007828 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80077cc:	9300      	str	r3, [sp, #0]
 80077ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077d0:	2200      	movs	r2, #0
 80077d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 f88e 	bl	80078f8 <UART_WaitOnFlagUntilTimeout>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d022      	beq.n	8007828 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ea:	e853 3f00 	ldrex	r3, [r3]
 80077ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	461a      	mov	r2, r3
 80077fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007800:	647b      	str	r3, [r7, #68]	@ 0x44
 8007802:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007804:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007806:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007808:	e841 2300 	strex	r3, r2, [r1]
 800780c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800780e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1e6      	bne.n	80077e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2220      	movs	r2, #32
 8007818:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007824:	2303      	movs	r3, #3
 8007826:	e063      	b.n	80078f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 0304 	and.w	r3, r3, #4
 8007832:	2b04      	cmp	r3, #4
 8007834:	d149      	bne.n	80078ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007836:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800783a:	9300      	str	r3, [sp, #0]
 800783c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800783e:	2200      	movs	r2, #0
 8007840:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 f857 	bl	80078f8 <UART_WaitOnFlagUntilTimeout>
 800784a:	4603      	mov	r3, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d03c      	beq.n	80078ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007858:	e853 3f00 	ldrex	r3, [r3]
 800785c:	623b      	str	r3, [r7, #32]
   return(result);
 800785e:	6a3b      	ldr	r3, [r7, #32]
 8007860:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007864:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	461a      	mov	r2, r3
 800786c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800786e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007870:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007872:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007874:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007876:	e841 2300 	strex	r3, r2, [r1]
 800787a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800787c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800787e:	2b00      	cmp	r3, #0
 8007880:	d1e6      	bne.n	8007850 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	3308      	adds	r3, #8
 8007888:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	e853 3f00 	ldrex	r3, [r3]
 8007890:	60fb      	str	r3, [r7, #12]
   return(result);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	f023 0301 	bic.w	r3, r3, #1
 8007898:	64bb      	str	r3, [r7, #72]	@ 0x48
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	3308      	adds	r3, #8
 80078a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078a2:	61fa      	str	r2, [r7, #28]
 80078a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a6:	69b9      	ldr	r1, [r7, #24]
 80078a8:	69fa      	ldr	r2, [r7, #28]
 80078aa:	e841 2300 	strex	r3, r2, [r1]
 80078ae:	617b      	str	r3, [r7, #20]
   return(result);
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d1e5      	bne.n	8007882 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2220      	movs	r2, #32
 80078ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078c6:	2303      	movs	r3, #3
 80078c8:	e012      	b.n	80078f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2220      	movs	r2, #32
 80078ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2220      	movs	r2, #32
 80078d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2200      	movs	r2, #0
 80078de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3758      	adds	r7, #88	@ 0x58
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	603b      	str	r3, [r7, #0]
 8007904:	4613      	mov	r3, r2
 8007906:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007908:	e04f      	b.n	80079aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800790a:	69bb      	ldr	r3, [r7, #24]
 800790c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007910:	d04b      	beq.n	80079aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007912:	f7f9 fe73 	bl	80015fc <HAL_GetTick>
 8007916:	4602      	mov	r2, r0
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	1ad3      	subs	r3, r2, r3
 800791c:	69ba      	ldr	r2, [r7, #24]
 800791e:	429a      	cmp	r2, r3
 8007920:	d302      	bcc.n	8007928 <UART_WaitOnFlagUntilTimeout+0x30>
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007928:	2303      	movs	r3, #3
 800792a:	e04e      	b.n	80079ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f003 0304 	and.w	r3, r3, #4
 8007936:	2b00      	cmp	r3, #0
 8007938:	d037      	beq.n	80079aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	2b80      	cmp	r3, #128	@ 0x80
 800793e:	d034      	beq.n	80079aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	2b40      	cmp	r3, #64	@ 0x40
 8007944:	d031      	beq.n	80079aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	69db      	ldr	r3, [r3, #28]
 800794c:	f003 0308 	and.w	r3, r3, #8
 8007950:	2b08      	cmp	r3, #8
 8007952:	d110      	bne.n	8007976 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	2208      	movs	r2, #8
 800795a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f000 f839 	bl	80079d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2208      	movs	r2, #8
 8007966:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2200      	movs	r2, #0
 800796e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	e029      	b.n	80079ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	69db      	ldr	r3, [r3, #28]
 800797c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007980:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007984:	d111      	bne.n	80079aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800798e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007990:	68f8      	ldr	r0, [r7, #12]
 8007992:	f000 f81f 	bl	80079d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2220      	movs	r2, #32
 800799a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80079a6:	2303      	movs	r3, #3
 80079a8:	e00f      	b.n	80079ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	69da      	ldr	r2, [r3, #28]
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	4013      	ands	r3, r2
 80079b4:	68ba      	ldr	r2, [r7, #8]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	bf0c      	ite	eq
 80079ba:	2301      	moveq	r3, #1
 80079bc:	2300      	movne	r3, #0
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	461a      	mov	r2, r3
 80079c2:	79fb      	ldrb	r3, [r7, #7]
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d0a0      	beq.n	800790a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80079c8:	2300      	movs	r3, #0
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3710      	adds	r7, #16
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
	...

080079d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b095      	sub	sp, #84	@ 0x54
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079e4:	e853 3f00 	ldrex	r3, [r3]
 80079e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	461a      	mov	r2, r3
 80079f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80079fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a02:	e841 2300 	strex	r3, r2, [r1]
 8007a06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d1e6      	bne.n	80079dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	3308      	adds	r3, #8
 8007a14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a16:	6a3b      	ldr	r3, [r7, #32]
 8007a18:	e853 3f00 	ldrex	r3, [r3]
 8007a1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a1e:	69fa      	ldr	r2, [r7, #28]
 8007a20:	4b1e      	ldr	r3, [pc, #120]	@ (8007a9c <UART_EndRxTransfer+0xc8>)
 8007a22:	4013      	ands	r3, r2
 8007a24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	3308      	adds	r3, #8
 8007a2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a36:	e841 2300 	strex	r3, r2, [r1]
 8007a3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d1e5      	bne.n	8007a0e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d118      	bne.n	8007a7c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	e853 3f00 	ldrex	r3, [r3]
 8007a56:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	f023 0310 	bic.w	r3, r3, #16
 8007a5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	461a      	mov	r2, r3
 8007a66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a68:	61bb      	str	r3, [r7, #24]
 8007a6a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a6c:	6979      	ldr	r1, [r7, #20]
 8007a6e:	69ba      	ldr	r2, [r7, #24]
 8007a70:	e841 2300 	strex	r3, r2, [r1]
 8007a74:	613b      	str	r3, [r7, #16]
   return(result);
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1e6      	bne.n	8007a4a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2220      	movs	r2, #32
 8007a80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007a90:	bf00      	nop
 8007a92:	3754      	adds	r7, #84	@ 0x54
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr
 8007a9c:	effffffe 	.word	0xeffffffe

08007aa0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b085      	sub	sp, #20
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d101      	bne.n	8007ab6 <HAL_UARTEx_DisableFifoMode+0x16>
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	e027      	b.n	8007b06 <HAL_UARTEx_DisableFifoMode+0x66>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2224      	movs	r2, #36	@ 0x24
 8007ac2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f022 0201 	bic.w	r2, r2, #1
 8007adc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007ae4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2220      	movs	r2, #32
 8007af8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b04:	2300      	movs	r3, #0
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3714      	adds	r7, #20
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr

08007b12 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b12:	b580      	push	{r7, lr}
 8007b14:	b084      	sub	sp, #16
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
 8007b1a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d101      	bne.n	8007b2a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007b26:	2302      	movs	r3, #2
 8007b28:	e02d      	b.n	8007b86 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2224      	movs	r2, #36	@ 0x24
 8007b36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f022 0201 	bic.w	r2, r2, #1
 8007b50:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	683a      	ldr	r2, [r7, #0]
 8007b62:	430a      	orrs	r2, r1
 8007b64:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 f850 	bl	8007c0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	68fa      	ldr	r2, [r7, #12]
 8007b72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2220      	movs	r2, #32
 8007b78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b84:	2300      	movs	r3, #0
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3710      	adds	r7, #16
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}

08007b8e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b8e:	b580      	push	{r7, lr}
 8007b90:	b084      	sub	sp, #16
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	6078      	str	r0, [r7, #4]
 8007b96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b9e:	2b01      	cmp	r3, #1
 8007ba0:	d101      	bne.n	8007ba6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007ba2:	2302      	movs	r3, #2
 8007ba4:	e02d      	b.n	8007c02 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2201      	movs	r2, #1
 8007baa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2224      	movs	r2, #36	@ 0x24
 8007bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	681a      	ldr	r2, [r3, #0]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f022 0201 	bic.w	r2, r2, #1
 8007bcc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	683a      	ldr	r2, [r7, #0]
 8007bde:	430a      	orrs	r2, r1
 8007be0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 f812 	bl	8007c0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	68fa      	ldr	r2, [r7, #12]
 8007bee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2220      	movs	r2, #32
 8007bf4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3710      	adds	r7, #16
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
	...

08007c0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b085      	sub	sp, #20
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d108      	bne.n	8007c2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007c2c:	e031      	b.n	8007c92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007c2e:	2310      	movs	r3, #16
 8007c30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007c32:	2310      	movs	r3, #16
 8007c34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	0e5b      	lsrs	r3, r3, #25
 8007c3e:	b2db      	uxtb	r3, r3
 8007c40:	f003 0307 	and.w	r3, r3, #7
 8007c44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	0f5b      	lsrs	r3, r3, #29
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	f003 0307 	and.w	r3, r3, #7
 8007c54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c56:	7bbb      	ldrb	r3, [r7, #14]
 8007c58:	7b3a      	ldrb	r2, [r7, #12]
 8007c5a:	4911      	ldr	r1, [pc, #68]	@ (8007ca0 <UARTEx_SetNbDataToProcess+0x94>)
 8007c5c:	5c8a      	ldrb	r2, [r1, r2]
 8007c5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007c62:	7b3a      	ldrb	r2, [r7, #12]
 8007c64:	490f      	ldr	r1, [pc, #60]	@ (8007ca4 <UARTEx_SetNbDataToProcess+0x98>)
 8007c66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c68:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c6c:	b29a      	uxth	r2, r3
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c74:	7bfb      	ldrb	r3, [r7, #15]
 8007c76:	7b7a      	ldrb	r2, [r7, #13]
 8007c78:	4909      	ldr	r1, [pc, #36]	@ (8007ca0 <UARTEx_SetNbDataToProcess+0x94>)
 8007c7a:	5c8a      	ldrb	r2, [r1, r2]
 8007c7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007c80:	7b7a      	ldrb	r2, [r7, #13]
 8007c82:	4908      	ldr	r1, [pc, #32]	@ (8007ca4 <UARTEx_SetNbDataToProcess+0x98>)
 8007c84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c86:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c8a:	b29a      	uxth	r2, r3
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007c92:	bf00      	nop
 8007c94:	3714      	adds	r7, #20
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr
 8007c9e:	bf00      	nop
 8007ca0:	08007ecc 	.word	0x08007ecc
 8007ca4:	08007ed4 	.word	0x08007ed4

08007ca8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b083      	sub	sp, #12
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d121      	bne.n	8007cfe <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681a      	ldr	r2, [r3, #0]
 8007cbe:	4b27      	ldr	r3, [pc, #156]	@ (8007d5c <FMC_SDRAM_Init+0xb4>)
 8007cc0:	4013      	ands	r3, r2
 8007cc2:	683a      	ldr	r2, [r7, #0]
 8007cc4:	6851      	ldr	r1, [r2, #4]
 8007cc6:	683a      	ldr	r2, [r7, #0]
 8007cc8:	6892      	ldr	r2, [r2, #8]
 8007cca:	4311      	orrs	r1, r2
 8007ccc:	683a      	ldr	r2, [r7, #0]
 8007cce:	68d2      	ldr	r2, [r2, #12]
 8007cd0:	4311      	orrs	r1, r2
 8007cd2:	683a      	ldr	r2, [r7, #0]
 8007cd4:	6912      	ldr	r2, [r2, #16]
 8007cd6:	4311      	orrs	r1, r2
 8007cd8:	683a      	ldr	r2, [r7, #0]
 8007cda:	6952      	ldr	r2, [r2, #20]
 8007cdc:	4311      	orrs	r1, r2
 8007cde:	683a      	ldr	r2, [r7, #0]
 8007ce0:	6992      	ldr	r2, [r2, #24]
 8007ce2:	4311      	orrs	r1, r2
 8007ce4:	683a      	ldr	r2, [r7, #0]
 8007ce6:	69d2      	ldr	r2, [r2, #28]
 8007ce8:	4311      	orrs	r1, r2
 8007cea:	683a      	ldr	r2, [r7, #0]
 8007cec:	6a12      	ldr	r2, [r2, #32]
 8007cee:	4311      	orrs	r1, r2
 8007cf0:	683a      	ldr	r2, [r7, #0]
 8007cf2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007cf4:	430a      	orrs	r2, r1
 8007cf6:	431a      	orrs	r2, r3
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	601a      	str	r2, [r3, #0]
 8007cfc:	e026      	b.n	8007d4c <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	69d9      	ldr	r1, [r3, #28]
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	6a1b      	ldr	r3, [r3, #32]
 8007d0e:	4319      	orrs	r1, r3
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d14:	430b      	orrs	r3, r1
 8007d16:	431a      	orrs	r2, r3
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	685a      	ldr	r2, [r3, #4]
 8007d20:	4b0e      	ldr	r3, [pc, #56]	@ (8007d5c <FMC_SDRAM_Init+0xb4>)
 8007d22:	4013      	ands	r3, r2
 8007d24:	683a      	ldr	r2, [r7, #0]
 8007d26:	6851      	ldr	r1, [r2, #4]
 8007d28:	683a      	ldr	r2, [r7, #0]
 8007d2a:	6892      	ldr	r2, [r2, #8]
 8007d2c:	4311      	orrs	r1, r2
 8007d2e:	683a      	ldr	r2, [r7, #0]
 8007d30:	68d2      	ldr	r2, [r2, #12]
 8007d32:	4311      	orrs	r1, r2
 8007d34:	683a      	ldr	r2, [r7, #0]
 8007d36:	6912      	ldr	r2, [r2, #16]
 8007d38:	4311      	orrs	r1, r2
 8007d3a:	683a      	ldr	r2, [r7, #0]
 8007d3c:	6952      	ldr	r2, [r2, #20]
 8007d3e:	4311      	orrs	r1, r2
 8007d40:	683a      	ldr	r2, [r7, #0]
 8007d42:	6992      	ldr	r2, [r2, #24]
 8007d44:	430a      	orrs	r2, r1
 8007d46:	431a      	orrs	r2, r3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	370c      	adds	r7, #12
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	ffff8000 	.word	0xffff8000

08007d60 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	60b9      	str	r1, [r7, #8]
 8007d6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d128      	bne.n	8007dc4 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	1e59      	subs	r1, r3, #1
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	3b01      	subs	r3, #1
 8007d86:	011b      	lsls	r3, r3, #4
 8007d88:	4319      	orrs	r1, r3
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	3b01      	subs	r3, #1
 8007d90:	021b      	lsls	r3, r3, #8
 8007d92:	4319      	orrs	r1, r3
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	68db      	ldr	r3, [r3, #12]
 8007d98:	3b01      	subs	r3, #1
 8007d9a:	031b      	lsls	r3, r3, #12
 8007d9c:	4319      	orrs	r1, r3
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	691b      	ldr	r3, [r3, #16]
 8007da2:	3b01      	subs	r3, #1
 8007da4:	041b      	lsls	r3, r3, #16
 8007da6:	4319      	orrs	r1, r3
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	695b      	ldr	r3, [r3, #20]
 8007dac:	3b01      	subs	r3, #1
 8007dae:	051b      	lsls	r3, r3, #20
 8007db0:	4319      	orrs	r1, r3
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	699b      	ldr	r3, [r3, #24]
 8007db6:	3b01      	subs	r3, #1
 8007db8:	061b      	lsls	r3, r3, #24
 8007dba:	430b      	orrs	r3, r1
 8007dbc:	431a      	orrs	r2, r3
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	609a      	str	r2, [r3, #8]
 8007dc2:	e02d      	b.n	8007e20 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	689a      	ldr	r2, [r3, #8]
 8007dc8:	4b19      	ldr	r3, [pc, #100]	@ (8007e30 <FMC_SDRAM_Timing_Init+0xd0>)
 8007dca:	4013      	ands	r3, r2
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	68d2      	ldr	r2, [r2, #12]
 8007dd0:	3a01      	subs	r2, #1
 8007dd2:	0311      	lsls	r1, r2, #12
 8007dd4:	68ba      	ldr	r2, [r7, #8]
 8007dd6:	6952      	ldr	r2, [r2, #20]
 8007dd8:	3a01      	subs	r2, #1
 8007dda:	0512      	lsls	r2, r2, #20
 8007ddc:	430a      	orrs	r2, r1
 8007dde:	431a      	orrs	r2, r3
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	68db      	ldr	r3, [r3, #12]
 8007de8:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	1e59      	subs	r1, r3, #1
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	3b01      	subs	r3, #1
 8007df8:	011b      	lsls	r3, r3, #4
 8007dfa:	4319      	orrs	r1, r3
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	3b01      	subs	r3, #1
 8007e02:	021b      	lsls	r3, r3, #8
 8007e04:	4319      	orrs	r1, r3
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	691b      	ldr	r3, [r3, #16]
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	041b      	lsls	r3, r3, #16
 8007e0e:	4319      	orrs	r1, r3
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	699b      	ldr	r3, [r3, #24]
 8007e14:	3b01      	subs	r3, #1
 8007e16:	061b      	lsls	r3, r3, #24
 8007e18:	430b      	orrs	r3, r1
 8007e1a:	431a      	orrs	r2, r3
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8007e20:	2300      	movs	r3, #0
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3714      	adds	r7, #20
 8007e26:	46bd      	mov	sp, r7
 8007e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2c:	4770      	bx	lr
 8007e2e:	bf00      	nop
 8007e30:	ff0f0fff 	.word	0xff0f0fff

08007e34 <memset>:
 8007e34:	4402      	add	r2, r0
 8007e36:	4603      	mov	r3, r0
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d100      	bne.n	8007e3e <memset+0xa>
 8007e3c:	4770      	bx	lr
 8007e3e:	f803 1b01 	strb.w	r1, [r3], #1
 8007e42:	e7f9      	b.n	8007e38 <memset+0x4>

08007e44 <__libc_init_array>:
 8007e44:	b570      	push	{r4, r5, r6, lr}
 8007e46:	4d0d      	ldr	r5, [pc, #52]	@ (8007e7c <__libc_init_array+0x38>)
 8007e48:	4c0d      	ldr	r4, [pc, #52]	@ (8007e80 <__libc_init_array+0x3c>)
 8007e4a:	1b64      	subs	r4, r4, r5
 8007e4c:	10a4      	asrs	r4, r4, #2
 8007e4e:	2600      	movs	r6, #0
 8007e50:	42a6      	cmp	r6, r4
 8007e52:	d109      	bne.n	8007e68 <__libc_init_array+0x24>
 8007e54:	4d0b      	ldr	r5, [pc, #44]	@ (8007e84 <__libc_init_array+0x40>)
 8007e56:	4c0c      	ldr	r4, [pc, #48]	@ (8007e88 <__libc_init_array+0x44>)
 8007e58:	f000 f818 	bl	8007e8c <_init>
 8007e5c:	1b64      	subs	r4, r4, r5
 8007e5e:	10a4      	asrs	r4, r4, #2
 8007e60:	2600      	movs	r6, #0
 8007e62:	42a6      	cmp	r6, r4
 8007e64:	d105      	bne.n	8007e72 <__libc_init_array+0x2e>
 8007e66:	bd70      	pop	{r4, r5, r6, pc}
 8007e68:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e6c:	4798      	blx	r3
 8007e6e:	3601      	adds	r6, #1
 8007e70:	e7ee      	b.n	8007e50 <__libc_init_array+0xc>
 8007e72:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e76:	4798      	blx	r3
 8007e78:	3601      	adds	r6, #1
 8007e7a:	e7f2      	b.n	8007e62 <__libc_init_array+0x1e>
 8007e7c:	08007ee4 	.word	0x08007ee4
 8007e80:	08007ee4 	.word	0x08007ee4
 8007e84:	08007ee4 	.word	0x08007ee4
 8007e88:	08007ee8 	.word	0x08007ee8

08007e8c <_init>:
 8007e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e8e:	bf00      	nop
 8007e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e92:	bc08      	pop	{r3}
 8007e94:	469e      	mov	lr, r3
 8007e96:	4770      	bx	lr

08007e98 <_fini>:
 8007e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e9a:	bf00      	nop
 8007e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e9e:	bc08      	pop	{r3}
 8007ea0:	469e      	mov	lr, r3
 8007ea2:	4770      	bx	lr
