

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_1'
================================================================
* Date:           Fri May 10 12:52:17 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_44 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.412 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       10|       10|         1|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %empty"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %phi_urem"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_urem_load = load i4 %phi_urem"   --->   Operation 11 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty"   --->   Operation 12 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%exitcond6010 = icmp_eq  i4 %p_load, i4 10"   --->   Operation 14 'icmp' 'exitcond6010' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%empty_28 = add i4 %p_load, i4 1"   --->   Operation 15 'add' 'empty_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6010, void %memset.loop.split, void %ARRAY_1_READ.exitStub"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul_load = load i8 %phi_mul"   --->   Operation 17 'load' 'phi_mul_load' <Predicate = (!exitcond6010)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6010)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%next_mul = add i8 %phi_mul_load, i8 22"   --->   Operation 19 'add' 'next_mul' <Predicate = (!exitcond6010)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul_load, i32 6, i32 7"   --->   Operation 20 'partselect' 'tmp' <Predicate = (!exitcond6010)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast21 = zext i2 %tmp"   --->   Operation 21 'zext' 'p_cast21' <Predicate = (!exitcond6010)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_30 = trunc i4 %phi_urem_load"   --->   Operation 22 'trunc' 'empty_30' <Predicate = (!exitcond6010)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %p_cast21"   --->   Operation 23 'getelementptr' 'arr_addr' <Predicate = (!exitcond6010)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %p_cast21"   --->   Operation 24 'getelementptr' 'arr_1_addr' <Predicate = (!exitcond6010)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %p_cast21"   --->   Operation 25 'getelementptr' 'arr_2_addr' <Predicate = (!exitcond6010)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_30, void %.case.2, i2 0, void %.case.0, i2 1, void %.case.1"   --->   Operation 26 'switch' 'switch_ln0' <Predicate = (!exitcond6010)> <Delay = 0.73>
ST_1 : Operation 27 [1/1] (0.67ns)   --->   "%store_ln0 = store i64 0, i2 %arr_1_addr"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond6010 & empty_30 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond6010 & empty_30 == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%store_ln0 = store i64 0, i2 %arr_addr"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond6010 & empty_30 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond6010 & empty_30 == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%store_ln0 = store i64 0, i2 %arr_2_addr"   --->   Operation 31 'store' 'store_ln0' <Predicate = (!exitcond6010 & empty_30 != 0 & empty_30 != 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond6010 & empty_30 != 0 & empty_30 != 1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%next_urem = add i4 %phi_urem_load, i4 1"   --->   Operation 33 'add' 'next_urem' <Predicate = (!exitcond6010)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%empty_29 = icmp_ult  i4 %next_urem, i4 3"   --->   Operation 34 'icmp' 'empty_29' <Predicate = (!exitcond6010)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.39ns)   --->   "%idx_urem = select i1 %empty_29, i4 %next_urem, i4 0"   --->   Operation 35 'select' 'idx_urem' <Predicate = (!exitcond6010)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %empty_28, i4 %empty"   --->   Operation 36 'store' 'store_ln0' <Predicate = (!exitcond6010)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %next_mul, i8 %phi_mul"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond6010)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %idx_urem, i4 %phi_urem"   --->   Operation 38 'store' 'store_ln0' <Predicate = (!exitcond6010)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!exitcond6010)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (exitcond6010)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.412ns
The critical path consists of the following:
	'alloca' operation ('phi_urem') [4]  (0.000 ns)
	'load' operation ('phi_urem_load') on local variable 'phi_urem' [12]  (0.000 ns)
	'add' operation ('next_urem') [39]  (0.797 ns)
	'icmp' operation ('empty_29') [40]  (0.797 ns)
	'select' operation ('idx_urem') [41]  (0.391 ns)
	'store' operation ('store_ln0') of variable 'idx_urem' on local variable 'phi_urem' [44]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
