//===- bolt/Target/PowerPC/PPCMCPlusBuilder.cpp -----------------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file provides PowerPC-specific MCPlus builder.
//
//===----------------------------------------------------------------------===//

#include "bolt/Target/PowerPC/PPCMCPlusBuilder.h"
#include "MCTargetDesc/PPCMCTargetDesc.h"
#include "bolt/Core/MCPlusBuilder.h"
#include "llvm/BinaryFormat/ELF.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCRegisterInfo.h"
#include <optional>
#include <string>
#define DEBUG_TYPE "bolt-ppc"
#include "llvm/Support/Debug.h"
#include "llvm/Support/raw_ostream.h"

using namespace llvm;
using namespace bolt;

static const MCSymbol *getBranchTargetSymbol(const MCInst &I) {
  // For B/BC the last operand is a branch target (expr)
  if (I.getNumOperands() == 0)
    return nullptr;
  const MCOperand &Op = I.getOperand(I.getNumOperands() - 1);
  if (!Op.isExpr())
    return nullptr;
  if (auto *SymRef = dyn_cast<MCSymbolRefExpr>(Op.getExpr()))
    return &SymRef->getSymbol();
  return nullptr;
}

static inline unsigned opc(const MCInst &I) { return I.getOpcode(); }

void PPCMCPlusBuilder::createPushRegisters(MCInst &Inst1, MCInst &Inst2,
                                           MCPhysReg Reg1, MCPhysReg /*Reg2*/) {
  // Emit two NOPs (ori r0, r0, 0)
  Inst1.clear();
  Inst1.setOpcode(PPC::ORI);
  Inst1.addOperand(MCOperand::createReg(PPC::R0));
  Inst1.addOperand(MCOperand::createReg(PPC::R0));
  Inst1.addOperand(MCOperand::createImm(0));
  Inst2 = Inst1;
}

bool PPCMCPlusBuilder::shouldRecordCodeRelocation(unsigned Type) const {
  switch (Type) {
  case ELF::R_PPC64_REL24:
  case ELF::R_PPC64_REL14:
    return true;
  default:
    return false;
  }
}

// Sign-extend 24-bit field (BD/LI is 24 bits, multiplied by 4)
static inline int64_t signExtend24(int64_t v) {
  v &= 0x00ffffff;
  if (v & 0x00800000)
    v |= ~0x00ffffff;
  return v;
}

bool PPCMCPlusBuilder::evaluateBranch(const MCInst &I, uint64_t PC,
                                      uint64_t Size, uint64_t &Target) const {
  if (!hasPCRelOperand(I))
    return false;
  const int Op = getPCRelOperandNum(I);
  if (Op < 0 || !I.getOperand(Op).isImm())
    return false;

  int64_t wordDisp = I.getOperand(Op).getImm();   // units of 4 bytes
  int64_t byteDisp = signExtend24(wordDisp) << 2; // 24-bit signed * 4
  Target =
      PC + byteDisp; // PPC branches are relative to the branch insn address
  return true;
}

bool PPCMCPlusBuilder::evaluateMemOperandTarget(const MCInst &, uint64_t &,
                                                uint64_t, uint64_t) const {
  LLVM_DEBUG(dbgs() << "PPC: no PC-rel mem operand on this target\n");
  return false;
}

bool PPCMCPlusBuilder::hasPCRelOperand(const MCInst &I) const {
  return getPCRelOperandNum(I) >= 0;
}

int PPCMCPlusBuilder::getPCRelOperandNum(const MCInst &I) const {
  switch (I.getOpcode()) {
  // Relative direct call/branch – target is operand #0 in MC (Imm/Expr)
  case PPC::BL: // relative call
  case PPC::B:  // unconditional relative branch
    return 0;

  // Conditional relative branch: BO, BI, BD
  case PPC::BC:
    return 2;

  // Absolute branches/calls (AA=1) — no PC-relative operand
  case PPC::BLA:
  case PPC::BA:
    return -1;

  default:
    return -1;
  }
}

int PPCMCPlusBuilder::getMemoryOperandNo(const MCInst & /*Inst*/) const {
  return -1;
}

void PPCMCPlusBuilder::replaceBranchTarget(MCInst &Inst, const MCSymbol *TBB,
                                           MCContext *Ctx) const {
  const int OpNum = getPCRelOperandNum(Inst);
  if (OpNum < 0) {
    LLVM_DEBUG(dbgs() << "PPC: no PC-rel operand to replace in "
                      << Info->getName(Inst.getOpcode()) << "\n");
    return; // gracefully do nothing
  }
  Inst.getOperand(OpNum) =
      MCOperand::createExpr(MCSymbolRefExpr::create(TBB, *Ctx));
}

bool PPCMCPlusBuilder::isIndirectBranch(const MCInst &I) const {
  switch (I.getOpcode()) {
  case PPC::BCTR:
  case PPC::BCTRL:
  case PPC::BCLR:
  case PPC::BCLRL:
    return true;
  default:
    return false;
  }
}

const MCSymbol *PPCMCPlusBuilder::getTargetSymbol(const MCInst &Inst,
                                                  unsigned OpNum) const {
  (void)Inst;
  (void)OpNum;
  return nullptr;
}

bool PPCMCPlusBuilder::convertJmpToTailCall(MCInst &Inst) {
  switch (Inst.getOpcode()) {
  // Uncoditional direct branch -> add link bit
  case PPC::B: // relative
    Inst.setOpcode(PPC::BL);
    return true;
  case PPC::BA: // absolute
    Inst.setOpcode(PPC::BLA);
    return true;

  // Indirect branch via CTR -> add link bit
  case PPC::BCTR:
    Inst.setOpcode(PPC::BCTRL);
    return true;
  // Contitional branches
  default:
    return false;
  }
}

bool PPCMCPlusBuilder::isCall(const MCInst &I) const {
  switch (I.getOpcode()) {
  case PPC::BL:  // direct relative call
  case PPC::BLA: // direct absolute call
    return true;
  default:
    return false;
  }
}

bool PPCMCPlusBuilder::isBranch(const MCInst &I) const {
  switch (I.getOpcode()) {
  case PPC::B:     // unconditional branch
  case PPC::BL:    // branch with link (treated as call, but still a branch)
  case PPC::BLA:   // absolute branch with link
  case PPC::BC:    // conditional branch
  case PPC::BCL:   // conditional branch with link
  case PPC::BDNZ:  // decrement CTR and branch if not zero
  case PPC::BDNZL: // decrement CTR and branch with link
  case PPC::BCTR:  // branch to CTR
  case PPC::BCTRL: // branch to CTR with link
  case PPC::BLR:   // branch to LR
  case PPC::BLRL:  // branch to LR with link
    return true;
  default:
    return false;
  }
}

bool PPCMCPlusBuilder::isTailCall(const MCInst &I) const {
  (void)I;
  return false;
}

bool PPCMCPlusBuilder::isReturn(const MCInst &Inst) const {
  return Inst.getOpcode() == PPC::BLR;
}

bool PPCMCPlusBuilder::isConditionalBranch(const MCInst &I) const {
  switch (opc(I)) {
  case PPC::BC:  // branch conditional
  case PPC::BCL: // branch conditional to link
    return true;
  default:
    return false;
  }
}

bool PPCMCPlusBuilder::isUnconditionalBranch(const MCInst &I) const {
  switch (opc(I)) {
  case PPC::B:    // branch
  case PPC::BA:   // absolute branch
  case PPC::BCTR: // branch to CTR (no link) – often tail call
  case PPC::BCLR: // branch to LR  (no link)
    return true;
  default:
    return false;
  }
}

// Disable “conditional tail call” path for now.
const MCInst *PPCMCPlusBuilder::getConditionalTailCall(const MCInst &) const {
  return nullptr;
}

IndirectBranchType PPCMCPlusBuilder::analyzeIndirectBranch(
    MCInst &Instruction, InstructionIterator Begin, InstructionIterator End,
    const unsigned PtrSize, MCInst *&MemLocInstrOut, unsigned &BaseRegNumOut,
    unsigned &IndexRegNumOut, int64_t &DispValueOut, const MCExpr *&DispExprOut,
    MCInst *&PCRelBaseOut, MCInst *&FixedEntryLoadInstr) const {
  (void)Instruction;
  MemLocInstrOut = nullptr;
  BaseRegNumOut = 0;
  IndexRegNumOut = 0;
  DispValueOut = 0;
  DispExprOut = nullptr;
  PCRelBaseOut = nullptr;
  FixedEntryLoadInstr = nullptr;
  return IndirectBranchType::UNKNOWN;
}

bool PPCMCPlusBuilder::isNoop(const MCInst &Inst) const {
  // NOP on PPC is encoded as "ori r0, r0, 0"
  return Inst.getOpcode() == PPC::ORI && Inst.getOperand(0).isReg() &&
         Inst.getOperand(0).getReg() == PPC::R0 && Inst.getOperand(1).isReg() &&
         Inst.getOperand(1).getReg() == PPC::R0 && Inst.getOperand(2).isImm() &&
         Inst.getOperand(2).getImm() == 0;
}

void PPCMCPlusBuilder::createNoop(MCInst &Nop) const {
  Nop.clear();
  Nop.setOpcode(PPC::ORI);
  Nop.addOperand(MCOperand::createReg(PPC::R0)); // dst
  Nop.addOperand(MCOperand::createReg(PPC::R0)); // src
  Nop.addOperand(MCOperand::createImm(0));       // imm
}

bool PPCMCPlusBuilder::analyzeBranch(InstructionIterator Begin,
                                     InstructionIterator End,
                                     const MCSymbol *&Tgt,
                                     const MCSymbol *&Fallthrough,
                                     MCInst *&CondBr, MCInst *&UncondBr) const {
  Tgt = nullptr;
  Fallthrough = nullptr;
  CondBr = nullptr;
  UncondBr = nullptr;

  if (Begin == End)
    return false;

  // Look at the last instruction (canonical BOLT pattern)
  InstructionIterator I = End;
  --I;
  const MCInst &Last = *I;

  // Return (blr) → no branch terminator
  if (Last.getOpcode() == PPC::BLR) {
    return false;
  }

  if (isUnconditionalBranch(Last)) {
    UncondBr = const_cast<MCInst *>(&Last);
    Tgt = getBranchTargetSymbol(Last);
    // with an unconditional branch, there's no fall-through
    return false;
  }

  if (isConditionalBranch(Last)) {
    CondBr = const_cast<MCInst *>(&Last);
    Tgt = getBranchTargetSymbol(Last);
    // Assume the block has a fallthrough if no following unconditional branch.
    // (BOLT will compute actual fallthrough later once CFG is built.)
    return false;
  }

  // Otherwise: not a branch terminator (let caller treat as fallthrough/ret)
  return false;
}

bool PPCMCPlusBuilder::lowerTailCall(MCInst &Inst) { return false; }

uint64_t PPCMCPlusBuilder::analyzePLTEntry(MCInst &Instruction,
                                           InstructionIterator Begin,
                                           InstructionIterator End,
                                           uint64_t BeginPC) const {
  (void)Instruction;
  (void)Begin;
  (void)End;
  (void)BeginPC;
  return 0;
}

void PPCMCPlusBuilder::createLongTailCall(std::vector<MCInst> &Seq,
                                          const MCSymbol *Target,
                                          MCContext *Ctx) {
  (void)Seq;
  (void)Target;
  (void)Ctx;
}

using namespace llvm::ELF;

std::optional<Relocation>
PPCMCPlusBuilder::createRelocation(const MCFixup &Fixup,
                                   const MCAsmBackend &MAB) const {
  Relocation R;
  R.Offset = Fixup.getOffset();

  // Extract (Symbol, Addend) from the fixup expression.
  auto [RelSymbol, RelAddend] = extractFixupExpr(Fixup);
  if (!RelSymbol)
    return std::nullopt;

  R.Symbol = const_cast<MCSymbol *>(RelSymbol);

  const MCFixupKind Kind = Fixup.getKind();
  const MCFixupKindInfo FKI = MAB.getFixupKindInfo(Kind);
  llvm::StringRef Name = FKI.Name;

  // Make a lowercase copy for case-insensitive matching.
  std::string L = Name.lower();

  // Branch/call (24-bit) — BL/B
  if (Name.equals_insensitive("fixup_ppc_br24") ||
      Name.equals_insensitive("fixup_branch24") ||
      L.find("br24") != std::string::npos) {
    R.Type = ELF::R_PPC64_REL24;
    return R;
  }

  // Conditional branch (14-bit) — BC/BDNZ/…
  if (Name.equals_insensitive("fixup_ppc_brcond14") ||
      Name.equals_insensitive("fixup_branch14") ||
      L.find("br14") != std::string::npos ||
      L.find("cond14") != std::string::npos) {
    R.Type = ELF::R_PPC64_REL14;
    return R;
  }

  // Absolute addressing
  if (Name.equals_insensitive("fixup_ppc_addr16_lo") ||
      L.find("addr16_lo") != std::string::npos) {
    R.Type = ELF::R_PPC64_ADDR16_LO;
    return R;
  }
  if (Name.equals_insensitive("fixup_ppc_addr16_ha") ||
      L.find("addr16_ha") != std::string::npos) {
    R.Type = ELF::R_PPC64_ADDR16_HA;
    return R;
  }
  if (Name.equals_insensitive("fixup_ppc_addr32") ||
      L.find("addr32") != std::string::npos) {
    R.Type = ELF::R_PPC64_ADDR32;
    return R;
  }
  if (Name.equals_insensitive("fixup_ppc_addr64") ||
      L.find("addr64") != std::string::npos) {
    R.Type = ELF::R_PPC64_ADDR64;
    return R;
  }

  // TOC-related (match loosely)
  if (L.find("toc16_lo") != std::string::npos) {
    R.Type = ELF::R_PPC64_TOC16_LO;
    return R;
  }
  if (L.find("toc16_ha") != std::string::npos) {
    R.Type = ELF::R_PPC64_TOC16_HA;
    return R;
  }
  if (Name.equals_insensitive("fixup_ppc_toc") ||
      L.find("toc16") != std::string::npos) {
    // Generic TOC16 fallback if needed
    R.Type = ELF::R_PPC64_TOC16;
    return R;
  }

  if (L.find("toc16_lo_ds") != std::string::npos) {
    // TOC16_LO_DS can be optimized to R_GOTREL if tocOptimize is on
    R.Type = ELF::R_PPC64_TOC16_LO_DS;
    return R;
  }
  if (L.find("toc16_ds") != std::string::npos) {
    R.Type = ELF::R_PPC64_TOC16_DS;
    return R;
  }
  if (L.find("addr16_lo_ds") != std::string::npos) {
    R.Type = ELF::R_PPC64_ADDR16_LO_DS;
    return R;
  }
  if (L.find("addr16_ds") != std::string::npos) {
    R.Type = ELF::R_PPC64_ADDR16_DS;
    return R;
  }

  // --- Fallback heuristic: use PCRel + bit-size ---
  if (Fixup.isPCRel()) {
    switch (FKI.TargetSize) {
    case 24:
      R.Type = ELF::R_PPC64_REL24;
      return R;
    case 14:
      R.Type = ELF::R_PPC64_REL14;
      return R;
    default:
      break;
    }
  } else {
    switch (FKI.TargetSize) {
    case 16:
      R.Type = ELF::R_PPC64_ADDR16_LO;
      return R; // safest low-16 default
    case 32:
      R.Type = ELF::R_PPC64_ADDR32;
      return R;
    case 64:
      R.Type = ELF::R_PPC64_ADDR64;
      return R;
    default:
      break;
    }
  }

  LLVM_DEBUG(dbgs() << "PPC createRelocation: unhandled fixup kind '" << Name
                    << "', size=" << FKI.TargetSize
                    << ", isPCRel=" << Fixup.isPCRel() << "\n");
  return std::nullopt;
}

bool PPCMCPlusBuilder::isTOCRestoreAfterCall(const MCInst &I) const {
  LLVM_DEBUG({
    dbgs() << "TOC-RESTORE check: " << I.getOpcode() << " (";
    for (unsigned k = 0; k < I.getNumOperands(); ++k) {
      if (k)
        dbgs() << ", ";
      const auto &Op = I.getOperand(k);
      if (Op.isReg())
        dbgs() << Op.getReg(); // will print the reg number, not pretty
      else if (Op.isImm())
        dbgs() << Op.getImm();
      else
        dbgs() << "<op" << k << ">";
    }
    dbgs() << ")\n";
  });

  if (I.getOpcode() != PPC::LD)
    return false;

  auto isR1 = [](unsigned R) { return R == PPC::X1 || R == PPC::R1; };
  auto isR2 = [](unsigned R) { return R == PPC::X2 || R == PPC::R2; };

  // ld r2, 24(r1) -> (dst, imm, base)
  if (!I.getOperand(0).isReg() || !isR2(I.getOperand(0).getReg()))
    return false;
  if (!I.getOperand(1).isImm() || I.getOperand(1).getImm() != 24)
    return false;
  if (!I.getOperand(2).isReg() || !isR1(I.getOperand(2).getReg()))
    return false;

  return true;
}

namespace llvm {
namespace bolt {

MCPlusBuilder *createPowerPCMCPlusBuilder(const MCInstrAnalysis *Analysis,
                                          const MCInstrInfo *Info,
                                          const MCRegisterInfo *RegInfo,
                                          const MCSubtargetInfo *STI) {
  return new PPCMCPlusBuilder(Analysis, Info, RegInfo, STI);
}

} // namespace bolt
} // namespace llvm