\hypertarget{hpl__gpio_8c}{}\section{E\+:/\+Ha\+Ha\+Project/\+Atmel\+Xbee/\+A\+T\+Projects/\+Ha\+Ha/\+Ha\+Ha/hpl/gpio/hpl\+\_\+gpio.c File Reference}
\label{hpl__gpio_8c}\index{E\+:/\+Ha\+Ha\+Project/\+Atmel\+Xbee/\+A\+T\+Projects/\+Ha\+Ha/\+Ha\+Ha/hpl/gpio/hpl\+\_\+gpio.\+c@{E\+:/\+Ha\+Ha\+Project/\+Atmel\+Xbee/\+A\+T\+Projects/\+Ha\+Ha/\+Ha\+Ha/hpl/gpio/hpl\+\_\+gpio.\+c}}


S\+AM G\+P\+IO.  


{\ttfamily \#include $<$hpl\+\_\+gpio.\+h$>$}\newline
{\ttfamily \#include $<$utils\+\_\+assert.\+h$>$}\newline
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___h_p_l_gad0c9a05c8d3510204e45f6c292e39996}{\+\_\+gpio\+\_\+set\+\_\+direction} (const enum \hyperlink{group___h_p_l_ga6d50d8c4b17ff573c07340d4d7965bc1}{gpio\+\_\+port} port, const uint32\+\_\+t mask, const enum \hyperlink{group___h_p_l_gaccc7d029df9e5a96151a68e64f4be7e2}{gpio\+\_\+direction} direction)
\begin{DoxyCompactList}\small\item\em Set direction on port with mask. \end{DoxyCompactList}\item 
void \hyperlink{group___h_p_l_ga6dfca37dc99595ea4b013a931a35ba7f}{\+\_\+gpio\+\_\+set\+\_\+level} (const enum \hyperlink{group___h_p_l_ga6d50d8c4b17ff573c07340d4d7965bc1}{gpio\+\_\+port} port, const uint32\+\_\+t mask, const bool level)
\begin{DoxyCompactList}\small\item\em Set output level on port with mask. \end{DoxyCompactList}\item 
void \hyperlink{group___h_p_l_ga00df21e108dc46a00f686923d5cd731e}{\+\_\+gpio\+\_\+toggle\+\_\+level} (const enum \hyperlink{group___h_p_l_ga6d50d8c4b17ff573c07340d4d7965bc1}{gpio\+\_\+port} port, const uint32\+\_\+t mask)
\begin{DoxyCompactList}\small\item\em Change output level to the opposite with mask. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___h_p_l_gaaa9499706a1ad34050473faacabc89af}{\+\_\+gpio\+\_\+get\+\_\+level} (const enum \hyperlink{group___h_p_l_ga6d50d8c4b17ff573c07340d4d7965bc1}{gpio\+\_\+port} port)
\begin{DoxyCompactList}\small\item\em Get input levels on all port pins. \end{DoxyCompactList}\item 
void \hyperlink{group___h_p_l_gaa1ce064a63a47651bbb5a0de9faacc86}{\+\_\+gpio\+\_\+set\+\_\+pin\+\_\+pull\+\_\+mode} (const enum \hyperlink{group___h_p_l_ga6d50d8c4b17ff573c07340d4d7965bc1}{gpio\+\_\+port} port, const uint8\+\_\+t pin, const enum \hyperlink{group___h_p_l_gab9959d4bcdc5049e5898d5100ada3197}{gpio\+\_\+pull\+\_\+mode} pull\+\_\+mode)
\begin{DoxyCompactList}\small\item\em Set pin pull mode. \end{DoxyCompactList}\item 
void \hyperlink{group___h_p_l_gac04d9d84160742c076ff2c1063655cee}{\+\_\+gpio\+\_\+set\+\_\+pin\+\_\+function} (const uint32\+\_\+t gpio, const uint32\+\_\+t function)
\begin{DoxyCompactList}\small\item\em Set pin mux position. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+AM G\+P\+IO. 

Copyright (C) 2015-\/2016 Atmel Corporation. All rights reserved.