5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd fsm10.vcd -o fsm10.cdd -y lib -v fsm10.v -F fsm
3 0 $root $root NA 0 0 1
3 0 main main fsm10.v 1 58 1
2 1 53 8000c 1 3d 121002 0 0 1 2 102 $u1
1 clk 3 83000b 1 0 0 0 1 1 1102
1 reset 4 3000b 1 0 0 0 1 1 1002
1 head1 5 3000b 1 0 0 0 1 1 1102
1 head2 5 30012 1 0 0 0 1 1 2
1 tail1 6 3000b 1 0 0 0 1 1 1102
1 tail2 6 30012 1 0 0 0 1 1 2
1 valid1 7 3000b 1 0 0 0 1 1 1102
1 valid2 7 30013 1 0 0 0 1 1 2
4 1 0 0
3 0 fsm main.fsm1 lib/fsm.v 1 35 1
2 2 23 36003f 5 1 c 0 0 next_state
2 3 23 290032 1 32 4 0 0 STATE_IDLE
2 4 23 210032 6 1a 200cc 2 3 2 2 330a
2 5 23 210025 2 1 c 0 0 reset
2 6 23 21003f 6 19 201cc 4 5 2 2 330a
2 7 23 18001c 0 1 400 0 0 state
2 8 23 18003f 11 38 600e 6 7
2 9 23 110015 23 1 c 0 0 clock
2 10 23 9000f 0 2a 20000 0 0 1 2 2
2 11 23 90015 35 27 2100a 9 10 1 2 2
2 12 26 20006 c 3d 12600a 0 0 1 2 1102 $u2
2 13 25 230026 3 1 c 0 0 tail
2 14 25 230026 0 2a 20000 0 0 1 2 2
2 15 25 230026 3 29 20008 13 14 1 2 2
2 16 25 1a001e 3 1 c 0 0 valid
2 17 25 1a001e 0 2a 20000 0 0 1 2 2
2 18 25 1a001e 3 29 20008 16 17 1 2 2
2 19 25 120015 3 1 c 0 0 head
2 20 25 120015 0 2a 20000 0 0 1 2 2
2 21 25 120015 3 29 20008 19 20 1 2 2
2 22 25 9000d 5 1 c 0 0 state
2 23 25 9000d 0 2a 20000 0 0 1 2 2
2 24 25 9000d 5 29 20008 22 23 1 2 2
2 25 25 90015 6 2b 20008 21 24 1 2 2
2 26 25 9001e 6 2b 20008 18 25 1 2 2
2 27 25 90026 d 2b 2100a 15 26 1 2 2
2 28 0 0 5 1 f00e 0 0 next_state
2 29 0 0 5 1 f00e 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 2 1 0
1 STATE_HEAD 0 80000 1 0 31 0 2 1 1
1 STATE_DATA 0 80000 1 0 31 0 2 1 4
1 STATE_TAIL 0 80000 1 0 31 0 2 1 5
1 clock 9 a 1 0 0 0 1 1 1102
1 reset 10 a 1 0 0 0 1 1 1002
1 head 11 a 1 0 0 0 1 1 1102
1 tail 12 a 1 0 0 0 1 1 1102
1 valid 13 a 1 0 0 0 1 1 1102
1 state 20 3000b 1 0 1 0 2 1 330a
1 next_state 21 83000b 1 0 1 0 2 1 330a
4 29 29 29
4 28 28 28
4 8 11 11
4 11 8 0
4 12 27 0
4 27 12 0
6 29 28 1 02,04,04,,01,81,81030106
3 1 fsm.$u2 main.fsm1.$u2 lib/fsm.v 0 33 1
2 30 28 3d0046 1 32 4 0 0 STATE_IDLE
2 31 28 300039 1 32 8 0 0 STATE_HEAD
2 32 28 1f0039 3 1a 2010c 30 31 2 2 130a
2 33 28 28002b 3 1 c 0 0 head
2 34 28 200024 3 1 c 0 0 valid
2 35 28 20002b 3 8 2024c 33 34 1 2 11102
2 36 28 1f0046 3 19 2024c 32 35 2 2 130a
2 37 28 12001b 0 1 400 0 0 next_state
2 38 28 120046 3 37 e 36 37
2 39 29 3d0046 1 32 8 0 0 STATE_DATA
2 40 29 300039 1 32 8 0 0 STATE_TAIL
2 41 29 1f0039 1 1a 20208 39 40 2 2 300a
2 42 29 28002b 1 1 18 0 0 tail
2 43 29 200024 1 1 18 0 0 valid
2 44 29 20002b 1 8 20238 42 43 1 2 10002
2 45 29 1f0046 1 19 20238 41 44 2 2 300a
2 46 29 12001b 0 1 400 0 0 next_state
2 47 29 120046 1 37 2a 45 46
2 48 30 3d0046 0 32 10 0 0 STATE_DATA
2 49 30 300039 0 32 10 0 0 STATE_TAIL
2 50 30 1f0039 0 1a 20030 48 49 2 2 a
2 51 30 28002b 0 1 10 0 0 tail
2 52 30 200024 0 1 10 0 0 valid
2 53 30 20002b 0 8 20030 51 52 1 2 2
2 54 30 1f0046 0 19 20030 50 53 2 2 a
2 55 30 12001b 0 1 400 0 0 next_state
2 56 30 120046 0 37 22 54 55
2 57 31 3d0046 1 32 4 0 0 STATE_IDLE
2 58 31 300039 1 32 8 0 0 STATE_HEAD
2 59 31 1f0039 1 1a 20104 57 58 2 2 30a
2 60 31 28002b 1 1 4 0 0 head
2 61 31 200024 1 1 4 0 0 valid
2 62 31 20002b 1 8 20044 60 61 1 2 1102
2 63 31 1f0046 1 19 20044 59 62 2 2 30a
2 64 31 12001b 0 1 400 0 0 next_state
2 65 31 120046 1 37 6 63 64
2 66 31 5000e 1 32 8 0 0 STATE_TAIL
2 67 27 9000d d 1 e 0 0 state
2 68 31 0 2 2d 2020e 66 67 1 2 1102
2 69 30 5000e 1 32 8 0 0 STATE_DATA
2 70 30 0 2 2d 20206 69 67 1 2 102
2 71 29 5000e 1 32 8 0 0 STATE_HEAD
2 72 29 0 3 2d 2020e 71 67 1 2 1102
2 73 28 5000e 1 32 4 0 0 STATE_IDLE
2 74 28 0 6 2d 3114e 73 67 1 2 1102
4 65 0 0
4 68 65 0
4 56 0 0
4 70 56 68
4 47 0 0
4 72 47 70
4 38 0 0
4 74 38 72
3 0 fsm main.fsm2 lib/fsm.v 1 35 1
2 75 23 36003f 1 1 4 0 0 next_state
2 76 23 290032 1 32 4 0 0 STATE_IDLE
2 77 23 210032 2 1a 20044 75 76 2 2 30a
2 78 23 210025 2 1 c 0 0 reset
2 79 23 21003f 2 19 20144 77 78 2 2 30a
2 80 23 18001c 0 1 400 0 0 state
2 81 23 18003f 11 38 6006 79 80
2 82 23 110015 23 1 c 0 0 clock
2 83 23 9000f 0 2a 20000 0 0 1 2 2
2 84 23 90015 35 27 2100a 82 83 1 2 2
2 85 26 20006 4 3d 12600a 0 0 1 2 1102 $u2
2 86 25 230026 1 1 4 0 0 tail
2 87 25 230026 0 2a 20000 0 0 1 2 2
2 88 25 230026 1 29 20008 86 87 1 2 2
2 89 25 1a001e 1 1 4 0 0 valid
2 90 25 1a001e 0 2a 20000 0 0 1 2 2
2 91 25 1a001e 1 29 20008 89 90 1 2 2
2 92 25 120015 1 1 4 0 0 head
2 93 25 120015 0 2a 20000 0 0 1 2 2
2 94 25 120015 1 29 20008 92 93 1 2 2
2 95 25 9000d 2 1 4 0 0 state
2 96 25 9000d 0 2a 20000 0 0 1 2 2
2 97 25 9000d 2 29 20008 95 96 1 2 2
2 98 25 90015 2 2b 20008 94 97 1 2 2
2 99 25 9001e 2 2b 20008 91 98 1 2 2
2 100 25 90026 5 2b 2100a 88 99 1 2 2
2 101 0 0 1 1 f006 0 0 next_state
2 102 0 0 2 1 f006 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 2 1 0
1 STATE_HEAD 0 80000 1 0 31 0 2 1 1
1 STATE_DATA 0 80000 1 0 31 0 2 1 4
1 STATE_TAIL 0 80000 1 0 31 0 2 1 5
1 clock 9 a 1 0 0 0 1 1 1102
1 reset 10 a 1 0 0 0 1 1 1002
1 head 11 a 1 0 0 0 1 1 2
1 tail 12 a 1 0 0 0 1 1 2
1 valid 13 a 1 0 0 0 1 1 2
1 state 20 3000b 1 0 1 0 2 1 a
1 next_state 21 83000b 1 0 1 0 2 1 a
4 102 102 102
4 101 101 101
4 81 84 84
4 84 81 0
4 85 100 0
4 100 85 0
6 102 101 1 02,02,01,,01,
3 1 fsm.$u2 main.fsm2.$u2 lib/fsm.v 0 33 1
2 103 28 3d0046 1 32 4 0 0 STATE_IDLE
2 104 28 300039 1 32 8 0 0 STATE_HEAD
2 105 28 1f0039 1 1a 20104 103 104 2 2 30a
2 106 28 28002b 1 1 4 0 0 head
2 107 28 200024 1 1 4 0 0 valid
2 108 28 20002b 1 8 20044 106 107 1 2 1102
2 109 28 1f0046 1 19 20044 105 108 2 2 30a
2 110 28 12001b 0 1 400 0 0 next_state
2 111 28 120046 1 37 6 109 110
2 112 29 3d0046 0 32 10 0 0 STATE_DATA
2 113 29 300039 0 32 10 0 0 STATE_TAIL
2 114 29 1f0039 0 1a 20030 112 113 2 2 a
2 115 29 28002b 0 1 10 0 0 tail
2 116 29 200024 0 1 10 0 0 valid
2 117 29 20002b 0 8 20030 115 116 1 2 2
2 118 29 1f0046 0 19 20030 114 117 2 2 a
2 119 29 12001b 0 1 400 0 0 next_state
2 120 29 120046 0 37 22 118 119
2 121 30 3d0046 0 32 10 0 0 STATE_DATA
2 122 30 300039 0 32 10 0 0 STATE_TAIL
2 123 30 1f0039 0 1a 20030 121 122 2 2 a
2 124 30 28002b 0 1 10 0 0 tail
2 125 30 200024 0 1 10 0 0 valid
2 126 30 20002b 0 8 20030 124 125 1 2 2
2 127 30 1f0046 0 19 20030 123 126 2 2 a
2 128 30 12001b 0 1 400 0 0 next_state
2 129 30 120046 0 37 22 127 128
2 130 31 3d0046 0 32 10 0 0 STATE_IDLE
2 131 31 300039 0 32 10 0 0 STATE_HEAD
2 132 31 1f0039 0 1a 20030 130 131 2 2 a
2 133 31 28002b 0 1 10 0 0 head
2 134 31 200024 0 1 10 0 0 valid
2 135 31 20002b 0 8 20030 133 134 1 2 2
2 136 31 1f0046 0 19 20030 132 135 2 2 a
2 137 31 12001b 0 1 400 0 0 next_state
2 138 31 120046 0 37 22 136 137
2 139 31 5000e 1 32 8 0 0 STATE_TAIL
2 140 27 9000d 5 1 6 0 0 state
2 141 31 0 1 2d 20006 139 140 1 2 102
2 142 30 5000e 1 32 8 0 0 STATE_DATA
2 143 30 0 1 2d 20006 142 140 1 2 102
2 144 29 5000e 1 32 8 0 0 STATE_HEAD
2 145 29 0 1 2d 20006 144 140 1 2 102
2 146 28 5000e 1 32 4 0 0 STATE_IDLE
2 147 28 0 2 2d 3104e 146 140 1 2 1102
4 138 0 0
4 141 138 0
4 129 0 0
4 143 129 141
4 120 0 0
4 145 120 143
4 111 0 0
4 147 111 145
3 1 main.$u0 main.$u0 fsm10.v 0 51 1
3 1 main.$u1 main.$u1 fsm10.v 0 56 1
2 148 54 7000a 1 0 20004 0 0 1 4 0
2 149 54 10003 0 1 400 0 0 clk
2 150 54 1000a 1 37 11006 148 149
2 151 55 1c001e 23 1 1c 0 0 clk
2 152 55 1b001b 23 1b 2002c 151 0 1 2 1102
2 153 55 150017 0 1 400 0 0 clk
2 154 55 15001e 23 37 602e 152 153
2 155 55 120012 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 156 55 100013 47 2c 22000a 155 0 32 2 aa aa aa aa aa aa aa aa
4 154 156 156
4 156 154 0
4 150 156 156
