IEEE 754 - Adder/Subtractor
===========================

Written in verilog for compilers/simulators:

* `iverilog` Open Source Verilog simulator
    See: `make_windows.sh`

* `VCS` (Verilog Compiled Simulator)

Testing
=======

Succeded 4202 test, Failed 1350 tests
Sucess: 75.68%
