0.7
2020.2
Nov 18 2020
09:20:35
/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/clz.v,1647626533,verilog,,/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/fpadd_single.v,,clz,,,,,,,,
/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/fpadd_single.v,1647809888,verilog,,/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/testbench.v,,fpadd_single,,,,,,,,
/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/project_1_step1/project_1_step1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/testbench.v,1647809203,verilog,,,,testbench,,,,,,,,
