# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 480 6.4e-05 1024 0.049 1620 204800 56.1084 16.7813 368.028 521.953 963.093 963.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 480 6.4e-05 1024 0.049 1620 202752 56.1256 16.7854 423.05 519.28 1015.46 1015.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 480 6.4e-05 1024 0.049 1620 204800 56.1169 16.8041 445.459 522.102 1040.7 1040.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 480 6.4e-05 1024 0.049 1620 202752 55.9071 16.7556 411.627 519.366 1003.87 1004.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 480 6.4e-05 1024 0.049 1620 204800 56.515 17.3005 420.612 524.335 1018.99 1019.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 480 6.4e-05 1024 0.049 1620 200704 56.2862 16.7356 424.469 519.833 1017.54 1017.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 480 6.4e-05 1024 0.049 1620 199680 55.9627 16.6349 422.971 515.284 1011.07 1011.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 480 6.4e-05 1024 0.049 1620 196608 56.5545 16.6555 403.086 517.105 993.625 993.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 480 6.4e-05 1024 0.049 1620 196608 55.6119 16.4516 407.011 511.354 990.652 990.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 480 6.4e-05 1024 0.049 1620 192000 57.0387 16.6436 429.112 515.777 1018.79 1018.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 480 6.4e-05 1024 0.049 1620 180224 57.0728 16.2342 467.46 506.232 1047.22 1047.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 480 6.4e-05 1024 0.049 1620 206848 55.7791 16.7719 371.528 522.042 966.345 966.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 480 6.4e-05 1024 0.049 1620 207360 55.9102 16.8229 374.542 522.483 969.987 970.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 480 6.4e-05 1024 0.049 1620 208896 55.8404 16.8346 374.375 523.825 971.099 971.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 480 6.4e-05 1024 0.049 1620 204288 55.9317 17.0964 374.942 519.404 967.61 967.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 480 6.4e-05 1024 0.049 1620 204800 56.0851 16.7834 378.424 522.465 973.981 974.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 480 6.4e-05 1024 0.049 1620 202752 56.102 16.7537 432.825 519.422 1025.32 1025.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 480 6.4e-05 1024 0.049 1620 204800 56.0987 16.8519 426.975 522.585 1022.74 1022.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 480 6.4e-05 1024 0.049 1620 202752 55.9128 16.7198 452.702 519.815 1045.37 1045.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 480 6.4e-05 1024 0.049 1620 204800 56.4651 16.8868 452.872 524.234 1050.68 1050.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 480 6.4e-05 1024 0.049 1620 200704 56.2673 16.736 446.756 519.408 1039.39 1039.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 480 6.4e-05 1024 0.049 1620 199680 55.9824 16.634 435.189 515.246 1023.27 1023.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 480 6.4e-05 1024 0.049 1620 196608 56.5086 16.6813 410.695 516.755 1000.87 1001.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 480 6.4e-05 1024 0.049 1620 196608 55.5782 16.4221 482.943 511.694 1066.85 1067.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 480 6.4e-05 1024 0.049 1620 192000 57.0271 16.6473 474.331 515.824 1064.05 1064.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 480 6.4e-05 1024 0.049 1620 180224 57.0764 16.2714 402.941 506.343 982.862 983.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 480 6.4e-05 1024 0.049 1620 198656 56.9025 16.7814 338.304 522.522 934.735 934.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 480 6.4e-05 1024 0.049 1620 197120 57.3247 16.8218 373.974 522.535 970.881 971.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 480 6.4e-05 1024 0.049 1620 199680 57.0695 16.8445 353.78 523.522 951.437 951.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 480 6.4e-05 1024 0.049 1620 193536 57.3481 16.7544 349.761 519.752 943.833 944.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 480 6.4e-05 1024 0.049 1620 196608 57.3091 16.7752 351.498 522.159 947.963 948.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 480 6.4e-05 1024 0.049 1620 193536 57.3413 16.7524 436.659 519.351 1030.33 1030.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 480 6.4e-05 1024 0.049 1620 193536 57.2628 16.7463 305.266 519.806 899.302 899.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 480 6.4e-05 1024 0.049 1620 194560 57.6778 16.8044 420.313 522.493 1017.51 1017.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 480 6.4e-05 1024 0.049 1620 194560 57.6487 16.7875 296.567 522.294 893.519 893.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 480 6.4e-05 1024 0.049 1620 196608 56.7158 16.7158 398.107 519.242 991.01 991.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 480 6.4e-05 1024 0.049 1620 184320 57.3528 16.4249 269.596 511.694 855.287 855.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 480 6.4e-05 1024 0.049 1620 198400 57.4491 16.8825 420.963 524.178 1019.7 1019.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 480 6.4e-05 1024 0.049 1620 192000 57.0375 16.6635 288.362 515.883 878.168 878.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 480 6.4e-05 1024 0.049 1620 193536 57.2369 16.7395 525.244 519.886 1119.33 1119.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 480 6.4e-05 1024 0.049 1620 186368 58.6012 16.7199 329.772 519.924 925.23 925.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 480 6.4e-05 1024 0.049 1620 192000 57.0142 16.6363 498.189 515.724 1087.78 1087.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 480 6.4e-05 1024 0.049 1620 184320 58.2355 16.6365 324.773 515.878 915.749 915.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 480 6.4e-05 1024 0.049 1620 188416 57.8423 16.6441 472.937 516.665 1064.3 1064.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 480 6.4e-05 1024 0.049 1620 180224 57.062 16.2386 305.542 505.867 884.926 885.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 480 6.4e-05 1024 0.049 1620 184320 57.34 17.0679 404.085 511.351 990.067 990.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 480 6.4e-05 1024 0.049 1620 172032 56.4843 15.9241 267.333 494.982 834.949 835.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 480 6.4e-05 1024 0.049 1620 192000 57.0615 16.6564 439.814 515.874 1029.62 1029.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 480 6.4e-05 1024 0.049 1620 179200 59.1597 16.646 297.479 516.158 889.661 889.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 480 6.4e-05 1024 0.049 1632 200704 56.6354 16.7813 339.355 522.535 935.534 935.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 480 6.4e-05 1024 0.049 1632 199680 56.9096 16.8223 355.181 522.547 951.681 951.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 480 6.4e-05 1024 0.049 1632 199680 57.0859 16.8387 352.256 523.42 949.825 950.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 480 6.4e-05 1024 0.049 1632 196608 56.701 16.7156 223.26 519.459 816.358 816.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 480 6.4e-05 1024 0.049 1632 197120 56.8208 16.7506 399.633 519.778 993.206 993.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 480 6.4e-05 1024 0.049 1632 193536 57.2446 16.7737 250.19 519.827 844.256 844.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 480 6.4e-05 1024 0.049 1632 200704 56.6413 17.0302 387.802 522.448 984.142 984.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 480 6.4e-05 1024 0.049 1632 196608 56.524 17.0652 251.847 517.243 842.892 843.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 480 6.4e-05 1024 0.049 1632 198144 56.6742 16.7485 429.082 519.347 1022.08 1022.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 480 6.4e-05 1024 0.049 1632 193536 57.4387 16.7404 295.384 519.47 889.261 889.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 480 6.4e-05 1024 0.049 1632 199680 56.791 16.8092 409.665 522.609 1006.1 1006.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 480 6.4e-05 1024 0.049 1632 194560 57.6301 16.786 288.702 522.094 885.432 885.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 480 6.4e-05 1024 0.049 1632 196608 56.7055 16.7132 521.754 519.388 1114.79 1114.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 480 6.4e-05 1024 0.049 1632 184320 57.3488 16.4551 312.473 511.272 897.766 897.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 480 6.4e-05 1024 0.049 1632 198400 57.4694 16.8837 515.366 523.846 1113.78 1113.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 480 6.4e-05 1024 0.049 1632 192000 57.0155 16.6504 338.334 515.763 927.993 928.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 480 6.4e-05 1024 0.049 1632 193536 57.2449 16.9013 490.645 519.837 1084.85 1085.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 480 6.4e-05 1024 0.049 1632 186368 58.5444 17.3611 314.807 520.042 910.974 911.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 480 6.4e-05 1024 0.049 1632 192000 57.0109 16.6358 475.79 515.169 1064.83 1064.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 480 6.4e-05 1024 0.049 1632 184320 58.2544 16.6332 296.508 515.524 887.139 887.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 480 6.4e-05 1024 0.049 1632 196608 56.4914 17.7324 466.421 517.105 1057.98 1058.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 480 6.4e-05 1024 0.049 1632 180224 57.0854 16.2314 287.135 506.287 866.965 867.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 480 6.4e-05 1024 0.049 1625 202752 56.3594 17.5994 388.774 522.046 984.999 985.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 480 6.4e-05 1024 0.049 1625 202240 56.6009 16.8887 345.984 522.484 942.171 942.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 480 6.4e-05 1024 0.049 1625 199680 56.7887 16.8115 225.771 522.598 822.185 822.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 480 6.4e-05 1024 0.049 1625 202752 56.7065 16.8386 369.471 523.929 967.174 967.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 480 6.4e-05 1024 0.049 1625 196608 56.6898 16.7125 231.207 519.371 824.196 824.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 480 6.4e-05 1024 0.049 1625 200704 56.3532 16.7553 391.047 519.324 983.696 983.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 480 6.4e-05 1024 0.049 1625 200704 56.2753 16.7301 249.535 519.476 842.239 842.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 480 6.4e-05 1024 0.049 1625 200704 56.6512 16.7793 404.768 522.078 1000.5 1000.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 480 6.4e-05 1024 0.049 1625 196608 56.5181 17.2939 260.676 517.156 851.865 852.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 480 6.4e-05 1024 0.049 1625 198144 56.7105 16.7511 428.28 519.348 1021.31 1021.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 480 6.4e-05 1024 0.049 1625 193536 57.2699 16.7375 302.733 519.525 896.486 896.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 480 6.4e-05 1024 0.049 1625 199680 56.7785 16.8051 419.66 522.097 1015.56 1015.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 480 6.4e-05 1024 0.049 1625 194560 57.6453 16.8025 289.711 522.149 886.534 886.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 480 6.4e-05 1024 0.049 1625 196608 56.6752 16.7135 505.638 519.762 1099.01 1099.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 480 6.4e-05 1024 0.049 1625 184320 57.3462 16.4399 318.007 511.34 903.36 903.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 480 6.4e-05 1024 0.049 1625 204800 56.48 16.8878 524.578 524.232 1122.4 1122.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 480 6.4e-05 1024 0.049 1625 192000 57.0228 18.9286 329.606 515.885 921.67 921.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 480 6.4e-05 1024 0.049 1625 200704 56.2797 16.7399 501.608 519.475 1094.33 1094.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 480 6.4e-05 1024 0.049 1625 200704 56.2189 16.726 330.006 519.985 923.157 923.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 480 6.4e-05 1024 0.049 1625 192000 57.024 16.6339 465.635 515.296 1054.81 1054.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 480 6.4e-05 1024 0.049 1625 184320 58.2401 16.6298 295.993 515.447 886.536 886.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 480 6.4e-05 1024 0.049 1625 196608 56.5007 16.6508 454.839 516.628 1044.84 1045.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 480 6.4e-05 1024 0.049 1625 180224 57.0799 16.2384 292.652 506.051 872.243 872.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 480 6.4e-05 1024 0.049 1632 196608 57.2109 16.7875 332.183 522.001 928.412 928.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 480 6.4e-05 1024 0.049 1632 196608 57.32 16.7878 224.079 522.469 820.879 821.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 480 6.4e-05 1024 0.049 1632 197120 57.2764 16.8278 338.823 522.044 935.191 935.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 480 6.4e-05 1024 0.049 1632 194560 57.6832 16.81 216.108 522.546 813.366 813.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 480 6.4e-05 1024 0.049 1632 196608 57.6035 16.8457 366.998 523.869 965.54 965.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 480 6.4e-05 1024 0.049 1632 190464 57.8144 16.7939 229.527 519.82 824.178 824.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 480 6.4e-05 1024 0.049 1632 193536 57.3327 16.7483 357.472 519.697 951.475 951.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 480 6.4e-05 1024 0.049 1632 193536 57.239 16.7573 227.748 519.405 821.375 821.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 480 6.4e-05 1024 0.049 1632 193536 57.3493 16.7527 187.889 519.912 782.125 782.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 480 6.4e-05 1024 0.049 1632 196608 57.2596 16.782 362.3 522.011 958.574 958.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 480 6.4e-05 1024 0.049 1632 188416 57.8546 16.6501 230.517 517.167 822.408 822.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 480 6.4e-05 1024 0.049 1632 184320 57.3572 16.4252 188.69 511.696 774.395 774.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 480 6.4e-05 1024 0.049 1632 193536 57.3154 16.7974 518.921 519.351 1112.61 1112.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 480 6.4e-05 1024 0.049 1632 193536 57.2747 16.7403 327.604 519.534 921.38 921.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 480 6.4e-05 1024 0.049 1632 193536 57.3644 16.8161 271.639 519.547 865.588 865.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 480 6.4e-05 1024 0.049 1632 194560 57.6786 16.8694 483.408 522.175 1080.35 1080.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 480 6.4e-05 1024 0.049 1632 194560 57.6428 17.3384 324.613 522.091 921.912 922.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 480 6.4e-05 1024 0.049 1632 184320 58.2358 16.6318 259.182 515.331 849.6 849.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 480 6.4e-05 1024 0.049 1632 190464 57.8276 16.7123 452.046 519.366 1046.18 1046.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 480 6.4e-05 1024 0.049 1632 184320 57.3689 16.427 284.326 511.696 870.037 870.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 480 6.4e-05 1024 0.049 1632 184320 58.8707 16.7287 247.566 519.525 842.912 843.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 480 6.4e-05 1024 0.049 1632 198400 57.4691 16.8856 461.927 524.282 1060.79 1060.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 480 6.4e-05 1024 0.049 1632 192000 57.0187 16.6605 310.164 515.834 899.907 900.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 480 6.4e-05 1024 0.049 1632 192000 57.0946 16.6789 258.976 515.482 848.459 848.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 480 6.4e-05 1024 0.049 1632 193536 57.2338 16.9976 435.648 519.889 1029.99 1030.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 480 6.4e-05 1024 0.049 1632 186368 58.5932 16.7196 294.095 519.935 889.567 889.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 480 6.4e-05 1024 0.049 1632 193536 57.3624 16.7382 252.731 519.692 846.739 846.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 480 6.4e-05 1024 0.049 1632 192000 57.0325 16.6328 420.689 515.776 1010.36 1010.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 480 6.4e-05 1024 0.049 1632 184320 58.2499 16.6302 293.948 515.442 884.491 884.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 480 6.4e-05 1024 0.049 1632 161280 58.3304 15.9588 212.338 494.957 781.809 781.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 480 6.4e-05 1024 0.049 1632 188416 57.8092 16.8619 421.121 517.341 1013.36 1013.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 480 6.4e-05 1024 0.049 1632 180224 57.0684 16.2381 273.486 506.343 853.359 853.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 480 6.4e-05 1024 0.049 1632 172032 56.5021 15.9252 233.924 495.216 801.785 801.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 480 6.4e-05 1024 0.049 1640 190464 58.3397 16.7916 330.346 521.977 927.684 927.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 480 6.4e-05 1024 0.049 1640 188416 58.7115 16.7871 212.282 522.159 810.158 810.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 480 6.4e-05 1024 0.049 1640 192000 58.2192 16.8366 371.26 522.516 969.047 969.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 480 6.4e-05 1024 0.049 1640 189440 58.5041 16.8097 237.849 522.037 835.423 835.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 480 6.4e-05 1024 0.049 1640 184320 58.2972 16.6316 194.777 515.773 785.7 785.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 480 6.4e-05 1024 0.049 1640 190464 58.6849 16.8458 343.341 523.303 942.399 942.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 480 6.4e-05 1024 0.049 1640 184320 58.8408 16.7137 218.849 519.868 814.49 814.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 480 6.4e-05 1024 0.049 1640 184320 58.9405 16.7427 180.453 519.944 776.308 776.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 480 6.4e-05 1024 0.049 1640 189952 58.0438 16.749 499.172 519.71 1093.89 1094.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 480 6.4e-05 1024 0.049 1640 186368 58.6303 16.8072 306.785 519.779 902.227 902.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 480 6.4e-05 1024 0.049 1640 182784 59.3188 16.7588 244.633 519.552 840.484 840.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 480 6.4e-05 1024 0.049 1640 188416 58.7068 16.7839 457.204 522.097 1055.02 1055.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 480 6.4e-05 1024 0.049 1640 180224 59.1612 16.6679 276.026 516.661 868.74 868.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 480 6.4e-05 1024 0.049 1640 172032 59.4493 16.4255 214.697 511.689 802.479 802.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 480 6.4e-05 1024 0.049 1640 188928 58.2694 16.7514 471.87 519.91 1067.02 1067.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 480 6.4e-05 1024 0.049 1640 184320 58.939 16.7346 298.969 519.32 894.183 894.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 480 6.4e-05 1024 0.049 1640 179712 59.8226 16.7552 256.709 519.974 853.481 853.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 480 6.4e-05 1024 0.049 1640 184320 58.8945 16.7301 235.329 519.707 830.883 831.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 480 6.4e-05 1024 0.049 1640 189440 58.509 16.7997 442.044 521.978 1039.56 1039.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 480 6.4e-05 1024 0.049 1640 184320 59.282 16.7831 292.828 522.651 891.765 891.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 480 6.4e-05 1024 0.049 1640 184320 58.2142 16.632 246.767 515.915 837.749 837.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 480 6.4e-05 1024 0.049 1640 184320 59.405 16.8729 239.837 522.912 839.246 839.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 480 6.4e-05 1024 0.049 1640 184320 58.8281 17.0824 401.708 519.737 997.576 997.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 480 6.4e-05 1024 0.049 1640 172032 59.4198 16.676 269.518 511.693 857.528 857.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 480 6.4e-05 1024 0.049 1640 184320 58.8978 16.9472 239.286 520.068 835.421 835.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 480 6.4e-05 1024 0.049 1640 147456 60.3401 15.9243 180.767 495.46 752.712 752.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 480 6.4e-05 1024 0.049 1640 192000 58.515 16.8866 437.74 524.281 1037.64 1037.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 480 6.4e-05 1024 0.049 1640 179200 59.2186 16.8763 279.776 515.889 871.979 872.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 480 6.4e-05 1024 0.049 1640 172800 60.4316 16.6665 233.398 516.018 826.73 826.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 480 6.4e-05 1024 0.049 1640 179200 59.1711 16.6383 223.183 515.583 814.795 814.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 480 6.4e-05 1024 0.049 1632 192512 57.9657 16.815 358.202 522.418 955.629 955.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 480 6.4e-05 1024 0.049 1632 192512 58.0309 16.7858 233.611 522.164 830.812 830.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 480 6.4e-05 1024 0.049 1632 190464 57.8393 16.7158 201.384 519.377 795.54 795.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 480 6.4e-05 1024 0.049 1632 192000 58.2129 16.8202 341.792 522.428 939.474 939.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 480 6.4e-05 1024 0.049 1632 189440 58.4872 16.8046 222.234 522.689 820.446 820.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 480 6.4e-05 1024 0.049 1632 184320 58.3207 16.642 180.892 515.285 771.363 771.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 480 6.4e-05 1024 0.049 1632 193536 58.1868 16.9825 489.682 523.433 1088.51 1088.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 480 6.4e-05 1024 0.049 1632 190464 57.8299 16.8002 301.293 519.377 895.523 895.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 480 6.4e-05 1024 0.049 1632 184320 58.9631 16.737 235.686 519.351 830.958 831.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 480 6.4e-05 1024 0.049 1632 184320 57.379 16.425 199.763 511.64 785.435 785.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 480 6.4e-05 1024 0.049 1632 189952 58.066 16.7444 444.269 519.714 1039.01 1039.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 480 6.4e-05 1024 0.049 1632 186368 58.6392 16.7372 275.017 519.771 870.386 870.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 480 6.4e-05 1024 0.049 1632 182784 59.3485 16.7526 220.585 519.422 816.334 816.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 480 6.4e-05 1024 0.049 1632 186368 58.6069 16.7196 202.756 519.621 797.928 798.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 480 6.4e-05 1024 0.049 1632 192512 58.0135 16.7986 431.971 522.068 1029.07 1029.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 480 6.4e-05 1024 0.049 1632 188416 57.8316 16.6477 271.894 516.68 863.278 863.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 480 6.4e-05 1024 0.049 1632 184320 57.3463 16.4244 220.936 511.164 806.095 806.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 480 6.4e-05 1024 0.049 1632 180224 57.0942 16.2328 191.092 506.234 770.874 771.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 480 6.4e-05 1024 0.049 1632 188928 58.2624 16.7484 412.411 519.778 1007.42 1007.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 480 6.4e-05 1024 0.049 1632 184320 58.9477 16.7876 282.636 519.871 878.471 878.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 480 6.4e-05 1024 0.049 1632 179712 59.8204 16.7674 233.438 519.925 830.175 830.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 480 6.4e-05 1024 0.049 1632 184320 58.8911 16.8988 240.648 520.069 836.729 836.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 480 6.4e-05 1024 0.049 1632 189440 58.485 16.8165 407.716 522.119 1005.36 1005.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 480 6.4e-05 1024 0.049 1632 184320 59.3088 16.7866 287.941 522.679 886.936 887.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 480 6.4e-05 1024 0.049 1632 184320 58.2337 16.6789 238.258 515.879 829.268 829.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 480 6.4e-05 1024 0.049 1632 184320 59.3738 16.7959 223.154 522.802 822.343 822.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 480 6.4e-05 1024 0.049 1650 186368 58.9845 16.8212 360.293 522.117 958.438 958.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 480 6.4e-05 1024 0.049 1650 184320 59.3591 16.7834 234.541 522.585 833.491 833.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 480 6.4e-05 1024 0.049 1650 184320 58.8727 16.7265 201.545 519.872 797.241 797.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 480 6.4e-05 1024 0.049 1650 186880 59.1135 16.8209 339.232 522.051 937.44 937.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 480 6.4e-05 1024 0.049 1650 184320 59.372 16.8058 216.584 522.182 815.168 815.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 480 6.4e-05 1024 0.049 1650 176640 59.6988 16.6341 174.686 515.363 766.61 766.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 480 6.4e-05 1024 0.049 1650 184320 59.3292 16.8563 159.968 522.211 758.59 758.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 480 6.4e-05 1024 0.049 1650 187392 59.1401 16.8432 472.855 523.374 1072.44 1072.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 480 6.4e-05 1024 0.049 1650 184320 58.8429 16.7106 287.75 519.531 883.058 883.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 480 6.4e-05 1024 0.049 1650 184320 58.9542 16.7424 235.436 519.877 831.237 831.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 480 6.4e-05 1024 0.049 1650 172032 59.463 16.4214 187.078 511.651 774.837 775.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 480 6.4e-05 1024 0.049 1650 182784 59.3378 16.7499 423.648 519.832 1019.79 1019.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 480 6.4e-05 1024 0.049 1650 179200 59.7949 17.0432 263.632 519.887 860.579 860.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 480 6.4e-05 1024 0.049 1650 182784 59.354 16.7547 219.195 519.908 815.434 815.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 480 6.4e-05 1024 0.049 1650 172032 60.9664 16.7262 186.241 519.976 784.13 784.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 480 6.4e-05 1024 0.049 1650 184320 59.3467 16.7884 418.913 522.153 1017.42 1017.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 480 6.4e-05 1024 0.049 1650 180224 59.1559 16.6581 265.457 516.684 858.174 858.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 480 6.4e-05 1024 0.049 1650 172032 59.4019 16.4291 212.849 511.273 800.178 800.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 480 6.4e-05 1024 0.049 1650 163840 59.7468 16.2365 178.241 506.28 760.726 760.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 480 6.4e-05 1024 0.049 1650 184320 59.0662 16.7526 427.489 519.345 1022.88 1023.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 480 6.4e-05 1024 0.049 1650 184320 58.9685 16.7486 305.111 519.457 900.502 900.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 480 6.4e-05 1024 0.049 1650 179712 59.8241 16.7753 246.104 519.976 842.902 843.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 480 6.4e-05 1024 0.049 1650 184320 58.8797 16.7254 240.222 520.068 836.119 836.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 480 6.4e-05 1024 0.049 1650 161280 58.324 15.9568 193.644 495.492 763.64 763.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 480 6.4e-05 1024 0.049 1650 184320 59.383 16.8257 416.548 522.075 1015.05 1015.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 480 6.4e-05 1024 0.049 1650 184320 59.3145 16.7875 287.957 522.7 886.983 887.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 480 6.4e-05 1024 0.049 1650 168960 60.8937 16.6282 223.779 515.816 817.335 817.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 480 6.4e-05 1024 0.049 1650 184320 59.43 16.7916 226.342 522.289 825.073 825.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 480 6.4e-05 1024 0.049 1650 179200 59.1534 16.7259 210.937 515.666 802.71 802.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 480 6.4e-05 1024 0.049 1620 196608 57.1942 16.7847 350.075 522.533 946.811 946.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 480 6.4e-05 1024 0.049 1620 196608 57.2556 16.78 233.607 522.462 830.322 830.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 480 6.4e-05 1024 0.049 1620 190464 57.831 16.7588 185.419 519.38 779.613 779.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 480 6.4e-05 1024 0.049 1620 188416 57.8468 16.6441 166.625 517.039 758.378 758.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 480 6.4e-05 1024 0.049 1620 197120 57.2745 16.8251 491.52 522.481 1088.32 1088.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 480 6.4e-05 1024 0.049 1620 194560 57.681 16.7977 300.696 522.541 897.937 898.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 480 6.4e-05 1024 0.049 1620 192000 57.0135 16.6383 242.335 515.288 831.495 831.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 480 6.4e-05 1024 0.049 1620 194560 57.6428 16.7831 214.777 522.65 812.076 812.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 480 6.4e-05 1024 0.049 1620 196608 57.6028 16.8366 450.745 524.11 1049.52 1049.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 480 6.4e-05 1024 0.049 1620 190464 57.8248 16.7117 274.242 519.811 868.81 868.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 480 6.4e-05 1024 0.049 1620 193536 57.2887 16.7365 227.995 520.1 822.344 822.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 480 6.4e-05 1024 0.049 1620 184320 57.3646 16.4294 195.544 511.695 781.253 781.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 480 6.4e-05 1024 0.049 1620 184320 58.229 16.6358 170.206 515.389 760.675 760.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 480 6.4e-05 1024 0.049 1620 193536 57.3044 16.7648 421.614 519.195 1015.09 1015.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 480 6.4e-05 1024 0.049 1620 193536 57.2493 16.7328 268.135 519.473 861.819 862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 480 6.4e-05 1024 0.049 1620 193536 57.2987 16.7529 225.328 519.465 819.063 819.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 480 6.4e-05 1024 0.049 1620 186368 58.6095 16.7983 190.438 519.977 786.041 786.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 480 6.4e-05 1024 0.049 1620 179200 57.2525 17.1315 161.559 505.626 741.795 741.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 480 6.4e-05 1024 0.049 1620 196608 57.2675 16.7855 404.526 522.069 1000.87 1001.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 480 6.4e-05 1024 0.049 1620 188416 57.8371 16.6594 260.462 517.032 852.215 852.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 480 6.4e-05 1024 0.049 1620 184320 57.3767 16.4254 211.341 511.334 796.7 796.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 480 6.4e-05 1024 0.049 1620 180224 57.086 16.2734 189.584 505.844 769.005 769.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 480 6.4e-05 1024 0.049 1620 184320 59.4322 16.7923 178.374 522.919 777.735 777.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 480 6.4e-05 1024 0.049 1664 186368 58.9931 16.787 337.271 522.529 935.798 935.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 480 6.4e-05 1024 0.049 1664 184320 59.348 16.7822 217.635 522.065 816.053 816.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 480 6.4e-05 1024 0.049 1664 184320 58.8751 16.7149 181.369 519.876 777.055 777.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 480 6.4e-05 1024 0.049 1664 180224 59.1592 16.6472 160.778 517.054 753.863 754.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 480 6.4e-05 1024 0.049 1664 184320 59.4697 16.9243 452.542 522.038 1051.2 1051.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 480 6.4e-05 1024 0.049 1664 184320 59.3873 16.9166 277.979 522.601 877.103 877.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 480 6.4e-05 1024 0.049 1664 176640 59.6838 16.6398 219.093 515.298 810.937 811.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 480 6.4e-05 1024 0.049 1664 184320 59.3005 16.8066 202.587 522.214 801.132 801.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 480 6.4e-05 1024 0.049 1664 179200 59.2074 16.6513 180.123 515.387 771.595 771.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 480 6.4e-05 1024 0.049 1664 187392 59.1376 17.1827 426.929 523.51 1026.99 1027.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 480 6.4e-05 1024 0.049 1664 184320 58.838 16.7244 263.122 519.812 858.718 858.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 480 6.4e-05 1024 0.049 1664 184320 58.9634 16.7904 214.814 519.807 810.596 810.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 480 6.4e-05 1024 0.049 1664 172032 59.4638 16.4385 178.413 511.139 765.683 765.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 480 6.4e-05 1024 0.049 1664 168960 60.93 16.6292 153.846 515.445 747.065 747.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 480 6.4e-05 1024 0.049 1664 182784 59.3259 16.7473 387.311 519.765 983.366 983.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 480 6.4e-05 1024 0.049 1664 179200 59.8116 16.7483 241.399 519.468 837.652 837.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 480 6.4e-05 1024 0.049 1664 182784 59.3609 16.7545 208.296 524.57 809.2 809.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 480 6.4e-05 1024 0.049 1664 172032 60.9472 16.7209 173.5 519.463 770.855 771.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 480 6.4e-05 1024 0.049 1664 161280 60.305 16.2524 144.459 505.573 726.806 726.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 480 6.4e-05 1024 0.049 1664 184320 59.3672 16.7847 384.945 521.949 983.269 983.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 480 6.4e-05 1024 0.049 1664 180224 59.1633 16.6532 250.207 516.54 842.783 842.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 480 6.4e-05 1024 0.049 1664 172032 59.4394 16.4262 197.565 511.273 784.928 785.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 480 6.4e-05 1024 0.049 1664 163840 59.7506 16.2386 171.325 506.228 753.769 753.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 480 6.4e-05 1024 0.049 1664 184320 59.4197 16.7854 179.849 522.917 779.196 779.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 480 6.4e-05 1024 0.049 1664 147456 60.3383 15.9252 134.917 495.035 706.434 706.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 480 6.4e-05 1024 0.049 1664 166912 62.3378 16.8428 322.609 523.893 925.902 926.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 480 6.4e-05 1024 0.049 1664 165888 62.0446 16.7813 340.699 522.474 942.221 942.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 480 6.4e-05 1024 0.049 1664 163840 62.3883 16.7947 221.102 522.454 822.959 823.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 480 6.4e-05 1024 0.049 1664 159744 62.5311 16.7462 175.596 519.372 774.467 774.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 480 6.4e-05 1024 0.049 1664 155648 62.7276 16.6567 153.718 516.67 749.994 750.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 480 6.4e-05 1024 0.049 1664 163840 62.3639 16.7918 148.992 522.277 750.649 750.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 480 6.4e-05 1024 0.049 1664 147456 62.9513 16.427 124.683 511.511 715.792 715.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 480 6.4e-05 1024 0.049 1664 157696 62.7927 16.714 125.754 519.624 725.107 725.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 480 6.4e-05 1024 0.049 1664 147456 62.2425 16.5048 119.619 506.342 704.93 705.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 480 6.4e-05 1024 0.049 1620 186368 58.6075 16.7228 177.373 519.982 772.908 773.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 480 6.4e-05 1024 0.049 1664 172032 60.9992 16.7199 130.232 519.972 728.149 728.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 480 6.4e-05 1024 0.049 1650 161280 60.3201 16.2447 153.723 505.158 735.663 735.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 480 6.4e-05 1024 0.049 1632 179200 57.2988 16.2501 168.609 505.29 747.663 747.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 480 6.4e-05 1024 0.049 1632 188416 57.8937 16.8899 194.421 517.169 786.588 786.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 480 6.4e-05 1024 0.049 1632 153600 59.4093 15.9232 198.834 495.252 769.639 769.815
