From f69c7cb19a753b732d25da8e65c53a92078ba715 Mon Sep 17 00:00:00 2001
Message-Id: <f69c7cb19a753b732d25da8e65c53a92078ba715.1430272235.git.chang-joon.lee@intel.com>
In-Reply-To: <0282bce11918ec0dd0c4e7e3bd54e392c2b27a51.1430272235.git.chang-joon.lee@intel.com>
References: <0282bce11918ec0dd0c4e7e3bd54e392c2b27a51.1430272235.git.chang-joon.lee@intel.com>
From: Vidya Srinivas <vidya.srinivas@intel.com>
Date: Tue, 7 Apr 2015 14:51:24 +0530
Subject: [PATCH 08/10] FROM_UPSTREAM [VPG]: drm/i915: Read CHV_PLL_DW8 from
 the correct offset in chv update pll
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

commit 968040b23027e400854255311953207ac9233ddc
Author: Ville SyrjÃ¤lÃ¤ <ville.syrjala@linux.intel.com>
Date:   Wed Mar 11 22:52:08 2015 +0200

    drm/i915: Read CHV_PLL_DW8 from the correct offset

    We accidentally pass 'pipe' instead of 'port' to CHV_PLL_DW8() and
    with PIPE_C we end up at register offset 0x8320 which isn't the
    0x8020 we wanted. Fix it.

    The problem was fortunately caught by the sanity check in vlv_dpio_read():
    WARNING: CPU: 1 PID: 238 at ../drivers/gpu/drm/i915/intel_sideband.c:200 vlv_dpio_read+0x77/0x80 [i915]()
    DPIO read pipe C reg 0x8320 == 0xffffffff

    The problem got introduced with this commit:
     commit 71af07f91f12bbab96335e202c82525d31680960
     Author: Vijay Purushothaman <vijay.a.purushothaman@linux.intel.com>
     Date:   Thu Mar 5 19:33:08 2015 +0530

        drm/i915: Update prop, int co-eff and gain threshold for CHV

    Cc: Vijay Purushothaman <vijay.a.purushothaman@linux.intel.com>
   Signed-off-by: Ville SyrjÃ¤lÃ¤ <ville.syrjala@linux.intel.com>
    Reviewed-by: Todd Previte <tprevite@gmail.com>
    Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>

Issue: GMINL-8142
Change-Id: I675d0a8a9b041e3c2f6373684cf281682212c009
Upstream-repo: git://git.freedesktop.org/git/drm-intel
Upstream-commit: 968040b23027e400854255311953207ac9233ddc
Cc: Vijay Purushothaman <vijay.a.purushothaman@linux.intel.com>
Signed-off-by: Ville SyrjÃ¤lÃ¤ <ville.syrjala@linux.intel.com>
Reviewed-by: Todd Previte <tprevite@gmail.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
---
 drivers/gpu/drm/i915/intel_display.c |    2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
index 43bbfcf..d4692be 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -6616,7 +6616,7 @@ static void chv_update_pll(struct intel_crtc *crtc)
 	}
 	vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW6(port), loopfilter);
 
-	dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW8(pipe));
+	dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW8(port));
 	dpio_val &= ~DPIO_CHV_TDC_TARGET_CNT_MASK;
 	dpio_val |= (tribuf_calcntr << DPIO_CHV_TDC_TARGET_CNT_SHIFT);
 	vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW8(port), dpio_val);
-- 
1.7.9.5

