$date
	Sat Oct 31 00:16:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " En $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module g $end
$var wire 1 ' A1 $end
$var wire 1 ( A2 $end
$var wire 1 " En $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 % clk $end
$var wire 1 ) d $end
$var wire 1 * nK $end
$var wire 1 + nQ $end
$var wire 1 & reset $end
$var wire 1 ! Q $end
$scope module a $end
$var wire 1 ) D $end
$var wire 1 " En $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
1*
0(
0$
0#
0"
0&
0%
#2
1%
#3
0)
0'
1+
0!
0%
1&
#4
1%
#5
0%
1"
0&
#6
1%
#7
1)
1(
0%
1#
#8
0(
1'
0+
1!
1%
#9
0)
0'
0*
0%
1$
0#
#10
1+
0!
1%
#11
1)
1(
0%
1#
#12
0)
0(
0+
1!
1%
#13
1)
1'
1*
0%
0$
0#
0"
#14
1%
#15
0)
0'
0*
0%
1$
#16
1%
#17
1)
1'
1*
0%
0$
1#
#18
1%
#19
0%
#20
1%
#21
0%
#22
1%
#23
0%
#24
1%
#25
0%
