<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square'" level="0">
<item name = "Date">Fri May 10 12:48:03 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D3</item>
<item name = "Solution">comb_36 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">97, 97, 0.970 us, 0.970 us, 98, 98, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_437">fiat_25519_carry_square_Pipeline_1, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_444">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_463">fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, 16, 16, 0.160 us, 0.160 us, 16, 16, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_481">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 9, 9, 90.000 ns, 90.000 ns, 9, 9, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_498">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_518">fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, 5, 5, 50.000 ns, 50.000 ns, 5, 5, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_559">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2290, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 172, 2817, 5397, 0</column>
<column name="Memory">0, -, 438, 17, 0</column>
<column name="Multiplexer">-, -, -, 1037, -</column>
<column name="Register">-, -, 3370, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 6, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_437">fiat_25519_carry_square_Pipeline_1, 0, 0, 18, 130, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_444">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 0, 0, 409, 154, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_559">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 0, 0, 37, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_463">fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, 0, 4, 328, 458, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_481">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 0, 12, 245, 784, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_498">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, 0, 4, 384, 547, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_518">fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, 0, 0, 390, 1454, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_32ns_32ns_63_1_1_U142">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U143">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U144">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U145">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U146">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U147">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U148">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U149">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U150">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U151">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U152">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U153">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U154">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U155">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U156">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U157">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U158">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U159">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U160">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U161">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U162">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U163">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U164">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U165">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U166">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U167">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U168">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U169">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U170">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U171">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U172">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U173">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U174">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U175">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U176">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U177">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_6ns_32_1_1_U179">mul_32s_6ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U178">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U180">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_39ns_6ns_44_1_1_U181">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="arr_U">arr_RAM_AUTO_1R1W, 0, 128, 4, 0, 4, 64, 1, 256</column>
<column name="arr_1_U">arr_RAM_AUTO_1R1W, 0, 128, 4, 0, 4, 64, 1, 256</column>
<column name="arr_2_U">arr_RAM_AUTO_1R1W, 0, 128, 4, 0, 4, 64, 1, 256</column>
<column name="out1_w_U">out1_w_RAM_AUTO_1R1W, 0, 54, 5, 0, 10, 27, 1, 270</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln113_1_fu_1349_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_2_fu_1383_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_3_fu_1417_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_4_fu_1447_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_5_fu_1476_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_6_fu_1560_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_7_fu_1593_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_8_fu_1627_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_9_fu_1673_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln113_fu_1315_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln114_1_fu_1710_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_2_fu_1501_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_fu_1686_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln115_1_fu_1743_p2">+, 0, 0, 34, 27, 27</column>
<column name="add_ln115_2_fu_1507_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln115_fu_1723_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln116_fu_1513_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln117_fu_1519_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln118_1_fu_1525_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln118_fu_1530_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln119_1_fu_1535_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln119_fu_1540_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln120_1_fu_1643_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln120_fu_1647_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln121_fu_1653_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln122_fu_1659_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln60_1_fu_1138_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln60_2_fu_1144_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln60_3_fu_1150_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln60_fu_1132_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln61_1_fu_1163_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln61_2_fu_1219_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln61_3_fu_1227_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln61_4_fu_1550_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln61_fu_1157_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln62_1_fu_1183_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_2_fu_1234_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_3_fu_1242_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_4_fu_1189_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_5_fu_1259_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln62_fu_1177_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln64_1_fu_1209_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln64_2_fu_1253_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln64_fu_1203_p2">+, 0, 0, 64, 64, 64</column>
<column name="ap_block_state11_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">159, 35, 1, 35</column>
<column name="arr_1_address0">37, 7, 2, 14</column>
<column name="arr_1_address1">31, 6, 2, 12</column>
<column name="arr_1_ce0">26, 5, 1, 5</column>
<column name="arr_1_ce1">20, 4, 1, 4</column>
<column name="arr_1_d0">26, 5, 64, 320</column>
<column name="arr_1_d1">14, 3, 64, 192</column>
<column name="arr_1_we0">26, 5, 1, 5</column>
<column name="arr_2_address0">37, 7, 2, 14</column>
<column name="arr_2_address1">31, 6, 2, 12</column>
<column name="arr_2_ce0">26, 5, 1, 5</column>
<column name="arr_2_ce1">20, 4, 1, 4</column>
<column name="arr_2_d0">26, 5, 64, 320</column>
<column name="arr_2_d1">14, 3, 64, 192</column>
<column name="arr_2_we0">26, 5, 1, 5</column>
<column name="arr_address0">43, 8, 2, 16</column>
<column name="arr_address1">37, 7, 2, 14</column>
<column name="arr_ce0">26, 5, 1, 5</column>
<column name="arr_ce1">20, 4, 1, 4</column>
<column name="arr_d0">31, 6, 64, 384</column>
<column name="arr_d1">14, 3, 64, 192</column>
<column name="arr_we0">26, 5, 1, 5</column>
<column name="grp_fu_727_p0">20, 4, 32, 128</column>
<column name="grp_fu_727_p1">14, 3, 7, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="out1_w_address0">37, 7, 4, 28</column>
<column name="out1_w_address1">31, 6, 4, 24</column>
<column name="out1_w_ce0">14, 3, 1, 3</column>
<column name="out1_w_d0">31, 6, 27, 162</column>
<column name="out1_w_d1">31, 6, 27, 162</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln114_2_reg_2300">25, 0, 25, 0</column>
<column name="add_ln115_2_reg_2306">26, 0, 26, 0</column>
<column name="add_ln116_reg_2311">25, 0, 25, 0</column>
<column name="add_ln117_reg_2316">26, 0, 26, 0</column>
<column name="add_ln118_reg_2321">25, 0, 25, 0</column>
<column name="add_ln119_reg_2326">26, 0, 26, 0</column>
<column name="add_ln120_reg_2339">25, 0, 25, 0</column>
<column name="add_ln121_reg_2344">26, 0, 26, 0</column>
<column name="add_ln122_reg_2349">25, 0, 25, 0</column>
<column name="add_ln60_3_reg_2174">64, 0, 64, 0</column>
<column name="add_ln61_1_reg_2184">64, 0, 64, 0</column>
<column name="add_ln61_3_reg_2259">64, 0, 64, 0</column>
<column name="add_ln61_reg_2179">64, 0, 64, 0</column>
<column name="add_ln62_3_reg_2269">64, 0, 64, 0</column>
<column name="add_ln62_4_reg_2204">64, 0, 64, 0</column>
<column name="add_ln62_reg_2199">64, 0, 64, 0</column>
<column name="add_ln64_1_reg_2219">64, 0, 64, 0</column>
<column name="add_ln64_2_reg_2279">64, 0, 64, 0</column>
<column name="ap_CS_fsm">34, 0, 34, 0</column>
<column name="arg1_r_1_3_0279_loc_fu_178">31, 0, 31, 0</column>
<column name="arg1_r_2_3_0283_loc_fu_194">31, 0, 31, 0</column>
<column name="arr_1_load_1_reg_2239">64, 0, 64, 0</column>
<column name="arr_1_load_2_reg_2249">64, 0, 64, 0</column>
<column name="arr_2_load_1_reg_2234">64, 0, 64, 0</column>
<column name="arr_2_load_2_reg_2244">64, 0, 64, 0</column>
<column name="arr_load_3_reg_2229">64, 0, 64, 0</column>
<column name="arr_load_reg_2002">64, 0, 64, 0</column>
<column name="empty_36_reg_1922">31, 0, 31, 0</column>
<column name="empty_37_reg_1955">31, 0, 31, 0</column>
<column name="empty_38_reg_1966">31, 0, 31, 0</column>
<column name="empty_39_reg_1971">31, 0, 31, 0</column>
<column name="empty_40_reg_1976">31, 0, 31, 0</column>
<column name="empty_41_reg_1981">31, 0, 31, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_437_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_444_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_559_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_463_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_481_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_498_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_518_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln113_6_reg_2290">38, 0, 38, 0</column>
<column name="mul16_reg_1927">32, 0, 32, 0</column>
<column name="mul202_reg_2074">64, 0, 64, 0</column>
<column name="mul211_reg_2079">64, 0, 64, 0</column>
<column name="mul219_reg_2007">32, 0, 32, 0</column>
<column name="mul221_reg_2084">64, 0, 64, 0</column>
<column name="mul229_reg_2089">64, 0, 64, 0</column>
<column name="mul237_reg_2094">64, 0, 64, 0</column>
<column name="mul244_reg_2018">32, 0, 32, 0</column>
<column name="mul246_reg_2099">64, 0, 64, 0</column>
<column name="mul254_reg_2104">64, 0, 64, 0</column>
<column name="mul262_reg_2109">64, 0, 64, 0</column>
<column name="mul290_reg_2124">64, 0, 64, 0</column>
<column name="mul299_reg_2129">64, 0, 64, 0</column>
<column name="mul316_reg_2040">32, 0, 32, 0</column>
<column name="mul318_reg_2139">64, 0, 64, 0</column>
<column name="mul325_reg_2144">64, 0, 64, 0</column>
<column name="mul344_reg_2154">64, 0, 64, 0</column>
<column name="mul353_reg_2159">64, 0, 64, 0</column>
<column name="mul360_reg_2164">64, 0, 64, 0</column>
<column name="mul369_reg_2169">64, 0, 64, 0</column>
<column name="mul3_reg_2114">63, 0, 64, 1</column>
<column name="mul45_reg_1986">32, 0, 32, 0</column>
<column name="mul4_reg_2119">63, 0, 64, 1</column>
<column name="mul5_reg_2134">63, 0, 64, 1</column>
<column name="mul6_reg_2149">63, 0, 64, 1</column>
<column name="tmp_reg_2354">1, 0, 1, 0</column>
<column name="trunc_ln113_10_reg_2295">25, 0, 25, 0</column>
<column name="trunc_ln113_15_reg_2334">39, 0, 39, 0</column>
<column name="trunc_ln113_reg_2284">26, 0, 26, 0</column>
<column name="trunc_ln1_reg_1908">62, 0, 62, 0</column>
<column name="trunc_ln61_1_reg_2194">25, 0, 25, 0</column>
<column name="trunc_ln61_2_reg_2254">25, 0, 25, 0</column>
<column name="trunc_ln61_reg_2189">25, 0, 25, 0</column>
<column name="trunc_ln62_1_reg_2214">26, 0, 26, 0</column>
<column name="trunc_ln62_2_reg_2264">26, 0, 26, 0</column>
<column name="trunc_ln62_reg_2209">26, 0, 26, 0</column>
<column name="trunc_ln64_1_reg_2224">25, 0, 25, 0</column>
<column name="trunc_ln64_reg_2274">25, 0, 25, 0</column>
<column name="trunc_ln_reg_1902">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
