Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'idea'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off
-c 100 -o idea_map.ncd idea.ngd idea.pcf 
Target Device  : xc3s500e
Target Package : fg320
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Sun Jan 06 01:12:33 2019
ERROR:Pack:18 - The design is too large for the given device and package. 
   Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device.

   NOTE: An NCD file will still be generated to allow you to examine the mapped
   design.  This file is intended for evaluation use only, and will not process
   successfully through PAR.

   This mapped NCD file can be used to evaluate how the design's logic has been
   mapped into FPGA logic resources.  It can also be used to analyze
   preliminary, logic-level (pre-route) timing with one of the Xilinx static
   timing analysis tools (TRCE or Timing Analyzer).

Design Summary
--------------
Number of errors:      2
Number of warnings:    0
Logic Utilization:
  Number of 4 input LUTs:            14,005 out of   9,312  150% (OVERMAPPED)
Logic Distribution:
  Number of occupied Slices:          7,325 out of   4,656  157% (OVERMAPPED)
    Number of Slices containing only related logic:   7,325 out of   7,325 100%
    Number of Slices containing unrelated logic:          0 out of   7,325   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      14,583 out of   9,312  156% (OVERMAPPED)
    Number used as logic:            14,005
    Number used as a route-thru:        578

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                256 out of     232  110% (OVERMAPPED)

Average Fanout of Non-Clock Nets:                2.26

Peak Memory Usage:  4690 MB
Total REAL time to MAP completion:  28 secs 
Total CPU time to MAP completion:   20 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------
ERROR:Pack:2310 - Too many comps of type "SLICEL" found to fit this device.
ERROR:Pack:18 - The design is too large for the given device and package. 
   Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device.

   NOTE: An NCD file will still be generated to allow you to examine the mapped
   design.  This file is intended for evaluation use only, and will not process
   successfully through PAR.

   This mapped NCD file can be used to evaluate how the design's logic has been
   mapped into FPGA logic resources.  It can also be used to analyze
   preliminary, logic-level (pre-route) timing with one of the Xilinx static
   timing analysis tools (TRCE or Timing Analyzer).

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| KEY<0>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<1>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<2>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<3>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<4>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<5>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<6>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<7>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<8>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<9>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<10>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<11>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<12>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<13>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<14>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<15>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<16>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<17>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<18>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<19>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<20>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<21>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<22>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<23>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<24>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<25>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<26>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<27>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<28>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<29>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<30>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<31>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<32>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<33>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<34>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<35>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<36>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<37>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<38>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<39>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<40>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<41>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<42>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<43>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<44>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<45>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<46>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<47>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<48>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<49>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<50>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<51>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<52>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<53>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<54>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<55>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<56>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<57>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<58>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<59>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<60>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<61>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<62>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<63>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<64>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<65>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<66>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<67>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<68>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<69>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<70>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<71>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<72>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<73>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<74>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<75>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<76>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<77>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<78>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<79>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<80>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<81>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<82>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<83>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<84>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<85>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<86>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<87>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<88>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<89>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<90>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<91>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<92>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<93>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<94>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<95>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<96>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<97>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<98>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<99>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<100>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<101>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<102>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<103>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<104>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<105>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<106>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<107>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<108>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<109>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<110>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<111>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<112>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<113>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<114>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<115>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<116>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<117>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<118>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<119>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<120>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<121>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<122>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<123>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<124>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<125>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<126>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| KEY<127>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<0>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<1>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<2>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<3>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<4>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<5>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<6>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<7>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<8>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<9>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<10>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<11>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<12>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<13>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<14>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_1<15>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<0>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<1>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<2>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<3>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<4>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<5>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<6>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<7>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<8>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<9>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<10>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<11>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<12>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<13>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<14>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_2<15>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<0>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<1>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<2>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<3>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<4>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<5>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<6>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<7>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<8>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<9>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<10>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<11>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<12>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<13>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<14>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_3<15>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<0>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<1>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<2>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<3>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<4>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<5>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<6>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<7>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<8>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<9>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<10>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<11>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<12>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<13>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<14>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| X_4<15>                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| Y_1<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<8>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<9>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<10>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<11>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<12>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<13>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<14>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_1<15>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<8>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<9>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<10>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<11>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<12>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<13>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<14>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_2<15>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<8>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<9>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<10>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<11>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<12>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<13>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<14>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_3<15>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<8>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<9>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<10>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<11>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<12>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<13>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<14>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Y_4<15>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
