{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702362738135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702362738135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 03:32:18 2023 " "Processing started: Tue Dec 12 03:32:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702362738135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362738135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362738135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702362738387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter32-comportamento " "Found design unit 1: shifter32-comportamento" {  } { { "shifter.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743544 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter32 " "Found entity 1: shifter32" {  } { { "shifter.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743546 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_ULA-comportamento " "Found design unit 1: UC_ULA-comportamento" {  } { { "UcULA.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UcULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743547 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_ULA " "Found entity 1: UC_ULA" {  } { { "UcULA.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UcULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleftextsig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleftextsig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2-comportamento " "Found design unit 1: shiftLeft2-comportamento" {  } { { "shiftLeftExtSig.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/shiftLeftExtSig.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743548 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "shiftLeftExtSig.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/shiftLeftExtSig.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ULASomaSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743548 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderopcodemips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderopcodemips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeDeControle-comportamento " "Found design unit 1: unidadeDeControle-comportamento" {  } { { "decoderOpcodeMips.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/decoderOpcodeMips.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743550 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeControle " "Found entity 1: unidadeDeControle" {  } { { "decoderOpcodeMips.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/decoderOpcodeMips.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-Behavioral " "Found design unit 1: muxGenerico4x1-Behavioral" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico4x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743551 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensaodesinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensaodesinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensaoDeSinal-comportamento " "Found design unit 1: extensaoDeSinal-comportamento" {  } { { "extensaoDeSinal.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/extensaoDeSinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743551 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensaoDeSinal " "Found entity 1: extensaoDeSinal" {  } { { "extensaoDeSinal.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/extensaoDeSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743552 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743553 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasinglebit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasinglebit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UlaSingleBit-comportamento " "Found design unit 1: UlaSingleBit-comportamento" {  } { { "UlaSingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UlaSingleBit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743553 ""} { "Info" "ISGN_ENTITY_NAME" "1 UlaSingleBit " "Found entity 1: UlaSingleBit" {  } { { "UlaSingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UlaSingleBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743554 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743555 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743555 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743555 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743556 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/bancoRegistradoresArqRegReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743557 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/bancoRegistradoresArqRegReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsinglebit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorsinglebit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorSingleBit-comportamento " "Found design unit 1: somadorSingleBit-comportamento" {  } { { "somadorSingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/somadorSingleBit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743558 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorSingleBit " "Found entity 1: somadorSingleBit" {  } { { "somadorSingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/somadorSingleBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMips.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMMips.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743559 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMips.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMMips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743559 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-arquitetura " "Found design unit 1: toplevel-arquitetura" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743560 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1singlebit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1singlebit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1SingleBit-comportamento " "Found design unit 1: muxGenerico2x1SingleBit-comportamento" {  } { { "muxGenerico2x1SingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico2x1SingleBit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743561 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1SingleBit " "Found entity 1: muxGenerico2x1SingleBit" {  } { { "muxGenerico2x1SingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico2x1SingleBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1singlebit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1singlebit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1SingleBit-comportamento " "Found design unit 1: muxGenerico4x1SingleBit-comportamento" {  } { { "muxGenerico4x1SingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico4x1SingleBit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743562 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1SingleBit " "Found entity 1: muxGenerico4x1SingleBit" {  } { { "muxGenerico4x1SingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico4x1SingleBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702362743562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362743562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702362744240 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "entrada toplevel.vhd(21) " "VHDL Signal Declaration warning at toplevel.vhd(21): used implicit default value for signal \"entrada\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702362744241 "|toplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida toplevel.vhd(22) " "VHDL Signal Declaration warning at toplevel.vhd(22): used implicit default value for signal \"saida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702362744241 "|toplevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "saida 4 32 toplevel.vhd(153) " "VHDL Incomplete Partial Association warning at toplevel.vhd(153): port or argument \"saida\" has 4/32 unassociated elements" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 153 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1702362744246 "|toplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] toplevel.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at toplevel.vhd(13)" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362744250 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "toplevel.vhd" "PC" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "toplevel.vhd" "ROM" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744263 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMips.vhd(18) " "VHDL Signal Declaration warning at ROMMips.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMips.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMMips.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702362744266 "|toplevel|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "toplevel.vhd" "incrementaPC" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2 shiftLeft2:SHIFT_LEFT_SIG_EXT " "Elaborating entity \"shiftLeft2\" for hierarchy \"shiftLeft2:SHIFT_LEFT_SIG_EXT\"" {  } { { "toplevel.vhd" "SHIFT_LEFT_SIG_EXT" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR_BRANCH " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR_BRANCH\"" {  } { { "toplevel.vhd" "SOMADOR_BRANCH" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1SingleBit muxGenerico2x1SingleBit:MUX_BEQ_BNE " "Elaborating entity \"muxGenerico2x1SingleBit\" for hierarchy \"muxGenerico2x1SingleBit:MUX_BEQ_BNE\"" {  } { { "toplevel.vhd" "MUX_BEQ_BNE" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_BEQ_PCm4 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_BEQ_PCm4\"" {  } { { "toplevel.vhd" "MUX_BEQ_PCm4" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_RT_RD " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_RT_RD\"" {  } { { "toplevel.vhd" "MUX_RT_RD" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BancoReg " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BancoReg\"" {  } { { "toplevel.vhd" "BancoReg" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensaoDeSinal extensaoDeSinal:EXT_SIGNAL " "Elaborating entity \"extensaoDeSinal\" for hierarchy \"extensaoDeSinal:EXT_SIGNAL\"" {  } { { "toplevel.vhd" "EXT_SIGNAL" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeDeControle unidadeDeControle:UNIDADE_DE_CONTROLE_MIPS " "Elaborating entity \"unidadeDeControle\" for hierarchy \"unidadeDeControle:UNIDADE_DE_CONTROLE_MIPS\"" {  } { { "toplevel.vhd" "UNIDADE_DE_CONTROLE_MIPS" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_ULA UC_ULA:UC_ULA " "Elaborating entity \"UC_ULA\" for hierarchy \"UC_ULA:UC_ULA\"" {  } { { "toplevel.vhd" "UC_ULA" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "toplevel.vhd" "ULA" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter32 ULASomaSub:ULA\|shifter32:ULAShifter " "Elaborating entity \"shifter32\" for hierarchy \"ULASomaSub:ULA\|shifter32:ULAShifter\"" {  } { { "ULASomaSub.vhd" "ULAShifter" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ULASomaSub.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UlaSingleBit ULASomaSub:ULA\|UlaSingleBit:ULA_SINGLEBIT_BIT0 " "Elaborating entity \"UlaSingleBit\" for hierarchy \"ULASomaSub:ULA\|UlaSingleBit:ULA_SINGLEBIT_BIT0\"" {  } { { "ULASomaSub.vhd" "ULA_SINGLEBIT_BIT0" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ULASomaSub.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744308 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero UlaSingleBit.vhd(14) " "VHDL Signal Declaration warning at UlaSingleBit.vhd(14): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UlaSingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UlaSingleBit.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702362744310 "|toplevel|ULASomaSub:ULA|UlaSingleBit:ULA_SINGLEBIT_BIT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorSingleBit ULASomaSub:ULA\|UlaSingleBit:ULA_SINGLEBIT_BIT0\|somadorSingleBit:SOMADOR " "Elaborating entity \"somadorSingleBit\" for hierarchy \"ULASomaSub:ULA\|UlaSingleBit:ULA_SINGLEBIT_BIT0\|somadorSingleBit:SOMADOR\"" {  } { { "UlaSingleBit.vhd" "SOMADOR" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UlaSingleBit.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1SingleBit ULASomaSub:ULA\|UlaSingleBit:ULA_SINGLEBIT_BIT0\|muxGenerico4x1SingleBit:MUX_SELETOR " "Elaborating entity \"muxGenerico4x1SingleBit\" for hierarchy \"ULASomaSub:ULA\|UlaSingleBit:ULA_SINGLEBIT_BIT0\|muxGenerico4x1SingleBit:MUX_SELETOR\"" {  } { { "UlaSingleBit.vhd" "MUX_SELETOR" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UlaSingleBit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:MEMORIA_RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:MEMORIA_RAM\"" {  } { { "toplevel.vhd" "MEMORIA_RAM" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744333 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "memoriaRam.vhd(24) " "VHDL warning at memoriaRam.vhd(24): constant value overflow" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 24 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702362744336 "|toplevel|memoriaRAM:MEMORIA_RAM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "memoriaRam.vhd(24) " "VHDL Subtype or Type Declaration warning at memoriaRam.vhd(24): subtype or type has null range" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 24 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1702362744336 "|toplevel|memoriaRAM:MEMORIA_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_DATA_IN_BANCO_REG " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_DATA_IN_BANCO_REG\"" {  } { { "toplevel.vhd" "MUX_DATA_IN_BANCO_REG" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DEC_H0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DEC_H0\"" {  } { { "toplevel.vhd" "DEC_H0" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362744339 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:MEMORIA_RAM\|ram " "RAM logic \"memoriaRAM:MEMORIA_RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRam.vhd" "ram" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1702362744556 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BancoReg\|registrador " "RAM logic \"bancoReg:BancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1702362744556 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMips.vhd" "memROM" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMMips.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1702362744556 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1702362744556 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "43 64 0 3 3 " "43 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1702362744556 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1702362744556 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "35 63 " "Addresses ranging from 35 to 63 are not initialized" {  } { { "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1702362744556 ""}  } { { "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1702362744556 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[15\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[15\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[14\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[14\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[13\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[13\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[12\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[12\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[11\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[11\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[10\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[10\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[9\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[9\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[8\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[7\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[6\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[5\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[4\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[3\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[2\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[1\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[0\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[16\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[16\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[17\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[17\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[18\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[18\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[19\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[19\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[20\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[20\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[21\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[21\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[22\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[22\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[23\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[23\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[24\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[24\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[25\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[25\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[26\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[26\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[27\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[27\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[28\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[28\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[29\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[29\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[30\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[30\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[31\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[31\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702362744559 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1702362744559 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702362745855 "|toplevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702362745855 "|toplevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entrada GND " "Pin \"entrada\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702362745855 "|toplevel|entrada"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida GND " "Pin \"saida\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702362745855 "|toplevel|saida"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702362745855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702362745943 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702362747777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702362747777 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|FPGA_RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702362747856 "|toplevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702362747856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2482 " "Implemented 2482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702362747860 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702362747860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2412 " "Implemented 2412 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702362747860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702362747860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702362747870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 03:32:27 2023 " "Processing ended: Tue Dec 12 03:32:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702362747870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702362747870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702362747870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702362747870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702362748796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702362748796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 03:32:28 2023 " "Processing started: Tue Dec 12 03:32:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702362748796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702362748796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off toplevel -c toplevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702362748796 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702362748846 ""}
{ "Info" "0" "" "Project  = toplevel" {  } {  } 0 0 "Project  = toplevel" 0 0 "Fitter" 0 0 1702362748846 ""}
{ "Info" "0" "" "Revision = toplevel" {  } {  } 0 0 "Revision = toplevel" 0 0 "Fitter" 0 0 1702362748846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702362748938 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "toplevel 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"toplevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702362748948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702362748973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702362748973 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702362749130 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702362749142 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702362749228 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 70 " "No exact pin location assignment(s) for 2 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702362749372 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702362751562 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 1120 global CLKCTRL_G6 " "KEY\[0\]~inputCLKENA0 with 1120 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1702362751640 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702362751640 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702362751640 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_U7 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_U7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1702362751640 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1702362751640 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1702362751640 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702362751641 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702362751649 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702362751651 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702362751655 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702362751658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702362751658 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702362751660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702362751661 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702362751663 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702362751663 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702362751710 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "toplevel.sdc " "Synopsys Design Constraints File file not found: 'toplevel.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702362753474 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702362753475 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702362753505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702362753505 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702362753505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702362753531 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702362753660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:04:49 " "Fitter placement preparation operations ending: elapsed time is 00:04:49" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702363042684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702363305533 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702363308667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702363308667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702363309538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702363312927 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702363312927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702363332018 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702363332018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702363332023 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.13 " "Total time spent on timing analysis during the Fitter is 3.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702363335509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702363335528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702363336255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702363336257 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702363337048 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702363340436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/output_files/toplevel.fit.smsg " "Generated suppressed messages file C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/output_files/toplevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702363340793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7243 " "Peak virtual memory: 7243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702363341537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 03:42:21 2023 " "Processing ended: Tue Dec 12 03:42:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702363341537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:53 " "Elapsed time: 00:09:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702363341537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:27 " "Total CPU time (on all processors): 00:03:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702363341537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702363341537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702363342507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702363342507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 03:42:22 2023 " "Processing started: Tue Dec 12 03:42:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702363342507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702363342507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off toplevel -c toplevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702363342507 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702363345024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702363345197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 03:42:25 2023 " "Processing ended: Tue Dec 12 03:42:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702363345197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702363345197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702363345197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702363345197 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702363345807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702363346195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702363346195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 03:42:26 2023 " "Processing started: Tue Dec 12 03:42:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702363346195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702363346195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta toplevel -c toplevel " "Command: quartus_sta toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702363346195 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702363346258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702363346685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363346713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363346713 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "toplevel.sdc " "Synopsys Design Constraints File file not found: 'toplevel.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702363347006 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363347007 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702363347010 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702363347010 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702363347020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702363347020 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702363347021 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702363347033 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702363347543 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702363347543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.681 " "Worst-case setup slack is -13.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363347546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363347546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.681          -16961.905 KEY\[0\]  " "  -13.681          -16961.905 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363347546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363347546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.784 " "Worst-case hold slack is 0.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363347566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363347566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 KEY\[0\]  " "    0.784               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363347566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363347566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702363347572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702363347578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.654 " "Worst-case minimum pulse width slack is -0.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363347580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363347580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654           -1568.073 KEY\[0\]  " "   -0.654           -1568.073 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363347580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363347580 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702363347586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702363347610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702363348644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702363348760 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702363348814 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702363348814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.315 " "Worst-case setup slack is -13.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363348815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363348815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.315          -16424.985 KEY\[0\]  " "  -13.315          -16424.985 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363348815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363348815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.779 " "Worst-case hold slack is 0.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363348836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363348836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 KEY\[0\]  " "    0.779               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363348836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363348836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702363348841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702363348846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.565 " "Worst-case minimum pulse width slack is -0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363348848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363348848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.565           -1454.460 KEY\[0\]  " "   -0.565           -1454.460 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363348848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363348848 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702363348852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702363348961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702363349916 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702363350055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702363350074 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702363350074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.022 " "Worst-case setup slack is -7.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.022           -8591.554 KEY\[0\]  " "   -7.022           -8591.554 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363350076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 KEY\[0\]  " "    0.343               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363350101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702363350108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702363350113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.682 " "Worst-case minimum pulse width slack is -0.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.682           -1344.910 KEY\[0\]  " "   -0.682           -1344.910 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363350116 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702363350122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702363350291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702363350311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702363350311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.106 " "Worst-case setup slack is -6.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.106           -7507.930 KEY\[0\]  " "   -6.106           -7507.930 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363350313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 KEY\[0\]  " "    0.316               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363350340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702363350347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702363350353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.682 " "Worst-case minimum pulse width slack is -0.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.682           -1360.028 KEY\[0\]  " "   -0.682           -1360.028 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702363350356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702363350356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702363351784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702363351917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5252 " "Peak virtual memory: 5252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702363351999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 03:42:31 2023 " "Processing ended: Tue Dec 12 03:42:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702363351999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702363351999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702363351999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702363351999 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus Prime Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702363352682 ""}
