
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/jsy_watch/pa.fromNetlist.tcl
# create_project -name jsy_watch -dir "D:/jsy_watch/planAhead_run_1" -part xc3s1000fg676-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/jsy_watch/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/jsy_watch} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'D:/jsy_watch/top.ucf' to fileset 'constrs_1'
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1000fg676-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus seg_com_mux0000<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 84244 kilobytes

Parsing EDIF File [./planAhead_run_1/jsy_watch.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/jsy_watch.data/cache/top_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/fg676/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/fg676/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [D:/jsy_watch/top.ucf]
Finished Parsing UCF File [D:/jsy_watch/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: fda4cde2
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 490.090 ; gain = 51.031
startgroup
set_property package_pin AF7 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin AA7 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin AB7 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin AF6 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin AC6 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin AD6 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin AC7 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin W4 [get_ports {seg_com[7]}]
endgroup
startgroup
set_property package_pin W5 [get_ports {seg_com[6]}]
endgroup
startgroup
set_property package_pin W6 [get_ports {seg_com[5]}]
endgroup
startgroup
set_property package_pin AB3 [get_ports {seg_com[4]}]
endgroup
startgroup
set_property package_pin AB4 [get_ports {seg_com[3]}]
endgroup
startgroup
set_property package_pin W1 [get_ports {seg_com[2]}]
endgroup
startgroup
set_property package_pin W2 [get_ports {seg_com[1]}]
endgroup
startgroup
set_property package_pin AD2 [get_ports {seg_com[0]}]
endgroup
startgroup
set_property package_pin AC1 [get_ports {seg_data[7]}]
endgroup
startgroup
set_property package_pin AC2 [get_ports {seg_data[6]}]
endgroup
startgroup
set_property package_pin K25 [get_ports {seg_data[5]}]
endgroup
startgroup
set_property package_pin K26 [get_ports {seg_data[4]}]
endgroup
startgroup
set_property package_pin AA6 [get_ports {seg_data[3]}]
endgroup
startgroup
set_property package_pin AB6 [get_ports {seg_data[2]}]
endgroup
startgroup
set_property package_pin AE5 [get_ports {seg_data[1]}]
endgroup
startgroup
set_property package_pin AF5 [get_ports {seg_data[0]}]
endgroup
startgroup
set_property package_pin AE6 [get_ports am]
endgroup
startgroup
set_property package_pin A13 [get_ports mclk]
endgroup
startgroup
set_property package_pin AD10 [get_ports rst]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Dec 04 17:54:34 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
