$date
	Tue Dec  1 09:33:10 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! D_out $end
$var reg 1 " D_in $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$scope module x $end
$var wire 1 # clk $end
$var wire 1 " d_in $end
$var wire 1 $ en $end
$var wire 1 ! d_out $end
$var wire 1 % _0_ $end
$scope module _1_ $end
$var wire 1 " A1 $end
$var wire 1 $ S $end
$var wire 1 & VGND $end
$var wire 1 ' VNB $end
$var wire 1 ( VPB $end
$var wire 1 ) VPWR $end
$var wire 1 % X $end
$var wire 1 ! A0 $end
$scope module base $end
$var wire 1 " A1 $end
$var wire 1 $ S $end
$var wire 1 * VGND $end
$var wire 1 + VNB $end
$var wire 1 , VPB $end
$var wire 1 - VPWR $end
$var wire 1 % X $end
$var wire 1 . mux_2to10_out_X $end
$var wire 1 ! A0 $end
$upscope $end
$upscope $end
$scope module _2_ $end
$var wire 1 # CLK $end
$var wire 1 % D $end
$var wire 1 / VGND $end
$var wire 1 0 VNB $end
$var wire 1 1 VPB $end
$var wire 1 2 VPWR $end
$var wire 1 ! Q $end
$scope module base $end
$var wire 1 # CLK $end
$var wire 1 3 CLK_delayed $end
$var wire 1 % D $end
$var wire 1 4 D_delayed $end
$var wire 1 ! Q $end
$var wire 1 5 VGND $end
$var wire 1 6 VNB $end
$var wire 1 7 VPB $end
$var wire 1 8 VPWR $end
$var wire 1 9 buf_Q $end
$var wire 1 : awake $end
$var reg 1 ; notifier $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x;
1:
x9
18
17
06
05
z4
z3
12
11
00
0/
x.
1-
1,
0+
0*
1)
1(
0'
0&
x%
x$
0#
x"
x!
$end
#5000
1#
#10000
0#
#15000
1%
1.
1$
1"
1#
#20000
0#
#25000
x%
x.
0$
0"
1#
#30000
0#
#35000
0%
0.
1$
1#
