<?xml version="1.0" encoding="UTF-8"?>
<module id="mcasp" HW_revision="">
    <register id="PID" width="32" offset="0x0" description="">
        <bitfield id="SCHEME" description="" begin="31" end="30" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="RESV" description="" begin="29" end="28" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="FUNCTION" description="McASP" begin="27" end="16" width="12" rwaccess="R/W">
        </bitfield>
        <bitfield id="RTL" description="" begin="15" end="11" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="REVMAJOR" description="" begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="CUSTOM" description="non-custom" begin="7" end="6" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="REVMINOR" description="" begin="5" end="0" width="6" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ESYSCONFIG" width="32" offset="0x4" description="Power Idle SYSCONFIG register.">
        <bitfield id="RSV" description="Reserved as per PDR 3.5" begin="31" end="6" width="26" rwaccess="R/W">
        </bitfield>
        <bitfield id="OTHER" description="Reserved for future expansion" begin="5" end="2" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="IDLE_MODE" description="Idle Mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="PFUNC" width="32" offset="0x10" description="">
    </register>
    <register id="PDIR" width="32" offset="0x14" description="">
    </register>
    <register id="PDOUT" width="32" offset="0x18" description="">
    </register>
    <register id="PDIN_PDSET" width="32" offset="0x1C" description="The pin data input register (PDIN) holds the I/O pin state of each of the McASP pins. PDIN allows the actual value of the pin to be read regardless of the state of PFUNC and PDIR. The pin data set register (PDSET) is an alias of the pin data output register (PDOUT) for writes only. Writing a 1 to the PDSET bit sets the corresponding bit in PDOUT and if PFUNC = 1 (GPIO function) and PDIR = 1 (output) drives a logic high on the pin.">
    </register>
    <register id="PDCLR" width="32" offset="0x20" description="The pin data clear register (PDCLR) is an alias of the pin data output register (PDOUT) for writes only. Writing a 1 to the PDCLR bit clears the corresponding bit in PDOUT and if PFUNC = 1 (GPIO function) and PDIR = 1 (output) drives a logic low on the pin.">
    </register>
    <register id="TLGC" width="32" offset="0x30" description="for IODFT">
        <bitfield id="MT" description="MISR on/off trigger command 0x0 0x1 0x2 0x3" begin="15" end="14" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MC" description="States of MISR 0x0 0x1 0x2 0x3" begin="5" end="4" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="PC" description="Pattern code 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7" begin="3" end="1" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="TLMR" width="32" offset="0x34" description="for IODFT">
    </register>
    <register id="TLEC" width="32" offset="0x38" description="for IODFT">
    </register>
    <register id="GBLCTL" width="32" offset="0x44" description="">
    </register>
    <register id="AMUTE" width="32" offset="0x48" description="">
        <bitfield id="MUTEN" description="AMUTE pin enable 0x0 0x1 0x2" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="LBCTL" width="32" offset="0x4C" description="">
        <bitfield id="MODE" description="Loop back clock source generator 0x0 0x1 0x2 0x3" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="TXDITCTL" width="32" offset="0x50" description="">
    </register>
    <register id="GBLCTLR" width="32" offset="0x60" description="">
    </register>
    <register id="RXMASK" width="32" offset="0x64" description="">
    </register>
    <register id="RXFMT" width="32" offset="0x68" description="">
        <bitfield id="RDATDLY" description="RCV Frame sync delay 0x0 0 Bit delay 0x1 1 Bit delay 0x2 2 Bit delay" begin="17" end="16" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="RPAD" description="Pad value 0x0 0x1 0x2" begin="14" end="13" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="RPBIT" description="Pad bit position" begin="12" end="8" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="RSSZ" description="RCV slot Size 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="RROT" description="Right Rotate Value 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="RXFMCTL" width="32" offset="0x6C" description="">
        <bitfield id="RMOD" description="RCV Frame sync mode" begin="15" end="7" width="9" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ACLKRCTL" width="32" offset="0x70" description="">
        <bitfield id="CLKRADJ" description="" begin="17" end="16" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="CLKRDIV" description="RCV clock devide ratio" begin="4" end="0" width="5" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="AHCLKRCTL" width="32" offset="0x74" description="">
        <bitfield id="HCLKRADJ" description="" begin="17" end="16" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="HCLKRDIV" description="RCV clock Divide Ratio" begin="11" end="0" width="12" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="RXTDM" width="32" offset="0x78" description="">
    </register>
    <register id="EVTCTLR" width="32" offset="0x7C" description="">
    </register>
    <register id="RXSTAT" width="32" offset="0x80" description="">
    </register>
    <register id="RXTDMSLOT" width="32" offset="0x84" description="">
        <bitfield id="RSLOTCNT" description="Current RCV time slot count" begin="9" end="0" width="10" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="RXCLKCHK" width="32" offset="0x88" description="">
        <bitfield id="RCNT" description="RCV clock count value" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="RMAX" description="RCV clock maximum boundary" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="RMIN" description="RCV clock minimum boundary" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="RPS" description="RCV clock check prescaler 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="REVTCTL" width="32" offset="0x8C" description="">
    </register>
    <register id="GBLCTLX" width="32" offset="0xA0" description="">
    </register>
    <register id="TXMASK" width="32" offset="0xA4" description="">
    </register>
    <register id="TXFMT" width="32" offset="0xA8" description="">
        <bitfield id="XDATDLY" description="XMT Frame sync delay 0x0 0 Bit delay 0x1 1 Bit delay 0x2 2 Bit delay" begin="17" end="16" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="XPAD" description="Pad value 0x0 0x1 0x2" begin="14" end="13" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="XPBIT" description="Pad bit position" begin="12" end="8" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="XSSZ" description="XMT slot Size 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="XROT" description="Right Rotate Value 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="TXFMCTL" width="32" offset="0xAC" description="">
        <bitfield id="XMOD" description="XMT Frame sync mode" begin="15" end="7" width="9" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ACLKXCTL" width="32" offset="0xB0" description="">
        <bitfield id="CLKXADJ" description="" begin="17" end="16" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="CLKXDIV" description="XMT clock devide ratio" begin="4" end="0" width="5" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="AHCLKXCTL" width="32" offset="0xB4" description="">
        <bitfield id="HCLKXADJ" description="" begin="17" end="16" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="HCLKXDIV" description="XMT clock Divide Ratio" begin="11" end="0" width="12" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="TXTDM" width="32" offset="0xB8" description="">
    </register>
    <register id="EVTCTLX" width="32" offset="0xBC" description="">
    </register>
    <register id="TXSTAT" width="32" offset="0xC0" description="">
    </register>
    <register id="TXTDMSLOT" width="32" offset="0xC4" description="">
        <bitfield id="XSLOTCNT" description="Current XMT time slot count during reset the value of this register is 0b0101111111 (0x17f) and after reset 0" begin="9" end="0" width="10" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="TXCLKCHK" width="32" offset="0xC8" description="">
        <bitfield id="XCNT" description="XMT clock count value" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="XMAX" description="XMT clock maximum boundary" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="XMIN" description="XMT clock minimum boundary" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="XPS" description="XMT clock check prescaler 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XEVTCTL" width="32" offset="0xCC" description="">
    </register>
    <register id="CLKADJEN" width="32" offset="0xD0" description="">
    </register>
    <register id="DITCSRA0" width="32" offset="0x100" description="">
    </register>
    <register id="DITCSRA1" width="32" offset="0x104" description="">
    </register>
    <register id="DITCSRA2" width="32" offset="0x108" description="">
    </register>
    <register id="DITCSRA3" width="32" offset="0x10C" description="">
    </register>
    <register id="DITCSRA4" width="32" offset="0x110" description="">
    </register>
    <register id="DITCSRA5" width="32" offset="0x114" description="">
    </register>
    <register id="DITCSRB0" width="32" offset="0x118" description="">
    </register>
    <register id="DITCSRB1" width="32" offset="0x11C" description="">
    </register>
    <register id="DITCSRB2" width="32" offset="0x120" description="">
    </register>
    <register id="DITCSRB3" width="32" offset="0x124" description="">
    </register>
    <register id="DITCSRB4" width="32" offset="0x128" description="">
    </register>
    <register id="DITCSRB5" width="32" offset="0x12C" description="">
    </register>
    <register id="DITUDRA0" width="32" offset="0x130" description="">
    </register>
    <register id="DITUDRA1" width="32" offset="0x134" description="">
    </register>
    <register id="DITUDRA2" width="32" offset="0x138" description="">
    </register>
    <register id="DITUDRA3" width="32" offset="0x13C" description="">
    </register>
    <register id="DITUDRA4" width="32" offset="0x140" description="">
    </register>
    <register id="DITUDRA5" width="32" offset="0x144" description="">
    </register>
    <register id="DITUDRB0" width="32" offset="0x148" description="">
    </register>
    <register id="DITUDRB1" width="32" offset="0x14C" description="">
    </register>
    <register id="DITUDRB2" width="32" offset="0x150" description="">
    </register>
    <register id="DITUDRB3" width="32" offset="0x154" description="">
    </register>
    <register id="DITUDRB4" width="32" offset="0x158" description="">
    </register>
    <register id="DITUDRB5" width="32" offset="0x15C" description="">
    </register>
    <register id="XRSRCTL0" width="32" offset="0x180" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL1" width="32" offset="0x184" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL2" width="32" offset="0x188" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL3" width="32" offset="0x18C" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL4" width="32" offset="0x190" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL5" width="32" offset="0x194" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL6" width="32" offset="0x198" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL7" width="32" offset="0x19C" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL8" width="32" offset="0x1A0" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL9" width="32" offset="0x1A4" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL10" width="32" offset="0x1A8" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL11" width="32" offset="0x1AC" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL12" width="32" offset="0x1B0" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL13" width="32" offset="0x1B4" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL14" width="32" offset="0x1B8" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="XRSRCTL15" width="32" offset="0x1BC" description="">
        <bitfield id="DISMOD" description="Serializer drive state 0x0 Tri state 0x1 Reserved 0x2 Drive pin low 0x3 Drive pin high" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="SRMOD" description="Serializer Mode 0x0 InActive mode 0x1 Transmit mode 0x2 Receive mode" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="TXBUF0" width="32" offset="0x200" description="">
    </register>
    <register id="TXBUF1" width="32" offset="0x204" description="">
    </register>
    <register id="TXBUF2" width="32" offset="0x208" description="">
    </register>
    <register id="TXBUF3" width="32" offset="0x20C" description="">
    </register>
    <register id="TXBUF4" width="32" offset="0x210" description="">
    </register>
    <register id="TXBUF5" width="32" offset="0x214" description="">
    </register>
    <register id="TXBUF6" width="32" offset="0x218" description="">
    </register>
    <register id="TXBUF7" width="32" offset="0x21C" description="">
    </register>
    <register id="TXBUF8" width="32" offset="0x220" description="">
    </register>
    <register id="TXBUF9" width="32" offset="0x224" description="">
    </register>
    <register id="TXBUF10" width="32" offset="0x228" description="">
    </register>
    <register id="TXBUF11" width="32" offset="0x22C" description="">
    </register>
    <register id="TXBUF12" width="32" offset="0x230" description="">
    </register>
    <register id="TXBUF13" width="32" offset="0x234" description="">
    </register>
    <register id="TXBUF14" width="32" offset="0x238" description="">
    </register>
    <register id="TXBUF15" width="32" offset="0x23C" description="">
    </register>
    <register id="RXBUF0" width="32" offset="0x280" description="">
    </register>
    <register id="RXBUF1" width="32" offset="0x284" description="">
    </register>
    <register id="RXBUF2" width="32" offset="0x288" description="">
    </register>
    <register id="RXBUF3" width="32" offset="0x28C" description="">
    </register>
    <register id="RXBUF4" width="32" offset="0x290" description="">
    </register>
    <register id="RXBUF5" width="32" offset="0x294" description="">
    </register>
    <register id="RXBUF6" width="32" offset="0x298" description="">
    </register>
    <register id="RXBUF7" width="32" offset="0x29C" description="">
    </register>
    <register id="RXBUF8" width="32" offset="0x2A0" description="">
    </register>
    <register id="RXBUF9" width="32" offset="0x2A4" description="">
    </register>
    <register id="RXBUF10" width="32" offset="0x2A8" description="">
    </register>
    <register id="RXBUF11" width="32" offset="0x2AC" description="">
    </register>
    <register id="RXBUF12" width="32" offset="0x2B0" description="">
    </register>
    <register id="RXBUF13" width="32" offset="0x2B4" description="">
    </register>
    <register id="RXBUF14" width="32" offset="0x2B8" description="">
    </register>
    <register id="RXBUF15" width="32" offset="0x2BC" description="">
    </register>
</module>
