Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\code-file\FPGA\Nios\qsys\Nios.qsys --block-symbol-file --output-directory=D:\code-file\FPGA\Nios\qsys\Nios --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading qsys/Nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_ram
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\code-file\FPGA\Nios\qsys\Nios.qsys --synthesis=VERILOG --output-directory=D:\code-file\FPGA\Nios\qsys\Nios\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading qsys/Nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_ram
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios.sysid: Time stamp will be automatically updated when this component is generated.
Info: Nios: Generating Nios "Nios" for QUARTUS_SYNTH
Info: cpu: "Nios" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'Nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/environment/ide/quartus_18.1.0.625/quartus/bin64/perl/bin/perl.exe -I D:/environment/ide/quartus_18.1.0.625/quartus/bin64/perl/lib -I D:/environment/ide/quartus_18.1.0.625/quartus/sopc_builder/bin/europa -I D:/environment/ide/quartus_18.1.0.625/quartus/sopc_builder/bin/perl_lib -I D:/environment/ide/quartus_18.1.0.625/quartus/sopc_builder/bin -I D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/sopc_builder_ip/common -I D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_jtag_uart --dir=C:/Users/ppqpp/AppData/Local/Temp/alt9452_4057107788487881817.dir/0002_jtag_uart_gen/ --quartus_dir=D:/environment/ide/quartus_18.1.0.625/quartus --verilog --config=C:/Users/ppqpp/AppData/Local/Temp/alt9452_4057107788487881817.dir/0002_jtag_uart_gen//Nios_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Nios_jtag_uart'
Info: jtag_uart: "Nios" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_ram: Starting RTL generation for module 'Nios_onchip_ram'
Info: onchip_ram:   Generation command is [exec D:/environment/ide/quartus_18.1.0.625/quartus/bin64/perl/bin/perl.exe -I D:/environment/ide/quartus_18.1.0.625/quartus/bin64/perl/lib -I D:/environment/ide/quartus_18.1.0.625/quartus/sopc_builder/bin/europa -I D:/environment/ide/quartus_18.1.0.625/quartus/sopc_builder/bin/perl_lib -I D:/environment/ide/quartus_18.1.0.625/quartus/sopc_builder/bin -I D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/sopc_builder_ip/common -I D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_onchip_ram --dir=C:/Users/ppqpp/AppData/Local/Temp/alt9452_4057107788487881817.dir/0003_onchip_ram_gen/ --quartus_dir=D:/environment/ide/quartus_18.1.0.625/quartus --verilog --config=C:/Users/ppqpp/AppData/Local/Temp/alt9452_4057107788487881817.dir/0003_onchip_ram_gen//Nios_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'Nios_onchip_ram'
Info: onchip_ram: "Nios" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: pio_led: Starting RTL generation for module 'Nios_pio_led'
Info: pio_led:   Generation command is [exec D:/environment/ide/quartus_18.1.0.625/quartus/bin64/perl/bin/perl.exe -I D:/environment/ide/quartus_18.1.0.625/quartus/bin64/perl/lib -I D:/environment/ide/quartus_18.1.0.625/quartus/sopc_builder/bin/europa -I D:/environment/ide/quartus_18.1.0.625/quartus/sopc_builder/bin/perl_lib -I D:/environment/ide/quartus_18.1.0.625/quartus/sopc_builder/bin -I D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/sopc_builder_ip/common -I D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_pio_led --dir=C:/Users/ppqpp/AppData/Local/Temp/alt9452_4057107788487881817.dir/0004_pio_led_gen/ --quartus_dir=D:/environment/ide/quartus_18.1.0.625/quartus --verilog --config=C:/Users/ppqpp/AppData/Local/Temp/alt9452_4057107788487881817.dir/0004_pio_led_gen//Nios_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'Nios_pio_led'
Info: pio_led: "Nios" instantiated altera_avalon_pio "pio_led"
Info: sysid: "Nios" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Nios_cpu_cpu'
Info: cpu:   Generation command is [exec D:/environment/IDE/Quartus_18.1.0.625/quartus/bin64//eperlcmd.exe -I D:/environment/IDE/Quartus_18.1.0.625/quartus/bin64//perl/lib -I D:/environment/ide/quartus_18.1.0.625/quartus/sopc_builder/bin/europa -I D:/environment/ide/quartus_18.1.0.625/quartus/sopc_builder/bin/perl_lib -I D:/environment/ide/quartus_18.1.0.625/quartus/sopc_builder/bin -I D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/environment/ide/quartus_18.1.0.625/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios_cpu_cpu --dir=C:/Users/ppqpp/AppData/Local/Temp/alt9452_4057107788487881817.dir/0008_cpu_gen/ --quartus_bindir=D:/environment/IDE/Quartus_18.1.0.625/quartus/bin64/ --verilog --config=C:/Users/ppqpp/AppData/Local/Temp/alt9452_4057107788487881817.dir/0008_cpu_gen//Nios_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.04.05 14:43:52 (*) Starting Nios II generation
Info: cpu: # 2023.04.05 14:43:52 (*)   Checking for plaintext license.
Info: cpu: # 2023.04.05 14:43:53 (*)   Plaintext license not found.
Info: cpu: # 2023.04.05 14:43:53 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2023.04.05 14:43:54 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2023.04.05 14:43:54 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.04.05 14:43:54 (*)   Creating all objects for CPU
Info: cpu: # 2023.04.05 14:43:54 (*)     Testbench
Info: cpu: # 2023.04.05 14:43:54 (*)     Instruction decoding
Info: cpu: # 2023.04.05 14:43:54 (*)       Instruction fields
Info: cpu: # 2023.04.05 14:43:54 (*)       Instruction decodes
Info: cpu: # 2023.04.05 14:43:54 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.04.05 14:43:54 (*)       Instruction controls
Info: cpu: # 2023.04.05 14:43:54 (*)     Pipeline frontend
Info: cpu: # 2023.04.05 14:43:54 (*)     Pipeline backend
Info: cpu: # 2023.04.05 14:43:57 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.04.05 14:43:58 (*)   Creating encrypted RTL
Info: cpu: # 2023.04.05 14:43:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Nios: Done "Nios" with 30 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
