[
    {
        "url": "https://jobs.apple.com/en-us/details/200208603/physical-design-internship?team=HRDWR",
        "position": "Physical Design Internship",
        "posted": "Nov 20, 2020",
        "lastScraped": "2020-12-07T03:00:46.536Z",
        "location": {
            "city": "Munich",
            "state": "Bavaria-Bayern"
        },
        "description": "<span data-reactid=\"142\">In this student role, you will work within a segment of Apple's engineering team, working on SoC's for products. You will develop internal tools and scripts to increase the team's efficiency, support development processes, and learn how this work is integrated and affecting Apple's products. You will also learn how to work with Apple's internal development environment and work processes.\n\nWe are looking for a hardworking student that loves challenges, with an ability to learn and to be a part of our team.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200180397/product-design-internship?team=STDNT",
        "position": "Product Design Internship",
        "posted": "Nov 5, 2020",
        "lastScraped": "2020-12-07T03:00:47.470Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"168\">As a member of a multi-functional design team at Apple, you will help to create the next generation of the world's finest hardware devices. You will conceive, design, and bring into production products that will re-define user experience. You will work closely with many different multi-functional teams including Industrial Design, Packaging, Safety, Hardware Engineering, EMC, and Marketing.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200193216/ux-design-internship?team=SFTWR",
        "position": "UX Design Internship",
        "posted": "Nov 5, 2020",
        "lastScraped": "2020-12-07T03:00:48.431Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"158\">Apple’s Instructional Products group is looking for a UX Design/Graphic Design intern to create new experiences that welcome, inform, and inspire our users to get the most out of our products. We possess strong conceptual, design, interactive, and prototyping skills.\n\nWe collaborate with Designers, Instructional Designers, and Developers to build out interaction designs, and define the look and feel of user interfaces\nWe rapidly prototype new interaction models and concepts. Develop personas, user flows, wireframes, scenarios, and user experience goals\nWe keep up with new technologies and directions for user experience</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200200478/cad-engineering-internship?team=HRDWR",
        "position": "CAD Engineering Internship",
        "posted": "Oct 30, 2020",
        "lastScraped": "2020-12-07T03:00:49.463Z",
        "location": {
            "city": "Munich",
            "state": "Bavaria-Bayern"
        },
        "description": "<span data-reactid=\"150\">As a CAD Engineering Intern, you will be developing automation tools to improve efficiency and ensure Apple delivers the best products to our millions of customers. Strong communication skills with a solid understanding of Advanced Computer Science concepts are a must as you will be working with engineers, third parties, and other cross-function teams within Apple to add new and innovative features.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200194580/dram-engineer-internship?team=HRDWR",
        "position": "DRAM Engineer Internship",
        "posted": "Nov 5, 2020",
        "lastScraped": "2020-12-07T03:00:50.443Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"148\">Work on real challenges the team faces as well as upcoming products\nStrong technical foundation, are able to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills\nMotivated and prepared to work independently</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200208087/dft-internship-m-f-d?team=HRDWR",
        "position": "DfT Internship (m/f/d)",
        "posted": "Nov 19, 2020",
        "lastScraped": "2020-12-07T03:00:51.591Z",
        "location": {
            "city": "Munich",
            "state": "Bavaria-Bayern"
        },
        "description": "<span data-reactid=\"148\">As an intern you will be writing software to enhance the level of verification on the latest Apple hardware products. We want you to try out new ideas - so that we can improve and speed up our development using the automation you create. You will be building on existing frameworks and state of the art EDA tools combining them to new flows. An experienced team is there to help and guide you.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200199941/controls-engineering-internship?team=STDNT",
        "position": "Controls Engineering Internship",
        "posted": "Nov 5, 2020",
        "lastScraped": "2020-12-07T03:00:52.649Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"148\">We are seeking a highly motivated Controls Design Engineer to contribute to the development of new thermal control algorithms. The candidate will be responsible for developing system identification techniques to model different power/thermal aspects of our systems. This work involves implementation of the estimation algorithm as part of our thermal management architecture.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200180404/hardware-technology-internship?team=STDNT",
        "position": "Hardware Technology Internship",
        "posted": "Nov 5, 2020",
        "lastScraped": "2020-12-07T03:00:53.663Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"148\">As an intern, you will work on real challenges the team faces as well as upcoming products. To be successful in this position, you have a strong technical foundation, are able to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. You are motivated and prepared to work independently.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200180413/software-engineering-internship?team=STDNT",
        "position": "Software Engineering Internship",
        "posted": "Nov 5, 2020",
        "lastScraped": "2020-12-07T03:00:54.727Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"162\">Backend Development - You will be making the features that our users love (like Siri) work by communicating data to the user-facing applications. Backend development opportunities are available for students in the following areas: \n\nSiri, iCloud, Apple Maps, Core OS, OS X, Frameworks and Applications, Interactive Media Group, Audio/Video Software Integration and Localization, Advanced Computation, iLife, iWorks, Aperture, Pro Apps, iTunes, Security, Site Reliability Engineering (SRE) and Platform Infrastructure Engineering (PIE)\n\nCore OS - You want to be at the heart of Apple's Software organization. The Core OS team is responsible for the design and development of core technologies that are deployed across all Apple product areas including the iPhone, iPad, Watch, MacBook, iMac, Apple TV, and audio accessories. (Yes, that's pretty much everything.)\n\nSpecifically, the opportunity in CoreOS is in the sensor technology area. By integrating motion, optical, and other sophisticated sensing hardware to Apple's products, we are now able to build innovative features that are truly adaptive to the user and environment. \n\nWeb Development - You will help build web-based tools and applications to improve our products and do more for our customers. Our developers are responsible for crafting the direction of our products by considering the architecture, performance, testing, design, and implementation. And of course we look for engineers that use our products. \n\nEngineers here work on both UI level and lower-level implementation details. The successful intern candidate will be amenable to working in a dynamic, collaborative environment. The person filling this position must be a hands-on, enthusiastic, self-motivated developer with strong initiative and desire to succeed in a challenging environment. You will have a real passion for extraordinary user experiences and an eye for details. Those applying for the Web Development intern position should include a link to a web portfolio.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200203489/cad-digital-internship-m-f-d?team=HRDWR",
        "position": "CAD digital Internship (m/f/d)",
        "posted": "Oct 30, 2020",
        "lastScraped": "2020-12-07T03:00:55.645Z",
        "location": {
            "city": "Munich",
            "state": "Bavaria-Bayern"
        },
        "description": "<span data-reactid=\"146\">As a member of our digital CAD team, you will develop, maintain, and enhance existing sophisticated software Systems for variety of domains for Apple’s pre-silicon designs, to improve designers ability to successfully tapes-out elite silicon on time. Your experience and innovative ideas will inform the design of the next generation of these regression systems. Your insight, your skill at diagnosing the root cause of complex problems, and your ability to guide engineers who come to you with problems will be important contributions to an extended CAD team that comprehensively supports Apple’s DV and chip design engineering efforts. You will work closely with EDA vendors to incorporate new capabilities of their commercial tools, and to resolve problems.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200198661/materials-program-manager-internship?team=OPMFG",
        "position": "Materials Program Manager Internship",
        "posted": "2020 年 10 月 20 日",
        "lastScraped": "2020-12-07T03:00:56.917Z",
        "location": {
            "city": "上海",
            "state": "上海"
        },
        "description": "<span data-reactid=\"156\">As a Materials Program Manager, you will play a crucial role in handling materials that have critical impact on the organization. Responsibilities will encompass materials planning (Clear to build), inventory control, Excess &amp; Obsolete (E&amp;O) analysis and projections, New Product Material readiness, logistics readiness from Suppliers to Contract Manufacturer’s. Develop the strategic direction, goals, objectives and key measurement systems to ensure the business goals are met. \n\n\nSPECIFIC RESPONSIBILITIES INCLUDE, BUT NOT LIMITED TO: \nCLEAR TO BUILD - Handle the CTB process, ensure the process is working smoothly, and we have clear visibility on materials over a 26-week horizon. Partner with the CM’s and the GSMs (Global Supply Managers) on all identified material issues (including sub-tier supply chain) until issues are closed/resolved. \n\nLOGISTICS - Ensure the smooth flow of materials necessary to meet the production schedules, inventory control requirements, and ongoing production line support. Make sure that we clearly understand the logistics requirements by commodity to enable an uninterrupted flow of materials. \n\nEXCESS &amp; OBSOLETE - Lead phase-out of obsolete parts and the transition to new production materials.\n\n-  Identify and mitigate E&amp;O in advance to ensure we make the correct company decisions regarding build plan changes, cut-in vs. roll-in requirements, post ramp qualification opportunities, etc.\n\n-  Highlight parts with liability and propose solutions to management.\n\n-  Upon Engineering Change Notice (ECN) or End of Production (EOP) events, track &amp; audit E&amp;O claims, report to Finance for financial reserves, and ensure timely resolution and closure of such claims/reserves.\n\nNEW PRODUCT MATERIALS READINESS - During New Product Introduction (NPI) phase, lead material readiness meetings with the GSMs to ensure that we understand the supply base and related challenges (i.e. supplier location and logistics, sole sourced modules, component lead-time, supplier share of business, order lead time and order cancellation window).\n\n-  Identify critical engineering release breakthroughs; assess necessity for risk ramp and associated liabilities, to ensure material supply for product ramp is protected.\n\n-  Identify issues early in the NPI phase and monitor/drive these to resolution prior to ramp.\n\n-  Identify supply chain on modules and components to ensure that we understand any new challenges associated with the new product.\n\nALLOCATIONS - Play a meaningful role in the allocation of components that are in short supply.\n\n-  Provide an aggregated view of supply versus demand as the baseline for program and site-allocation decisions.\n\n-  Collaborate with the Supply Demand\n\nManagement (SDM) team and GSMs to make sure we allocate parts to improve revenue. Communicate the allocation plans with the significant parties. EXECUTIVE MANAGEMENT REPORTING - Build and maintain reports and summaries on a regular (weekly/daily) basis to support the business growth. Ensure data is accurate and on time.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200198499/materials-program-manager-internship?team=OPMFG",
        "position": "Materials Program Manager Internship",
        "posted": "2020 年 10 月 20 日",
        "lastScraped": "2020-12-07T03:00:58.014Z",
        "location": {
            "city": "上海",
            "state": "上海"
        },
        "description": "<span data-reactid=\"156\">As a Materials Program Manager, you will play a crucial role in handling materials that have critical impact on the organization. Responsibilities will encompass materials planning (Clear to build), inventory control, Excess &amp; Obsolete (E&amp;O) analysis and projections, New Product Material readiness, logistics readiness from Suppliers to Contract Manufacturer’s. Develop the strategic direction, goals, objectives and key measurement systems to ensure the business goals are met. \n\n\nSPECIFIC RESPONSIBILITIES INCLUDE, BUT NOT LIMITED TO: \nCLEAR TO BUILD - Handle the CTB process, ensure the process is working smoothly, and we have clear visibility on materials over a 26-week horizon. Partner with the CM’s and the GSMs (Global Supply Managers) on all identified material issues (including sub-tier supply chain) until issues are closed/resolved. \n\nLOGISTICS - Ensure the smooth flow of materials necessary to meet the production schedules, inventory control requirements, and ongoing production line support. Make sure that we clearly understand the logistics requirements by commodity to enable an uninterrupted flow of materials. \n\nEXCESS &amp; OBSOLETE - Lead phase-out of obsolete parts and the transition to new production materials.\n\n-  Identify and mitigate E&amp;O in advance to ensure we make the correct company decisions regarding build plan changes, cut-in vs. roll-in requirements, post ramp qualification opportunities, etc.\n\n-  Highlight parts with liability and propose solutions to management.\n\n-  Upon Engineering Change Notice (ECN) or End of Production (EOP) events, track &amp; audit E&amp;O claims, report to Finance for financial reserves, and ensure timely resolution and closure of such claims/reserves.\n\nNEW PRODUCT MATERIALS READINESS - During New Product Introduction (NPI) phase, lead material readiness meetings with the GSMs to ensure that we understand the supply base and related challenges (i.e. supplier location and logistics, sole sourced modules, component lead-time, supplier share of business, order lead time and order cancellation window).\n\n-  Identify critical engineering release breakthroughs; assess necessity for risk ramp and associated liabilities, to ensure material supply for product ramp is protected.\n\n-  Identify issues early in the NPI phase and monitor/drive these to resolution prior to ramp.\n\n-  Identify supply chain on modules and components to ensure that we understand any new challenges associated with the new product.\n\nALLOCATIONS - Play a meaningful role in the allocation of components that are in short supply.\n\n-  Provide an aggregated view of supply versus demand as the baseline for program and site-allocation decisions.\n\n-  Collaborate with the Supply Demand\n\nManagement (SDM) team and GSMs to make sure we allocate parts to improve revenue. Communicate the allocation plans with the significant parties. EXECUTIVE MANAGEMENT REPORTING - Build and maintain reports and summaries on a regular (weekly/daily) basis to support the business growth. Ensure data is accurate and on time.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200209129/platform-architecture-internship-m-f-d?team=HRDWR",
        "position": "Platform Architecture Internship (m/f/d)",
        "posted": "Nov 25, 2020",
        "lastScraped": "2020-12-07T03:00:58.924Z",
        "location": {
            "city": "Munich",
            "state": "Bavaria-Bayern"
        },
        "description": "<span data-reactid=\"150\">As an intern in the System-on-Chip (SoC) Performance Modeling Team, you will work together with platform architects to create C++ simulations of Apple’s next iPhone/iPad/Mac chips. You will model and analyze new wireless (5G) solutions and related applications, such as augmented reality, to help us deliver the best products to our millions of customers. We are looking for a student who is passionate about developing in C++ and/or Python and brings a solid understanding of computer architecture or complex embedded systems.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200193655/site-technical-manager-internship?team=OPMFG",
        "position": "Site Technical Manager internship",
        "posted": "2020 年 10 月 14 日",
        "lastScraped": "2020-12-07T03:01:00.055Z",
        "location": {
            "city": "潍坊",
            "state": "山东省"
        },
        "description": "<span data-reactid=\"164\">-  Define project plans and schedules and drive project execution.\n-  Collaborate with CAPEX team on machine vendor OSS incl. LBU, ramp and sustaining.\n-  Collect machine downtime rate by site and drive vendors &amp; CMs on machines down FACA by machine type to reduce machine the rate.\n-  Drive vendor’s Machine maintenance SOP and fixing manual refining.\n-  Collaborate with vendors, CMs and CAPEX to setup equipment handover process btw vendor and CM to ensure a smooth transition from vendor to CM and achieve CM maintenance maximum.\n-  Work with internal teams of CAPEX, STM, AME, on CM’s equipment IDL training and certification.\n-  Work with multi-functional teams on equipment pre-tuning and delivery conditions definition to reduce OSS requirement during LBU.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200208065/digital-design-internship-f-m-d?team=HRDWR",
        "position": "Digital Design Internship (f/m/d)",
        "posted": "Nov 19, 2020",
        "lastScraped": "2020-12-07T03:01:01.078Z",
        "location": {
            "city": "Munich",
            "state": "Bavaria-Bayern"
        },
        "description": "<span data-reactid=\"148\">We have built the best wireless hardware design team on the planet. We’re looking for a hardworking individual to join our team. In this highly visible role, you will take part in the digital design topics as a member of a cross-functional team of experts in a leading-edge technical environment. The position opens up the opportunity to gain a broad insight into leading-edge communications products. \n\nResponsible for ensuring the quality of the work, you are expected to: \n\n-  Work with the team to define and design dedicated digital modules, which will be used in different products. \n\n-  Work closely with the team to explore different design architectures and optimize the circuit regarding area, performance and power consumption. \n\n-  Have collaborative approaches to verify the digital circuit in terms of functionality, quality and re-usability.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200180414/engineering-program-management-internship?team=STDNT",
        "position": "Engineering Program Management Internship",
        "posted": "Nov 5, 2020",
        "lastScraped": "2020-12-07T03:01:03.030Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"146\">Define project plans and schedules. Drive project execution.\n\nLead internal and external multi-functional teams in engineering and validation activities\n\nEnsure tight inter-team coordination and communication\n\nStrong presentation and communication skills required\n\nUnderstand and communicate sophisticated, technical/Engineering issues\n\nIdentify and resolve conflicts, inter-dependencies and program issues quickly and efficiently\n\nLead development budgets and engineering builds</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200205297/system-engineering-internship-m-f-d?team=HRDWR",
        "position": "System Engineering Internship (m/f/d)",
        "posted": "Nov 4, 2020",
        "lastScraped": "2020-12-07T03:01:04.120Z",
        "location": {
            "city": "Munich",
            "state": "Bavaria-Bayern"
        },
        "description": "<span data-reactid=\"148\">As a System Engineering Intern, you will be supporting in the development of algorithms, evaluation of system performance, and creation of simulation environments for wireless communication systems to ensure Apple delivers the best products to our millions of customers. Strong communication skills with a solid understanding of wireless communication systems and signal processing are a must as you will be working with engineers and cross-function teams within Apple to add new and innovative features.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200193815/controls-design-engineering-internship?team=HRDWR",
        "position": "Controls Design Engineering Internship",
        "posted": "Nov 5, 2020",
        "lastScraped": "2020-12-07T03:01:05.246Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"148\">We are seeking a highly motivated Controls Design Engineer to take part in the development of new thermal control algorithms. The candidate will be responsible for developing system identification techniques to predict hotspot temperatures. The intern will also work on developing and implementing self tuning controllers and linear/nonlinear state observers to be used in our closed-loop thermal management architecture. The role also involves working with the software team to ensure a robust controller implementation.\n</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200187781/vlsi-chip-design-internship?team=HRDWR",
        "position": "VLSI Chip Design Internship",
        "posted": "Nov 5, 2020",
        "lastScraped": "2020-12-07T03:01:06.364Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"148\">Provide innovative solutions to improve area, power, and performance of chip level VLSI designs\nProvide detailed documentation of work and communicate across teams</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200201119/cad-em-rf-simulation-internship-f-m-d?team=HRDWR",
        "position": "CAD EM/RF simulation Internship (f/m/d)",
        "posted": "Oct 30, 2020",
        "lastScraped": "2020-12-07T03:01:07.553Z",
        "location": {
            "city": "Munich",
            "state": "Bavaria-Bayern"
        },
        "description": "<span data-reactid=\"148\">In this role you will be closely collaborating with Analog/RF circuit designers and layout team, analyse and understand modelling results, compare modelling with silicon measurements and improve existing tooling and flow methodologies.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200181454/machine-learning-ai-engineering-research-internship-neurips-2020?team=MLAI",
        "position": "Machine Learning / AI - Engineering & Research Internship (NeurIPS 2020)",
        "posted": "Nov 30, 2020",
        "lastScraped": "2020-12-07T03:01:10.151Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"156\">You will research and develop innovative ML strategies for challenging problems that will affect future Apple products. You will collaborate with broader teams across Apple to transfer AI/ML solutions. You will have opportunities to provide technical mentorship and guidance and prepare technical reports for publication and conference talks. You are self-motivated, excellent problem solver, a go-getter. You are quick to build relationships and work well with change and ambiguity. You have strong programming skills with tried experience crafting, prototyping, and delivering advanced algorithmic solutions.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200200857/biomedical-r-d-studies-co-op-intern?team=STDNT",
        "position": "Biomedical R&D Studies Co-Op Intern",
        "posted": "Nov 3, 2020",
        "lastScraped": "2020-12-07T03:01:11.268Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"148\">Key responsibilities include: \n\n- Design and execute human user studies for providing reliable and revealing data to evaluate the feasibility of health, wellness, and fitness sensors, systems, and applications.\n- Develop and refine processes that streamline user study data collection process and improve the user study experience for participants.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200209647/ai-ml-program-manager-research-in-academia?team=MLAI",
        "position": "AI/ML - Program Manager, Research in Academia",
        "posted": "Dec 3, 2020",
        "lastScraped": "2020-12-07T03:01:12.318Z",
        "location": {
            "city": "Seattle",
            "state": "Washington"
        },
        "description": "<span data-reactid=\"148\">You’ll establish strong partnerships with cross functional teams in HR, Recruiting, and management to help build the machine learning research internship and visiting researcher programs for the AI/ML organization.\nYou’ll create best practices around publishing, recruiting, and headcount allocation across the organization and gain buy in from key stakeholders\nYou’ll collaborate with team members to identify areas for operational improvement, and be an authority on intern experience, postdoc best practices, and visiting faculty frameworks.\nYou’ll build and grow new programs aligned with strategic organizational goals\nYou’ll work cross functionally across multiple organizations and partners to deliver results that build bridges between Apple and academia.\nYou’ll work under tight deadlines with minimal supervision in a fast-paced, dynamic environment where quality, creativity, and accountability are tradition.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200193051/hardware-engineer-entry-level-portland?team=HRDWR",
        "position": "Hardware Engineer - Entry Level (Portland)",
        "posted": "Sep 20, 2020",
        "lastScraped": "2020-12-07T03:01:13.514Z",
        "location": {
            "city": "Portland",
            "state": "Oregon"
        },
        "description": "<span data-reactid=\"146\">As a part of our team, you'll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. \n\nBelow are the various areas you can explore: \n\n<b>RTL Design:</b>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ \n\n<b>Design Verification:</b> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python \n\n<b>Physical Design:</b> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) \n\n<b>Modeling/Performance Engineer: </b>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. \n\n<b>CAD Engineer: </b>You will develop and support chip level design methodology and flow. You'll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. \n\n<b>Signal Integrity/RF Engineer:</b> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. \n\n<b>Embedded Engineer:</b> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. \n\n<b>Power/Battery Engineer: </b>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. \n\n<b>Analog/Mixed Signal Engineer: </b>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs &amp; Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. \n\n<b>IC Packaging Engineer: </b>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. You'll be responsible for package/SIP layout, optimization, design verification and taping out. \n\n<b>Silicon Validation: </b>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. \n\n<b>Platform Engineer: </b>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200193053/hardware-engineer-entry-level-san-diego?team=HRDWR",
        "position": "Hardware Engineer - Entry Level (San Diego)",
        "posted": "Sep 20, 2020",
        "lastScraped": "2020-12-07T03:01:14.612Z",
        "location": {
            "city": "San Diego",
            "state": "California"
        },
        "description": "<span data-reactid=\"146\">As a part of our team, you'll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. \n\nBelow are the various areas you can explore: \n\n<b>RTL Design:</b>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ \n\n<b>Design Verification:</b> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python \n\n<b>Physical Design:</b> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) \n\n<b>Modeling/Performance Engineer: </b>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. \n\n<b>CAD Engineer: </b>You will develop and support chip level design methodology and flow. You'll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. \n\n<b>Signal Integrity/RF Engineer:</b> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. \n\n<b>Embedded Engineer:</b> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. \n\n<b>Power/Battery Engineer: </b>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. \n\n<b>Analog/Mixed Signal Engineer: </b>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs &amp; Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. \n\n<b>IC Packaging Engineer: </b>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. You'll be responsible for package/SIP layout, optimization, design verification and taping out. \n\n<b>Silicon Validation: </b>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. \n\n<b>Platform Engineer: </b>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200193055/hardware-engineer-entry-level-boston?team=HRDWR",
        "position": "Hardware Engineer - Entry Level (Boston)",
        "posted": "Sep 20, 2020",
        "lastScraped": "2020-12-07T03:01:15.583Z",
        "location": {
            "city": "Boston",
            "state": "Massachusetts"
        },
        "description": "<span data-reactid=\"146\">As a part of our team, you'll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. \n\nBelow are the various areas you can explore: \n\n<b>RTL Design:</b>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ \n\n<b>Design Verification:</b> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python \n\n<b>Physical Design:</b> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) \n\n<b>Modeling/Performance Engineer: </b>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. \n\n<b>CAD Engineer: </b>You will develop and support chip level design methodology and flow. You'll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. \n\n<b>Signal Integrity/RF Engineer:</b> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. \n\n<b>Embedded Engineer:</b> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. \n\n<b>Power/Battery Engineer: </b>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. \n\n<b>Analog/Mixed Signal Engineer: </b>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs &amp; Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. \n\n<b>IC Packaging Engineer: </b>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. You'll be responsible for package/SIP layout, optimization, design verification and taping out. \n\n<b>Silicon Validation: </b>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. \n\n<b>Platform Engineer: </b>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200193049/hardware-engineer-entry-level-austin?team=HRDWR",
        "position": "Hardware Engineer - Entry Level (Austin)",
        "posted": "Sep 20, 2020",
        "lastScraped": "2020-12-07T03:01:16.652Z",
        "location": {
            "city": "Austin",
            "state": "Texas"
        },
        "description": "<span data-reactid=\"146\">As a part of our team, you'll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. \n\nBelow are the various areas you can explore: \n\n<b>RTL Design:</b>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ \n\n<b>Design Verification:</b> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python \n\n<b>Physical Design:</b> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) \n\n<b>Modeling/Performance Engineer: </b>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. \n\n<b>CAD Engineer: </b>You will develop and support chip level design methodology and flow. You'll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. \n\n<b>Signal Integrity/RF Engineer:</b> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. \n\n<b>Embedded Engineer:</b> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. \n\n<b>Power/Battery Engineer: </b>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. \n\n<b>Analog/Mixed Signal Engineer: </b>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs &amp; Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. \n\n<b>IC Packaging Engineer: </b>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. You'll be responsible for package/SIP layout, optimization, design verification and taping out. \n\n<b>Silicon Validation: </b>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. \n\n<b>Platform Engineer: </b>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200186228/hardware-engineer-entry-level-cupertino?team=HRDWR",
        "position": "Hardware Engineer - Entry Level (Cupertino)",
        "posted": "Sep 20, 2020",
        "lastScraped": "2020-12-07T03:01:17.684Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"146\">As a part of our team, you'll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. \n\nBelow are the various areas you can explore: \n\n<b>RTL Design:</b>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ \n\n<b>Design Verification:</b> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python \n\n<b>Physical Design:</b> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) \n\n<b>Modeling/Performance Engineer: </b>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. \n\n<b>CAD Engineer: </b>You will develop and support chip level design methodology and flow. You'll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. \n\n<b>Signal Integrity/RF Engineer:</b> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. \n\n<b>Embedded Engineer:</b> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. \n\n<b>Power/Battery Engineer: </b>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. \n\n<b>Analog/Mixed Signal Engineer: </b>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs &amp; Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. \n\n<b>IC Packaging Engineer: </b>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. You'll be responsible for package/SIP layout, optimization, design verification and taping out. \n\n<b>Silicon Validation: </b>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. \n\n<b>Platform Engineer: </b>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200193056/hardware-engineer-entry-level-florida-orlando-melbourne?team=HRDWR",
        "position": "Hardware Engineer - Entry Level (Florida - Orlando / Melbourne)",
        "posted": "Sep 20, 2020",
        "lastScraped": "2020-12-07T03:01:18.683Z",
        "location": {
            "city": "Orlando",
            "state": "Florida"
        },
        "description": "<span data-reactid=\"146\">As a part of our team, you'll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. \n\nBelow are the various areas you can explore: \n\n<b>RTL Design:</b>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ \n\n<b>Design Verification:</b> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python \n\n<b>Physical Design:</b> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) \n\n<b>Modeling/Performance Engineer: </b>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. \n\n<b>CAD Engineer: </b>You will develop and support chip level design methodology and flow. You'll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. \n\n<b>Signal Integrity/RF Engineer:</b> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. \n\n<b>Embedded Engineer:</b> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. \n\n<b>Power/Battery Engineer: </b>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. \n\n<b>Analog/Mixed Signal Engineer: </b>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs &amp; Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. \n\n<b>IC Packaging Engineer: </b>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. You'll be responsible for package/SIP layout, optimization, design verification and taping out. \n\n<b>Silicon Validation: </b>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. \n\n<b>Platform Engineer: </b>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200007574/apple-industrial-design-accepting-portfolios?team=DESGN",
        "position": "Apple Industrial Design Accepting Portfolios",
        "posted": "Feb 26, 2020",
        "lastScraped": "2020-12-07T03:01:19.723Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"156\">To apply, please direct a CV and concise PDF portfolio to:  idportfolios@apple.com</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200198933/hardware-engineering-program-manager-technology-development-group?team=HRDWR",
        "position": "Hardware Engineering Program Manager, Technology Development Group",
        "posted": "Dec 3, 2020",
        "lastScraped": "2020-12-07T03:01:20.614Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"152\">What will you do in this role?\n\nAs a Hardware EPM, you will own and track engineering development schedules, working closely alongside teams of electrical and mechanical engineers to coordinate the release the designs for hardware subsystems. You will be responsible for:\n\n- Planning and execution of build events, including material planning and factory readiness\n\n- Be the primary point of contact with vendors and CM partners to establish a daily build plan, provide clear direction and guidance to meet the program and build objectives\n\n- Travel internationally to support development builds\n\nIf this sound like you, we would love to hear from you and explore how we can have you be part of our team!</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200197695/subject-matter-expert-automation-co-op?team=OPMFG",
        "position": "Subject Matter Expert - Automation Co-op",
        "posted": "Nov 5, 2020",
        "lastScraped": "2020-12-07T03:01:21.668Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"156\">Drive automation activities for stringent enclosure and module manufacturing processes as part of Manufacturing Design’s Automation SME team. Work with integrators, suppliers, contract manufacturers, and internal partners to develop advanced automation capabilities and implement them in the supply chain to exacting standards on aggressive project timelines.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200207686/software-engineer-intern?team=STDNT",
        "position": "Software Engineer Intern",
        "posted": "Nov 18, 2020",
        "lastScraped": "2020-12-07T03:01:22.668Z",
        "location": {
            "city": "Sacramento",
            "state": "California"
        },
        "description": "<span data-reactid=\"152\">Apple's Strategic Data Solutions (SDS) team is seeking a Software Engineer intern who is passionate about learning and enjoys coding. During your internship on the Strategic Data Solutions team, you will be participating in design, modeling, development and testing of SDS systems. You will also get the opportunity to contribute in high level design discussions regarding system architecture and features. In accordance with your area of study, we will assign you a project related to system development, optimizations or new technology development.\n\nOur commitment to you: We will guide you through a challenge with opportunity for growth, recognition and accomplishment. As we learn more about you, we’ll connect you with mentors and teammates to assist in your personal and professional development. You’ll work cross-functionally with teams across Apple and gain valuable experience driving security improvements in a high tech environment.\n\nWhat we expect: High energy, positive attitude. Bring the best version of yourself. Be prepared to be curious, creative and to make an impact.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200207676/software-engineer-intern?team=STDNT",
        "position": "Software Engineer Intern",
        "posted": "Nov 18, 2020",
        "lastScraped": "2020-12-07T03:01:23.600Z",
        "location": {
            "city": "Sacramento",
            "state": "California"
        },
        "description": "<span data-reactid=\"152\">Apple's Strategic Data Solutions (SDS) team is seeking a Software Engineer intern who is passionate about learning and enjoys coding. During your internship on the Strategic Data Solutions team, you will be participating in design, modeling, development and testing of SDS systems. You will also get the opportunity to contribute in high level design discussions regarding system architecture and features. In accordance with your area of study, we will assign you a project related to system development, optimizations or new technology development.\n\nOur commitment to you: We will guide you through a challenge with opportunity for growth, recognition and accomplishment. As we learn more about you, we’ll connect you with mentors and teammates to assist in your personal and professional development. You’ll work cross-functionally with teams across Apple and gain valuable experience driving security improvements in a high tech environment.\n\nWhat we expect: High energy, positive attitude. Bring the best version of yourself. Be prepared to be curious, creative and to make an impact.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200175569/ai-ml-residency-program?team=MLAI",
        "position": "AI/ML Residency Program",
        "posted": "Aug 27, 2020",
        "lastScraped": "2020-12-07T03:01:24.547Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"142\">Apple’s AI/ML residency is a year long program inviting experts in various fields to apply their own domain expertise to build revolutionary machine learning and AI empowered products and experiences. The residency will begin with several weeks of coursework focused on machine learning and deep learning, followed by a project with one of our global machine learning teams. Apple AI/ML residents will be matched with a machine learning research/engineering mentor, and will contribute to their team’s research, product design, and development. Some residents may also have the opportunity to publish and present their work at premiere academic conferences.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200187307/ai-ml-residency-program?team=MLAI",
        "position": "AI/ML Residency Program",
        "posted": "Aug 27, 2020",
        "lastScraped": "2020-12-07T03:01:25.415Z",
        "location": {
            "city": "Seattle",
            "state": "Washington"
        },
        "description": "<span data-reactid=\"142\">Apple’s AI/ML residency is a year long program inviting experts in various fields to apply their own domain expertise to build revolutionary machine learning and AI empowered products and experiences. The residency will begin with several weeks of coursework focused on machine learning and deep learning, followed by a project with one of our global machine learning teams. Apple AI/ML residents will be matched with a machine learning research/engineering mentor, and will contribute to their team’s research, product design, and development. Some residents may also have the opportunity to publish and present their work at premiere academic conferences.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200204188/strategic-data-solutions-frontend-developer-intern?team=STDNT",
        "position": "Strategic Data Solutions - Frontend Developer Intern",
        "posted": "Nov 17, 2020",
        "lastScraped": "2020-12-07T03:01:26.374Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"150\">Apple's Strategic Data Solutions (SDS) team is seeking a Frontend Developer intern who possesses a keen eye for detail, has a superb aesthetic sense, and a deep passion for creating the best user experience. We are a team that uses a Human-Centered Design approach, combined with Agile Methodologies to get things done quickly and effectively. The ideal candidate will have a deep passion for building software applications, using the latest technologies and best practices, and solving complex problems.\n\nYour Mission: To lead an important initiative of our choosing from start to finish, working collaboratively with multi-functional team members, and presenting the results and findings to your peers and SDS leadership. \n\nOur commitment to you: We will provide you with a challenging opportunity that you will be proud to have accomplished at Apple. We’ll help connect you with mentors and teammates that can help guide you throughout the internship. We will expose you to a character-building leadership program that will prepare you for future leadership opportunities.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200201179/strategic-data-solutions-sds-project-management-intern?team=STDNT",
        "position": "Strategic Data Solutions (SDS) Project Management Intern",
        "posted": "Nov 17, 2020",
        "lastScraped": "2020-12-07T03:01:27.470Z",
        "location": {
            "city": "Sacramento",
            "state": "California"
        },
        "description": "<span data-reactid=\"152\">As a member of our team, you will work in the SDS Program Management Organization in Apple’s manufacturing data and systems space. \n\nYour Mission: To lead an important initiative of our choosing from start to finish, working collaboratively with multi-functional team members, and presenting the results and findings to your peers and SDS leadership. \n\nOur commitment to you: We will provide you with a challenging opportunity that you will be proud to have accomplished at Apple. We’ll connect you with mentors and teammates that can help guide you throughout the internship (and potentially, throughout your career). We will expose you to a character-building leadership programs that will prepare you for future leadership opportunities. You will be part of a world class technology organization and have the opportunity to learn and solve real life business problems.\n\nWhat we expect of you: Curiosity, high energy, creativity, and a positive attitude. Strive to be the best version of yourself. Be ready to challenge and be challenged to go above and beyond where you believe is possible.</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200204729/product-design-engineer?team=HRDWR",
        "position": "Product Design Engineer",
        "posted": "Nov 5, 2020",
        "lastScraped": "2020-12-07T03:01:28.787Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"160\">You will be working with many internal teams and contract partners, leading Design integration and architecture efforts. You will demonstrate creativity in problem solving, ability to think dynamically and outside of standard convention, and adapt quickly to new technical areas. We promote innovation and new technology to further improve Apple's hardware performance and user experience. \n•\tDrive industry with advanced package solutions and specs</span>"
    },
    {
        "url": "https://jobs.apple.com/en-us/details/200204732/product-design-engineer?team=HRDWR",
        "position": "Product Design Engineer",
        "posted": "Nov 5, 2020",
        "lastScraped": "2020-12-07T03:01:29.922Z",
        "location": {
            "city": "Santa Clara Valley (Cupertino)",
            "state": "California"
        },
        "description": "<span data-reactid=\"160\">You will be working with many internal teams and contract partners, leading Design integration and architecture efforts. You will demonstrate creativity in problem solving, ability to think dynamically and outside of standard convention, and adapt quickly to new technical areas. We promote innovation and new technology to further improve Apple's hardware performance and user experience. \n•\tDrive industry with advanced package solutions and specs</span>"
    }
]