<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2024-07-17T16:45:34" hostname="hakam-MS-7D46" package="PC_gen" id="0" name="default" tests="8" errors="0" failures="2" time="0" skipped="7">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="FAIL"/>
</properties>
<testcase classname="default" name="build execution" time="0">
<failure type="FAIL" message="Task returned status FAIL." />
</testcase>
<testcase classname="default" name="Property COVER in PC_gen at PC_gen.sv:127.3-128.44" time="0" type="COVER" location="PC_gen.sv:127.3-128.44" id="_witness_.cover_auto_verificsva_cc_1732_import_377">
<skipped />
</testcase>
<testcase classname="default" name="Property COVER in PC_gen at PC_gen.sv:124.3-125.77" time="0" type="COVER" location="PC_gen.sv:124.3-125.77" id="_witness_.cover_auto_verificsva_cc_1732_import_416">
<skipped />
</testcase>
<testcase classname="default" name="Property COVER in PC_gen at PC_gen.sv:121.3-122.72" time="0" type="COVER" location="PC_gen.sv:121.3-122.72" id="_witness_.cover_auto_verificsva_cc_1732_import_455">
<skipped />
</testcase>
<testcase classname="default" name="Property COVER in PC_gen at PC_gen.sv:118.3-119.78" time="0" type="COVER" location="PC_gen.sv:118.3-119.78" id="_witness_.cover_auto_verificsva_cc_1732_import_494">
<skipped />
</testcase>
<testcase classname="default" name="Property ASSERT in PC_gen at PC_gen.sv:115.3-116.45" time="0" type="ASSERT" location="PC_gen.sv:115.3-116.45" id="_witness_.assert_auto_verificsva_cc_1732_import_261">
<skipped />
</testcase>
<testcase classname="default" name="Property ASSERT in PC_gen at PC_gen.sv:112.3-113.78" time="0" type="ASSERT" location="PC_gen.sv:112.3-113.78" id="_witness_.assert_auto_verificsva_cc_1732_import_290" tracefile="engine_0/trace.vcd">
<failure type="ASSERT" message="Property ASSERT in PC_gen at PC_gen.sv:112.3-113.78 failed. Trace file: engine_0/trace.vcd" />
</testcase>
<testcase classname="default" name="Property ASSERT in PC_gen at PC_gen.sv:109.3-110.73" time="0" type="ASSERT" location="PC_gen.sv:109.3-110.73" id="_witness_.assert_auto_verificsva_cc_1732_import_319">
<skipped />
</testcase>
<testcase classname="default" name="Property ASSERT in PC_gen at PC_gen.sv:106.3-107.79" time="0" type="ASSERT" location="PC_gen.sv:106.3-107.79" id="_witness_.assert_auto_verificsva_cc_1732_import_348">
<skipped />
</testcase>
<system-out>SBY 16:45:34 [PC_gen] Removing directory '/home/hakam/Repos/ChaosCore/formal/PC_gen'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/mem_65536x2.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/PHT_memory.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/gshare.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/mem_4096x56.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/hash_BTB_mem.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/hash_BTB.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/mem_128x39.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/SDPReadWriteSmem.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/RAS.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Queue1_prediction.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/BP.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_FTQ_entry.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Queue1_FTQ_entry.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Queue1_fetch_packet.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_memory_request.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Queue1_memory_request.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/predecoder.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/PC_gen.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x204.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/ram_16x204.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Queue16_fetch_packet.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Q.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Q.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/ram_16x65.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_memory_request.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Queue16_memory_request.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Q_1.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Q_1.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/ram_16x53.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Queue16_prediction.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Q_2.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Q_2.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/instruction_fetch.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/decoder.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_decoded_fetch_packet.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Queue1_decoded_fetch_packet.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_FTQ_entry_1.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Queue1_FTQ_entry_1.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/fetch_packet_decoder.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x388.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/ram_16x388.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Queue16_decoded_fetch_packet.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Q_3.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Q_3.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x134.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/ram_16x134.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_FTQ_entry.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Queue16_FTQ_entry.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Q_4.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/Q_4.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/free_list.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/WAW_handler.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/RAT.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/rename.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/frontend.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/RS.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/MEMRS.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/MOB.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/mem_64x32.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/sim_nReadmWrite.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/sim_nReadmWrite.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/ALU.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/branch_unit.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/FU.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/FU_1.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/AGU.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/backend.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/FTQ.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/FTQ.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x44.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/mem_64x44.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/ROB_shared_mem.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/mem_64x2.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/ROB_WB_mem.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x12.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/mem_64x12.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/ROB_entry_mem.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/ROB.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/BRU.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/BRU.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/ChaosCore.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/mem_64x278.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/icache_ReadWriteSmem.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/instruction_validator.sv'.
SBY 16:45:34 [PC_gen] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/instruction_cache.sv' to '/home/hakam/Repos/ChaosCore/formal/PC_gen/src/instruction_cache.sv'.
SBY 16:45:34 [PC_gen] engine_0: smtbmc yices
SBY 16:45:34 [PC_gen] base: starting process &quot;cd PC_gen/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 16:45:34 [PC_gen] base: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 16:45:34 [PC_gen] base: This license is granted for the limited purpose of academic and/or research activities.
SBY 16:45:34 [PC_gen] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 16:45:34 [PC_gen] base: This license was issued to Hakam Atassi.
SBY 16:45:34 [PC_gen] base: Customer PoC: Hakam Atassi &lt;atassih@mcmaster.ca&gt;.
SBY 16:45:34 [PC_gen] base: finished (returncode=0)
SBY 16:45:34 [PC_gen] prep: starting process &quot;cd PC_gen/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 16:45:34 [PC_gen] prep: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 16:45:34 [PC_gen] prep: This license is granted for the limited purpose of academic and/or research activities.
SBY 16:45:34 [PC_gen] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 16:45:34 [PC_gen] prep: This license was issued to Hakam Atassi.
SBY 16:45:34 [PC_gen] prep: Customer PoC: Hakam Atassi &lt;atassih@mcmaster.ca&gt;.
SBY 16:45:34 [PC_gen] prep: finished (returncode=0)
SBY 16:45:34 [PC_gen] smt2: starting process &quot;cd PC_gen/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 16:45:34 [PC_gen] smt2: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 16:45:34 [PC_gen] smt2: This license is granted for the limited purpose of academic and/or research activities.
SBY 16:45:34 [PC_gen] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 16:45:34 [PC_gen] smt2: This license was issued to Hakam Atassi.
SBY 16:45:34 [PC_gen] smt2: Customer PoC: Hakam Atassi &lt;atassih@mcmaster.ca&gt;.
SBY 16:45:34 [PC_gen] smt2: finished (returncode=0)
SBY 16:45:34 [PC_gen] engine_0: starting process &quot;cd PC_gen; yosys-smtbmc -s yices --presat --unroll --noprogress -t 50  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2&quot;
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Solver: yices
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Checking assumptions in step 2..
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Checking assertions in step 2..
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  BMC failed!
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Assert failed in PC_gen: PC_gen.sv:112.3-113.78 (_witness_.assert_auto_verificsva_cc_1732_import_290)
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace.smtc
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace.yw
SBY 16:45:34 [PC_gen] engine_0: ##   0:00:00  Status: failed
SBY 16:45:34 [PC_gen] engine_0: finished (returncode=1)
SBY 16:45:34 [PC_gen] engine_0: Status returned by engine: FAIL
SBY 16:45:34 [PC_gen] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 16:45:34 [PC_gen] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 16:45:34 [PC_gen] summary: engine_0 (smtbmc yices) returned FAIL
SBY 16:45:34 [PC_gen] summary: counterexample trace: PC_gen/engine_0/trace.vcd
SBY 16:45:34 [PC_gen] summary:   failed assertion PC_gen._witness_.assert_auto_verificsva_cc_1732_import_290 at PC_gen.sv:112.3-113.78 in step 2
SBY 16:45:34 [PC_gen] DONE (FAIL, rc=2)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
