Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 23:34:36 2017
| Host         : MANOVELLA4169 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nco_control_sets_placed.rpt
| Design       : nco
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            5 |
| Yes          | No                    | No                     |             121 |           60 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+------------------+------------------+----------------+
| Clock Signal |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------+------------------+------------------+----------------+
|  ap_clk      |                                        |                  |                2 |              2 |
|  ap_clk      |                                        | params_V_Rst_A   |                5 |             10 |
|  ap_clk      | phasein_V_0_payload_A[30]_i_1_n_0      |                  |                9 |             17 |
|  ap_clk      | phasein_V_0_payload_B[30]_i_1_n_0      |                  |               10 |             17 |
|  ap_clk      | sinarray_V_U/nco_sinarray_V_rom_U/E[0] |                  |               22 |             29 |
|  ap_clk      | dataout_V_1_load_B                     |                  |                8 |             29 |
|  ap_clk      | dataout_V_1_payload_A[30]_i_1_n_0      |                  |               11 |             29 |
+--------------+----------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 10     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


