

================================================================
== Vitis HLS Report for 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3'
================================================================
* Date:           Sat Oct 15 11:10:34 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.856 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_3  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        7|       81|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln870_fu_74_p2                |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_fu_68_p2              |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  27|          11|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_c4_V        |   9|          2|    4|          8|
    |c4_V_2_fu_42                 |   9|          2|    4|          8|
    |fifo_A_A_IO_L2_in_072_blk_n  |   9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_173_blk_n  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  54|         12|   12|         24|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c4_V_2_fu_42             |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3|  return value|
|fifo_A_A_IO_L2_in_072_dout     |   in|  256|     ap_fifo|                             fifo_A_A_IO_L2_in_072|       pointer|
|fifo_A_A_IO_L2_in_072_empty_n  |   in|    1|     ap_fifo|                             fifo_A_A_IO_L2_in_072|       pointer|
|fifo_A_A_IO_L2_in_072_read     |  out|    1|     ap_fifo|                             fifo_A_A_IO_L2_in_072|       pointer|
|fifo_A_A_IO_L2_in_173_din      |  out|  256|     ap_fifo|                             fifo_A_A_IO_L2_in_173|       pointer|
|fifo_A_A_IO_L2_in_173_full_n   |   in|    1|     ap_fifo|                             fifo_A_A_IO_L2_in_173|       pointer|
|fifo_A_A_IO_L2_in_173_write    |  out|    1|     ap_fifo|                             fifo_A_A_IO_L2_in_173|       pointer|
+-------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

