// Seed: 2601161361
module module_0 (
    output tri id_0,
    output wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    output tri id_5,
    output supply1 id_6,
    input supply0 id_7
);
  wand id_9 = 1;
  assign id_4 = id_9;
endmodule
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri0 module_1,
    output logic id_4,
    input uwire id_5,
    output logic id_6,
    output wor id_7,
    input logic id_8
);
  wire id_10;
  wand id_11 = (1 - "");
  always begin
    if (id_8) begin
      id_4 <= id_8;
      if (1) id_6 <= id_8;
    end else begin
      if (1'd0) #0 id_6 <= 1;
    end
  end
  module_0(
      id_1, id_7, id_1, id_5, id_1, id_7, id_1, id_5
  );
endmodule
