

================================================================
== Synthesis Summary Report of 'activation'
================================================================
+ General Information: 
    * Date:           Thu Jul 18 08:05:38 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        activation
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu13p-flga2577-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+--------+-------+---------+---------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |    Modules   |  Issue |       | Latency | Latency | Iteration|         | Trip |          |         |         |            |            |     |
    |    & Loops   |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +--------------+--------+-------+---------+---------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ activation  |  Timing|  -0.38|      104|  208.000|         -|        1|     -|       yes|  1 (~0%)|  6 (~0%)|  2947 (~0%)|  1454 (~0%)|    -|
    +--------------+--------+-------+---------+---------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| input_r   | ap_none | 32       |
| output_r  | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | float    |
| output   | out       | float&   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| input    | input_r      | port    |
| output   | output_r     | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-----------+------+--------+---------+
| Name                                | DSP | Pragma | Variable  | Op   | Impl   | Latency |
+-------------------------------------+-----+--------+-----------+------+--------+---------+
| + activation                        | 6   |        |           |      |        |         |
|   dadd_64ns_64ns_64_14_no_dsp_1_U5  | -   |        | add_i_i   | dadd | fabric | 13      |
|   dmul_64ns_64ns_64_14_med_dsp_1_U6 | 6   |        | mul_i_i   | dmul | meddsp | 13      |
|   ddiv_64ns_64ns_64_59_no_dsp_1_U7  | -   |        | div_i_i   | ddiv | fabric | 58      |
|   sh_amt_fu_269_p2                  | -   |        | sh_amt    | sub  | fabric | 0       |
|   sh_amt_1_fu_307_p2                | -   |        | sh_amt_1  | sub  | fabric | 0       |
|   index_V_6_fu_421_p2               | -   |        | index_V_6 | sub  | fabric | 0       |
+-------------------------------------+-----+--------+-----------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + activation | 1    | 0    |        |          |         |      |         |
|   lut_U      | 1    | -    |        | lut      | rom_1p  | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+-----------------------------------------+
| Type      | Options                  | Location                                |
+-----------+--------------------------+-----------------------------------------+
| interface | mode=ap_none port=input  | activation.cpp:94 in activation, input  |
| interface | mode=ap_none port=output | activation.cpp:95 in activation, output |
| pipeline  | II=1                     | activation.cpp:97 in activation         |
+-----------+--------------------------+-----------------------------------------+


