Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 24 23:06:14 2022
| Host         : DESKTOP-9MND0DI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           16 |
| Yes          | No                    | No                     |              21 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             376 |          109 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                                   Enable Signal                                  |                                  Set/Reset Signal                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+
|  aluromcheckfsm1/num_show__0 |                                                                                  |                                                                                   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG               |                                                                                  | reset_cond/M_reset_cond_in                                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               | alucheckfsm1/alumanualcheckfsm1/FSM_onehot_M_manual_controller_q_reg[2]_0[0]     | reset_cond/Q[0]                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | alucheckfsm1/buttondetector/E[0]                                                 | reset_cond/Q[0]                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | pressbutton/dec_ctr/dctr_gen_0[0].dctr/E[0]                                      | reset_cond/Q[0]                                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               | pressbutton/dec_ctr/dctr_gen_0[1].dctr/E[0]                                      | reset_cond/Q[0]                                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               | pressbutton/dec_ctr/dctr_gen_0[2].dctr/E[0]                                      | reset_cond/Q[0]                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | pressbutton/pn_gen/M_last_q_reg[0]                                               | reset_cond/Q[0]                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | reset_cond/M_stage_q_reg[3]_0                                                    | reset_cond/Q[0]                                                                   |                7 |             11 |         1.57 |
|  clk_IBUF_BUFG               | alucheckfsm1/alumanualcheckfsm1/M_register_1_d                                   | reset_cond/Q[0]                                                                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG               | alucheckfsm1/alumanualcheckfsm1/M_register_2_d                                   | reset_cond/Q[0]                                                                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG               |                                                                                  |                                                                                   |                9 |             19 |         2.11 |
|  clk_IBUF_BUFG               | pressbutton/button_conditioner_gen_0[0].button_conditioner/M_ctr_q[0]_i_2__3_n_0 | pressbutton/button_conditioner_gen_0[0].button_conditioner/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | alucheckfsm1/buttoncond/sel                                                      | pressbutton/button_conditioner_gen_0[3].button_conditioner/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | alucheckfsm1/buttoncond1/M_ctr_q[0]_i_2_n_0                                      | pressbutton/button_conditioner_gen_0[2].button_conditioner/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | buttoncond/sel                                                                   | pressbutton/button_conditioner_gen_0[1].button_conditioner/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | enter_game_conditioner/M_ctr_q[0]_i_2__4_n_0                                     | enter_game_conditioner/sync/M_pipe_q_reg[1]_0                                     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | pressbutton/button_conditioner_gen_0[1].button_conditioner/M_ctr_q[0]_i_2__2_n_0 | pressbutton/button_conditioner_gen_0[1].button_conditioner/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q[0]_i_1__0_n_0 | pressbutton/button_conditioner_gen_0[2].button_conditioner/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | pressbutton/button_conditioner_gen_0[3].button_conditioner/sel                   | pressbutton/button_conditioner_gen_0[3].button_conditioner/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | reset_cond/M_stage_q_reg[3]_0                                                    |                                                                                   |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG               |                                                                                  | reset_cond/Q[0]                                                                   |               14 |             47 |         3.36 |
|  M_slowclock_value           | aluromcheckfsm1/num_show__0                                                      | reset_cond/Q[0]                                                                   |               13 |             53 |         4.08 |
|  clk_IBUF_BUFG               | pressbutton/pn_gen/E[0]                                                          | reset_cond/Q[0]                                                                   |               21 |             96 |         4.57 |
+------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+


