ncelab(64): 15.20-s086: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncelab: Memory Usage - 49.9M program + 32.9M data = 82.8M total (Peak 87.7M)
ncelab: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.1s, 22.7% cpu)
