name: hdlconvertor_p703
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p703.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 10

%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p703.sv:2: syntax error, unexpected '.', expecting '['
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p703.sv:4: Unsupported: SystemVerilog 2005 reserved word not implemented: ref
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p703.sv:10: syntax error, unexpected endmodule
%Error: Exiting due to 3 error(s)
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p703.sv
