// Seed: 2125083131
module module_0;
  assign module_2.id_2 = 0;
  wire id_1;
  wire id_2, id_3;
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1,
    input  wire id_2,
    id_6,
    input  tri  id_3,
    input  tri1 id_4,
    id_7 = id_6[1]
);
  localparam id_8 = -1;
  assign id_1 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0
);
  id_2 :
  assert property (@(posedge id_2) 1) id_3 <= -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output tri id_0,
    input tri id_1,
    output tri id_2,
    input wand id_3,
    input supply0 id_4,
    output tri id_5,
    output tri1 id_6,
    input supply0 id_7,
    output wand id_8,
    input tri id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wand id_12
);
  module_0 modCall_1 ();
endmodule
