/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [2:0] _05_;
  wire [7:0] _06_;
  wire [4:0] _07_;
  reg [5:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = celloutsig_0_6z ? celloutsig_0_7z : celloutsig_0_14z;
  assign celloutsig_0_0z = !(in_data[54] ? in_data[70] : in_data[66]);
  assign celloutsig_0_28z = !(celloutsig_0_25z ? celloutsig_0_12z : celloutsig_0_14z);
  assign celloutsig_0_29z = !(celloutsig_0_10z ? celloutsig_0_24z : celloutsig_0_17z);
  assign celloutsig_1_1z = !(in_data[168] ? in_data[182] : 1'h1);
  assign celloutsig_1_19z = !(celloutsig_1_6z ? celloutsig_1_4z[4] : celloutsig_1_17z);
  assign celloutsig_0_11z = !(celloutsig_0_1z ? celloutsig_0_9z : celloutsig_0_7z);
  assign celloutsig_0_14z = ~celloutsig_0_2z;
  assign celloutsig_0_8z = ~((_00_ | celloutsig_0_1z) & celloutsig_0_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[6] | celloutsig_1_2z[10]) & (celloutsig_1_2z[9] | in_data[98]));
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_6z) & (in_data[106] | celloutsig_1_3z));
  assign celloutsig_1_16z = ~((in_data[144] | _01_) & (celloutsig_1_2z[5] | celloutsig_1_3z));
  assign celloutsig_1_18z = ~((celloutsig_1_4z[6] | celloutsig_1_12z) & (_02_ | celloutsig_1_10z[3]));
  assign celloutsig_0_7z = ~((celloutsig_0_0z | celloutsig_0_5z[7]) & (in_data[28] | celloutsig_0_1z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_15z = ~((celloutsig_0_9z | celloutsig_0_11z) & (celloutsig_0_0z | _03_));
  assign celloutsig_0_17z = ~((celloutsig_0_10z | celloutsig_0_16z) & (celloutsig_0_14z | celloutsig_0_15z));
  assign celloutsig_0_24z = ~((celloutsig_0_6z | celloutsig_0_1z) & (celloutsig_0_12z | celloutsig_0_6z));
  assign celloutsig_0_6z = in_data[79] | ~(celloutsig_0_1z);
  assign celloutsig_0_5z = in_data[79:72] + { in_data[29:23], celloutsig_0_3z };
  reg [2:0] _29_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 3'h0;
    else _29_ <= { celloutsig_1_1z, 1'h1, celloutsig_1_3z };
  assign { _01_, _05_[1:0] } = _29_;
  reg [4:0] _30_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _30_ <= 5'h00;
    else _30_ <= { in_data[83], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _07_[4], _04_, _07_[2], _03_, _00_ } = _30_;
  reg [7:0] _31_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _31_ <= 8'h00;
    else _31_ <= { celloutsig_1_2z[13:7], celloutsig_1_5z };
  assign { _06_[7:3], _02_, _06_[1:0] } = _31_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _08_ <= 6'h00;
    else _08_ <= { _07_[4], _04_, _07_[2], _03_, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[158:147], celloutsig_1_1z, 1'h1 } / { 1'h1, in_data[114:102] };
  assign celloutsig_1_4z = { celloutsig_1_2z[13:9], celloutsig_1_1z, 1'h1 } / { 1'h1, in_data[128:126], 1'h1, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[163:156], 1'h1, _01_, _05_[1:0] } / { 1'h1, in_data[159:149] };
  assign celloutsig_0_2z = in_data[42:27] === { in_data[60:56], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_2z[3:1], celloutsig_1_1z, celloutsig_1_3z } === celloutsig_1_4z[6:2];
  assign celloutsig_0_12z = { in_data[46:41], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z, _07_[4], _04_, _07_[2], _03_, _00_, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_8z } === { in_data[76:60], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } > { celloutsig_0_1z, celloutsig_0_1z, _07_[4], _04_, _07_[2], _03_, _00_ };
  assign celloutsig_0_3z = ~^ { in_data[59:40], celloutsig_0_2z };
  assign celloutsig_1_5z = ^ { in_data[150:145], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_17z = ^ { celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_10z = ^ { _07_[4], _04_, _07_[2], _03_, celloutsig_0_5z };
  assign celloutsig_1_12z = ~((celloutsig_1_7z & celloutsig_1_2z[0]) | (_05_[0] & _01_));
  assign celloutsig_0_25z = ~((celloutsig_0_2z & celloutsig_0_5z[7]) | (celloutsig_0_15z & _08_[4]));
  assign _05_[2] = _01_;
  assign _06_[2] = _02_;
  assign { _07_[3], _07_[1:0] } = { _04_, _03_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
