Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 28 17:00:30 2024
| Host         : ALEXANDERSUE0D5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-20  Warning           Non-clocked latch               242         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2699)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (245)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (132)

1. checking no_clock (2699)
---------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IR_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IR_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: IR_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: IR_reg[17]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: IR_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: IR_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IR_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: IR_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: IR_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: IR_reg[24]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: IR_reg[27]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: IR_reg[28]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: IR_reg[29]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: IR_reg[30]/Q (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 242 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 242 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (245)
--------------------------------------------------
 There are 245 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (132)
------------------------------
 There are 132 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  261          inf        0.000                      0                  261           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           261 Endpoints
Min Delay           261 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IR_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            GPR_reg[6][14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.242ns  (logic 4.913ns (30.249%)  route 11.329ns (69.751%))
  Logic Levels:           6  (DSP48E1=1 LDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          LDCE                         0.000     0.000 r  IR_reg[17]/G
    SLICE_X7Y22          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  IR_reg[17]/Q
                         net (fo=44, routed)          5.093     5.854    IR_reg_n_0_[17]
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.978 r  GPR_reg[12]0_i_53/O
                         net (fo=8, routed)           1.389     7.367    GPR_reg[12]0_i_53_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.491 r  GPR_reg[12]0_i_11/O
                         net (fo=9, routed)           1.243     8.734    GPR_reg[12]0_i_11_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[5]_P[14])
                                                      3.656    12.390 r  GPR_reg[12]0/P[14]
                         net (fo=1, routed)           1.401    13.791    GPR_reg[12]0_n_91
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    13.915 r  GPR_reg[0][14]_i_3/O
                         net (fo=8, routed)           1.701    15.616    GPR_reg[0][14]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124    15.740 r  GPR_reg[6][14]_i_1/O
                         net (fo=1, routed)           0.502    16.242    GPR_reg[6][14]_i_1_n_0
    SLICE_X11Y35         LDCE                                         r  GPR_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            GPR_reg[4][14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.110ns  (logic 4.913ns (30.497%)  route 11.197ns (69.503%))
  Logic Levels:           6  (DSP48E1=1 LDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          LDCE                         0.000     0.000 r  IR_reg[17]/G
    SLICE_X7Y22          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  IR_reg[17]/Q
                         net (fo=44, routed)          5.093     5.854    IR_reg_n_0_[17]
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.978 r  GPR_reg[12]0_i_53/O
                         net (fo=8, routed)           1.389     7.367    GPR_reg[12]0_i_53_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.491 r  GPR_reg[12]0_i_11/O
                         net (fo=9, routed)           1.243     8.734    GPR_reg[12]0_i_11_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[5]_P[14])
                                                      3.656    12.390 r  GPR_reg[12]0/P[14]
                         net (fo=1, routed)           1.401    13.791    GPR_reg[12]0_n_91
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    13.915 r  GPR_reg[0][14]_i_3/O
                         net (fo=8, routed)           1.528    15.443    GPR_reg[0][14]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124    15.567 r  GPR_reg[4][14]_i_1/O
                         net (fo=1, routed)           0.543    16.110    GPR_reg[4][14]_i_1_n_0
    SLICE_X11Y36         LDCE                                         r  GPR_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            GPR_reg[1][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.106ns  (logic 5.295ns (32.875%)  route 10.811ns (67.125%))
  Logic Levels:           7  (DSP48E1=1 LDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          LDCE                         0.000     0.000 r  IR_reg[17]/G
    SLICE_X7Y22          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  IR_reg[17]/Q
                         net (fo=44, routed)          5.093     5.854    IR_reg_n_0_[17]
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.978 r  GPR_reg[12]0_i_53/O
                         net (fo=8, routed)           1.389     7.367    GPR_reg[12]0_i_53_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.491 r  GPR_reg[12]0_i_11/O
                         net (fo=9, routed)           1.243     8.734    GPR_reg[12]0_i_11_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[5]_P[11])
                                                      3.656    12.390 r  GPR_reg[12]0/P[11]
                         net (fo=1, routed)           1.434    13.824    GPR_reg[12]0_n_94
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.124    13.948 r  GPR_reg[0][11]_i_7/O
                         net (fo=1, routed)           0.000    13.948    GPR_reg[0][11]_i_7_n_0
    SLICE_X2Y33          MUXF7 (Prop_muxf7_I0_O)      0.209    14.157 r  GPR_reg[0][11]_i_3/O
                         net (fo=8, routed)           0.989    15.146    GPR_reg[0][11]_i_3_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I3_O)        0.297    15.443 r  GPR_reg[1][11]_i_1/O
                         net (fo=1, routed)           0.664    16.106    GPR_reg[1][11]_i_1_n_0
    SLICE_X0Y34          LDCE                                         r  GPR_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            GPR_reg[7][14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.969ns  (logic 4.913ns (30.766%)  route 11.056ns (69.234%))
  Logic Levels:           6  (DSP48E1=1 LDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          LDCE                         0.000     0.000 r  IR_reg[17]/G
    SLICE_X7Y22          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  IR_reg[17]/Q
                         net (fo=44, routed)          5.093     5.854    IR_reg_n_0_[17]
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.978 r  GPR_reg[12]0_i_53/O
                         net (fo=8, routed)           1.389     7.367    GPR_reg[12]0_i_53_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.491 r  GPR_reg[12]0_i_11/O
                         net (fo=9, routed)           1.243     8.734    GPR_reg[12]0_i_11_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[5]_P[14])
                                                      3.656    12.390 r  GPR_reg[12]0/P[14]
                         net (fo=1, routed)           1.401    13.791    GPR_reg[12]0_n_91
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    13.915 r  GPR_reg[0][14]_i_3/O
                         net (fo=8, routed)           1.551    15.466    GPR_reg[0][14]_i_3_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.590 r  GPR_reg[7][14]_i_1/O
                         net (fo=1, routed)           0.379    15.969    GPR_reg[7][14]_i_1_n_0
    SLICE_X10Y36         LDCE                                         r  GPR_reg[7][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            GPR_reg[4][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.889ns  (logic 4.913ns (30.921%)  route 10.976ns (69.079%))
  Logic Levels:           6  (DSP48E1=1 LDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          LDCE                         0.000     0.000 r  IR_reg[17]/G
    SLICE_X7Y22          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  IR_reg[17]/Q
                         net (fo=44, routed)          5.093     5.854    IR_reg_n_0_[17]
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.978 r  GPR_reg[12]0_i_53/O
                         net (fo=8, routed)           1.389     7.367    GPR_reg[12]0_i_53_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.491 r  GPR_reg[12]0_i_11/O
                         net (fo=9, routed)           1.243     8.734    GPR_reg[12]0_i_11_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      3.656    12.390 r  GPR_reg[12]0/P[4]
                         net (fo=1, routed)           1.295    13.685    GPR_reg[12]0_n_101
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.124    13.809 r  GPR_reg[0][4]_i_3/O
                         net (fo=8, routed)           1.369    15.178    GPR_reg[0][4]_i_3_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I3_O)        0.124    15.302 r  GPR_reg[4][4]_i_1/O
                         net (fo=1, routed)           0.587    15.889    GPR_reg[4][4]_i_1_n_0
    SLICE_X10Y26         LDCE                                         r  GPR_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            GPR_reg[5][14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.867ns  (logic 4.913ns (30.965%)  route 10.954ns (69.035%))
  Logic Levels:           6  (DSP48E1=1 LDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          LDCE                         0.000     0.000 r  IR_reg[17]/G
    SLICE_X7Y22          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  IR_reg[17]/Q
                         net (fo=44, routed)          5.093     5.854    IR_reg_n_0_[17]
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.978 r  GPR_reg[12]0_i_53/O
                         net (fo=8, routed)           1.389     7.367    GPR_reg[12]0_i_53_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.491 r  GPR_reg[12]0_i_11/O
                         net (fo=9, routed)           1.243     8.734    GPR_reg[12]0_i_11_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[5]_P[14])
                                                      3.656    12.390 r  GPR_reg[12]0/P[14]
                         net (fo=1, routed)           1.401    13.791    GPR_reg[12]0_n_91
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124    13.915 r  GPR_reg[0][14]_i_3/O
                         net (fo=8, routed)           1.283    15.198    GPR_reg[0][14]_i_3_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.322 r  GPR_reg[5][14]_i_1/O
                         net (fo=1, routed)           0.544    15.867    GPR_reg[5][14]_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  GPR_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            GPR_reg[2][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.845ns  (logic 5.295ns (33.417%)  route 10.550ns (66.583%))
  Logic Levels:           7  (DSP48E1=1 LDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          LDCE                         0.000     0.000 r  IR_reg[17]/G
    SLICE_X7Y22          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  IR_reg[17]/Q
                         net (fo=44, routed)          5.093     5.854    IR_reg_n_0_[17]
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.978 r  GPR_reg[12]0_i_53/O
                         net (fo=8, routed)           1.389     7.367    GPR_reg[12]0_i_53_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.491 r  GPR_reg[12]0_i_11/O
                         net (fo=9, routed)           1.243     8.734    GPR_reg[12]0_i_11_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[5]_P[11])
                                                      3.656    12.390 r  GPR_reg[12]0/P[11]
                         net (fo=1, routed)           1.434    13.824    GPR_reg[12]0_n_94
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.124    13.948 r  GPR_reg[0][11]_i_7/O
                         net (fo=1, routed)           0.000    13.948    GPR_reg[0][11]_i_7_n_0
    SLICE_X2Y33          MUXF7 (Prop_muxf7_I0_O)      0.209    14.157 r  GPR_reg[0][11]_i_3/O
                         net (fo=8, routed)           0.598    14.756    GPR_reg[0][11]_i_3_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.297    15.053 r  GPR_reg[2][11]_i_1/O
                         net (fo=1, routed)           0.792    15.845    GPR_reg[2][11]_i_1_n_0
    SLICE_X2Y34          LDCE                                         r  GPR_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            GPR_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.780ns  (logic 5.295ns (33.555%)  route 10.485ns (66.445%))
  Logic Levels:           7  (DSP48E1=1 LDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          LDCE                         0.000     0.000 r  IR_reg[17]/G
    SLICE_X7Y22          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  IR_reg[17]/Q
                         net (fo=44, routed)          5.093     5.854    IR_reg_n_0_[17]
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.978 r  GPR_reg[12]0_i_53/O
                         net (fo=8, routed)           1.389     7.367    GPR_reg[12]0_i_53_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.491 r  GPR_reg[12]0_i_11/O
                         net (fo=9, routed)           1.243     8.734    GPR_reg[12]0_i_11_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      3.656    12.390 r  GPR_reg[12]0/P[0]
                         net (fo=1, routed)           1.161    13.551    GPR_reg[12]0_n_105
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.675 r  GPR_reg[0][0]_i_7/O
                         net (fo=1, routed)           0.000    13.675    GPR_reg[0][0]_i_7_n_0
    SLICE_X2Y28          MUXF7 (Prop_muxf7_I0_O)      0.209    13.884 r  GPR_reg[0][0]_i_3/O
                         net (fo=8, routed)           1.048    14.932    GPR_reg[0][0]_i_3_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.297    15.229 r  GPR_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.551    15.780    GPR_reg[2][0]_i_1_n_0
    SLICE_X4Y29          LDCE                                         r  GPR_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            GPR_reg[3][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.767ns  (logic 5.295ns (33.582%)  route 10.472ns (66.418%))
  Logic Levels:           7  (DSP48E1=1 LDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          LDCE                         0.000     0.000 r  IR_reg[17]/G
    SLICE_X7Y22          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  IR_reg[17]/Q
                         net (fo=44, routed)          5.093     5.854    IR_reg_n_0_[17]
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.978 r  GPR_reg[12]0_i_53/O
                         net (fo=8, routed)           1.389     7.367    GPR_reg[12]0_i_53_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.491 r  GPR_reg[12]0_i_11/O
                         net (fo=9, routed)           1.243     8.734    GPR_reg[12]0_i_11_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[5]_P[11])
                                                      3.656    12.390 r  GPR_reg[12]0/P[11]
                         net (fo=1, routed)           1.434    13.824    GPR_reg[12]0_n_94
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.124    13.948 r  GPR_reg[0][11]_i_7/O
                         net (fo=1, routed)           0.000    13.948    GPR_reg[0][11]_i_7_n_0
    SLICE_X2Y33          MUXF7 (Prop_muxf7_I0_O)      0.209    14.157 r  GPR_reg[0][11]_i_3/O
                         net (fo=8, routed)           0.839    14.996    GPR_reg[0][11]_i_3_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.297    15.293 r  GPR_reg[3][11]_i_1/O
                         net (fo=1, routed)           0.474    15.767    GPR_reg[3][11]_i_1_n_0
    SLICE_X2Y35          LDCE                                         r  GPR_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            GPR_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.729ns  (logic 5.295ns (33.664%)  route 10.434ns (66.336%))
  Logic Levels:           7  (DSP48E1=1 LDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          LDCE                         0.000     0.000 r  IR_reg[17]/G
    SLICE_X7Y22          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  IR_reg[17]/Q
                         net (fo=44, routed)          5.093     5.854    IR_reg_n_0_[17]
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.978 r  GPR_reg[12]0_i_53/O
                         net (fo=8, routed)           1.389     7.367    GPR_reg[12]0_i_53_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.491 r  GPR_reg[12]0_i_11/O
                         net (fo=9, routed)           1.243     8.734    GPR_reg[12]0_i_11_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      3.656    12.390 r  GPR_reg[12]0/P[0]
                         net (fo=1, routed)           1.161    13.551    GPR_reg[12]0_n_105
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.675 r  GPR_reg[0][0]_i_7/O
                         net (fo=1, routed)           0.000    13.675    GPR_reg[0][0]_i_7_n_0
    SLICE_X2Y28          MUXF7 (Prop_muxf7_I0_O)      0.209    13.884 r  GPR_reg[0][0]_i_3/O
                         net (fo=8, routed)           1.217    15.102    GPR_reg[0][0]_i_3_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.297    15.399 r  GPR_reg[4][0]_i_1/O
                         net (fo=1, routed)           0.330    15.729    GPR_reg[4][0]_i_1_n_0
    SLICE_X0Y31          LDCE                                         r  GPR_reg[4][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_mem_reg[1][13]/G
                            (positive level-sensitive latch)
  Destination:            dout_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.203ns (57.540%)  route 0.150ns (42.460%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          LDCE                         0.000     0.000 r  data_mem_reg[1][13]/G
    SLICE_X4Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  data_mem_reg[1][13]/Q
                         net (fo=1, routed)           0.150     0.308    data_mem_reg_n_0_[1][13]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.045     0.353 r  dout_reg[13]_i_1/O
                         net (fo=2, routed)           0.000     0.353    data_mem[13]
    SLICE_X2Y32          LDCE                                         r  dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  state_reg[1]/Q
                         net (fo=15, routed)          0.181     0.322    state[1]
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.045     0.367 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    state[1]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg_rep[0]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg_rep[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.203ns (51.302%)  route 0.193ns (48.698%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          LDCE                         0.000     0.000 r  PC_reg_rep[0]/G
    SLICE_X5Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  PC_reg_rep[0]/Q
                         net (fo=8, routed)           0.193     0.351    PC_reg_rep[0]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.045     0.396 r  PC_reg_rep[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    PC_reg_rep[0]_i_1_n_0
    SLICE_X5Y21          LDCE                                         r  PC_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg_rep[1]/G
                            (positive level-sensitive latch)
  Destination:            IR_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.226ns (56.569%)  route 0.174ns (43.431%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          LDCE                         0.000     0.000 r  PC_reg_rep[1]/G
    SLICE_X6Y20          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  PC_reg_rep[1]/Q
                         net (fo=14, routed)          0.174     0.352    PC_reg_rep[1]
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.048     0.400 r  IR_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.400    IR_reg[18]_i_1_n_0
    SLICE_X6Y21          LDCE                                         r  IR_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_reg[1][14]/G
                            (positive level-sensitive latch)
  Destination:            dout_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.203ns (49.543%)  route 0.207ns (50.457%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          LDCE                         0.000     0.000 r  data_mem_reg[1][14]/G
    SLICE_X3Y32          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  data_mem_reg[1][14]/Q
                         net (fo=1, routed)           0.093     0.251    data_mem_reg_n_0_[1][14]
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  dout_reg[14]_i_1/O
                         net (fo=2, routed)           0.114     0.410    data_mem[14]
    SLICE_X2Y32          LDCE                                         r  dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IR_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.188ns (42.520%)  route 0.254ns (57.480%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=23, routed)          0.254     0.395    state[0]
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.047     0.442 r  IR_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     0.442    IR_reg[19]_i_1_n_0
    SLICE_X6Y21          LDCE                                         r  IR_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            dout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.223ns (49.982%)  route 0.223ns (50.018%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          LDCE                         0.000     0.000 r  data_mem_reg[2][1]/G
    SLICE_X2Y23          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  data_mem_reg[2][1]/Q
                         net (fo=1, routed)           0.095     0.273    data_mem_reg_n_0_[2][1]
    SLICE_X1Y23          LUT6 (Prop_lut6_I1_O)        0.045     0.318 r  dout_reg[1]_i_1/O
                         net (fo=2, routed)           0.128     0.446    data_mem[1]
    SLICE_X1Y23          LDCE                                         r  dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg_rep[0]/G
                            (positive level-sensitive latch)
  Destination:            IR_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.203ns (42.732%)  route 0.272ns (57.268%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          LDCE                         0.000     0.000 r  PC_reg_rep[0]/G
    SLICE_X5Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  PC_reg_rep[0]/Q
                         net (fo=8, routed)           0.161     0.319    PC_reg_rep[0]
    SLICE_X7Y22          LUT5 (Prop_lut5_I3_O)        0.045     0.364 r  IR_reg[0]_i_1/O
                         net (fo=1, routed)           0.111     0.475    IR_reg[0]_i_1_n_0
    SLICE_X6Y23          LDCE                                         r  IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_reg[3][0]/G
                            (positive level-sensitive latch)
  Destination:            dout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.203ns (42.545%)  route 0.274ns (57.455%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          LDCE                         0.000     0.000 r  data_mem_reg[3][0]/G
    SLICE_X0Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  data_mem_reg[3][0]/Q
                         net (fo=1, routed)           0.086     0.244    data_mem_reg_n_0_[3][0]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.045     0.289 r  dout_reg[0]_i_1/O
                         net (fo=2, routed)           0.188     0.477    data_mem[0]
    SLICE_X0Y22          LDCE                                         r  dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg_rep[2]/G
                            (positive level-sensitive latch)
  Destination:            IR_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.223ns (46.722%)  route 0.254ns (53.278%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          LDCE                         0.000     0.000 r  PC_reg_rep[2]/G
    SLICE_X6Y20          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  PC_reg_rep[2]/Q
                         net (fo=14, routed)          0.254     0.432    PC_reg_rep[2]
    SLICE_X6Y22          LUT4 (Prop_lut4_I1_O)        0.045     0.477 r  IR_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.477    IR_reg[1]_i_1_n_0
    SLICE_X6Y22          LDCE                                         r  IR_reg[1]/D
  -------------------------------------------------------------------    -------------------





