Classic Timing Analyzer report for uart_if
Mon Mar 30 13:00:57 2009
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'MCLK'
  6. Clock Hold: 'MCLK'
  7. tsu
  8. tco
  9. th
 10. Minimum tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                 ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.854 ns                         ; rst_n                                                                                ; filter:inst3|rst_out                   ; --         ; MCLK     ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.432 ns                        ; uart_if:inst5|uart:U1|txmit:u2|sdo_i                                                 ; txd                                    ; MCLK       ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.724 ns                        ; rxd                                                                                  ; uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 ; --         ; MCLK     ; 0            ;
; Worst-case Minimum tco       ; N/A                                      ; None          ; 14.432 ns                        ; uart_if:inst5|uart:U1|txmit:u2|sdo_i                                                 ; txd                                    ; MCLK       ; --       ; 0            ;
; Clock Setup: 'MCLK'          ; N/A                                      ; None          ; 88.95 MHz ( period = 11.242 ns ) ; uart_if:inst5|uart:U1|txmit:u2|tbr[3]                                                ; uart_if:inst5|uart:U1|txmit:u2|tsr[3]  ; MCLK       ; MCLK     ; 0            ;
; Clock Hold: 'MCLK'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] ; uart_if:inst5|din[2]                   ; MCLK       ; MCLK     ; 16           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                      ;                                        ;            ;          ; 16           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------+----------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C20F484C8       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; On                 ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; MCLK            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                          ; To                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 88.95 MHz ( period = 11.242 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[2]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[2]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.752 ns                ;
; N/A                                     ; 88.95 MHz ( period = 11.242 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[3]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[3]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.752 ns                ;
; N/A                                     ; 88.97 MHz ( period = 11.240 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[5]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[5]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.751 ns                ;
; N/A                                     ; 89.00 MHz ( period = 11.236 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[1]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[1]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.749 ns                ;
; N/A                                     ; 89.00 MHz ( period = 11.236 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[6]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[6]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.749 ns                ;
; N/A                                     ; 89.02 MHz ( period = 11.234 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[0]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr_0                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 0.748 ns                ;
; N/A                                     ; 89.02 MHz ( period = 11.234 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[4]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[4]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.748 ns                ;
; N/A                                     ; 89.03 MHz ( period = 11.232 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tbr[7]                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tsr[7]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 0.747 ns                ;
; N/A                                     ; 115.71 MHz ( period = 8.642 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr_0                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 115.71 MHz ( period = 8.642 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[1]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 115.71 MHz ( period = 8.642 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[2]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 115.71 MHz ( period = 8.642 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[3]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 115.71 MHz ( period = 8.642 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[4]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 115.71 MHz ( period = 8.642 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[5]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 115.71 MHz ( period = 8.642 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[6]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 115.71 MHz ( period = 8.642 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[7]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr_0                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[1]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[2]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[3]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[4]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[5]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[6]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 120.98 MHz ( period = 8.266 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[7]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 128.83 MHz ( period = 7.762 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr_0                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 128.83 MHz ( period = 7.762 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[1]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 128.83 MHz ( period = 7.762 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[2]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 128.83 MHz ( period = 7.762 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[3]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 128.83 MHz ( period = 7.762 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[4]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 128.83 MHz ( period = 7.762 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[5]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 128.83 MHz ( period = 7.762 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[6]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 128.83 MHz ( period = 7.762 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[7]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 135.76 MHz ( period = 7.366 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr_0                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 135.76 MHz ( period = 7.366 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[1]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 135.76 MHz ( period = 7.366 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[2]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 135.76 MHz ( period = 7.366 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[3]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 135.76 MHz ( period = 7.366 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[4]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 135.76 MHz ( period = 7.366 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[5]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 135.76 MHz ( period = 7.366 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[6]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 135.76 MHz ( period = 7.366 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsr[7]                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 144.55 MHz ( period = 6.918 ns )                    ; uart_if:inst5|rom_addrz[2]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.464 ns                ;
; N/A                                     ; 144.63 MHz ( period = 6.914 ns )                    ; uart_if:inst5|rom_addrz[4]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; 144.63 MHz ( period = 6.914 ns )                    ; uart_if:inst5|rom_addrz[5]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; 144.68 MHz ( period = 6.912 ns )                    ; uart_if:inst5|rom_addrz[6]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.458 ns                ;
; N/A                                     ; 144.70 MHz ( period = 6.911 ns )                    ; uart_if:inst5|rom_addrz[1]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.457 ns                ;
; N/A                                     ; 144.78 MHz ( period = 6.907 ns )                    ; uart_if:inst5|rom_addrz[3]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.453 ns                ;
; N/A                                     ; 144.80 MHz ( period = 6.906 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|sdo_i                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 150.51 MHz ( period = 6.644 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|parity_i                                                                       ; MCLK       ; MCLK     ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 153.37 MHz ( period = 6.520 ns )                    ; uart_if:inst5|rom_addrz[0]                                                                                    ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; MCLK       ; MCLK     ; None                        ; None                      ; 1.066 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 2.976 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|parity_i                                                                       ; MCLK       ; MCLK     ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[0]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[1]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[2]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[3]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[4]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[5]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[6]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|din[7]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 157.83 MHz ( period = 6.336 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|read_once                                                                                       ; MCLK       ; MCLK     ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 157.93 MHz ( period = 6.332 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|sdo_i                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.902 ns                ;
; N/A                                     ; 157.98 MHz ( period = 6.330 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.910 ns                ;
; N/A                                     ; 162.39 MHz ( period = 6.158 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.824 ns                ;
; N/A                                     ; 164.04 MHz ( period = 6.096 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 2.778 ns                ;
; N/A                                     ; 164.15 MHz ( period = 6.092 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbre                                                                           ; MCLK       ; MCLK     ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; 164.20 MHz ( period = 6.090 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.826 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|parity_i                                                                       ; MCLK       ; MCLK     ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 166.17 MHz ( period = 6.018 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbre                                                                           ; MCLK       ; MCLK     ; None                        ; None                      ; 4.613 ns                ;
; N/A                                     ; 166.56 MHz ( period = 6.004 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.740 ns                ;
; N/A                                     ; 167.06 MHz ( period = 5.986 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.738 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|sdo_i                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.708 ns                ;
; N/A                                     ; 168.98 MHz ( period = 5.918 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.654 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_2                                                                 ; uart_if:inst5|uart:U1|txmit:u2|clk1x_enable                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.448 ns                ;
; N/A                                     ; 171.47 MHz ( period = 5.832 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[3]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.568 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[3]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.652 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbre                                                                           ; MCLK       ; MCLK     ; None                        ; None                      ; 4.395 ns                ;
; N/A                                     ; 174.03 MHz ( period = 5.746 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[2]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.482 ns                ;
; N/A                                     ; 174.16 MHz ( period = 5.742 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.478 ns                ;
; N/A                                     ; 176.68 MHz ( period = 5.660 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[1]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 176.80 MHz ( period = 5.656 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.392 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|parity_i                                                                       ; MCLK       ; MCLK     ; None                        ; None                      ; 2.555 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[2]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 178.32 MHz ( period = 5.608 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbre                                                                           ; MCLK       ; MCLK     ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[0]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[1]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[2]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[3]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[4]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[5]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addrz[6]                                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.306 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|wrn1_i_0                                                                       ; uart_if:inst5|uart:U1|txmit:u2|tbre                                                                           ; MCLK       ; MCLK     ; None                        ; None                      ; 5.300 ns                ;
; N/A                                     ; 180.18 MHz ( period = 5.550 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_0                                                                 ; uart_if:inst5|uart:U1|txmit:u2|clk1x_enable                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.147 ns                ;
; N/A                                     ; 181.09 MHz ( period = 5.522 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[3]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.220 ns                ;
; N/A                                     ; 182.82 MHz ( period = 5.470 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[1]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.480 ns                ;
; N/A                                     ; 183.96 MHz ( period = 5.436 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.172 ns                ;
; N/A                                     ; 185.25 MHz ( period = 5.398 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[2]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.134 ns                ;
; N/A                                     ; 186.78 MHz ( period = 5.354 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_1                                                                 ; uart_if:inst5|uart:U1|txmit:u2|clk1x_enable                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 186.85 MHz ( period = 5.352 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 186.92 MHz ( period = 5.350 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.086 ns                ;
; N/A                                     ; 188.25 MHz ( period = 5.312 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[1]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.048 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.002 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[3]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 191.31 MHz ( period = 5.227 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[0]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable_0                                                                  ; MCLK       ; MCLK     ; None                        ; None                      ; 3.814 ns                ;
; N/A                                     ; 191.31 MHz ( period = 5.227 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[0]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 3.814 ns                ;
; N/A                                     ; 192.53 MHz ( period = 5.194 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[1]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable_0                                                                  ; MCLK       ; MCLK     ; None                        ; None                      ; 3.781 ns                ;
; N/A                                     ; 192.53 MHz ( period = 5.194 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[1]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 3.781 ns                ;
; N/A                                     ; 192.94 MHz ( period = 5.183 ns )                    ; uart_if:inst5|rom_addr_d[5]                                                                                   ; uart_if:inst5|rom_addr_d[0]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 193.05 MHz ( period = 5.180 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.916 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[2]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 196.31 MHz ( period = 5.094 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[3]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.830 ns                ;
; N/A                                     ; 196.39 MHz ( period = 5.092 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[1]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 198.49 MHz ( period = 5.038 ns )                    ; filter:inst3|cnt[0]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.131 ns                ;
; N/A                                     ; 199.68 MHz ( period = 5.008 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[2]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.744 ns                ;
; N/A                                     ; 203.17 MHz ( period = 4.922 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[1]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.658 ns                ;
; N/A                                     ; 204.62 MHz ( period = 4.887 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable                                                                    ; uart_if:inst5|uart:U1|rcvr:u1|U1_u1_clkdiv[3]                                                                 ; MCLK       ; MCLK     ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[3]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable_0                                                                  ; MCLK       ; MCLK     ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; uart_if:inst5|uart:U1|rcvr:u1|no_bits_rcvd[3]                                                                 ; uart_if:inst5|uart:U1|rcvr:u1|clk1x_enable                                                                    ; MCLK       ; MCLK     ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 206.78 MHz ( period = 4.836 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|wrn2_i                                                                         ; uart_if:inst5|uart:U1|txmit:u2|tbre                                                                           ; MCLK       ; MCLK     ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 206.83 MHz ( period = 4.835 ns )                    ; uart_if:inst5|rom_addr_d[6]                                                                                   ; uart_if:inst5|rom_addr_d[0]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; 209.73 MHz ( period = 4.768 ns )                    ; filter:inst3|cnt[1]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|clk1x_enable                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 3.291 ns                ;
; N/A                                     ; 213.17 MHz ( period = 4.691 ns )                    ; filter:inst3|cnt[2]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.784 ns                ;
; N/A                                     ; 216.68 MHz ( period = 4.615 ns )                    ; uart_if:inst5|rom_addr_d[3]                                                                                   ; uart_if:inst5|rom_addr_d[0]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; 217.11 MHz ( period = 4.606 ns )                    ; filter:inst3|cnt[3]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; filter:inst3|cnt[4]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 219.68 MHz ( period = 4.552 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|no_bits_sent_3                                                                 ; uart_if:inst5|uart:U1|txmit:u2|sdo_i                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.012 ns                ;
; N/A                                     ; 220.56 MHz ( period = 4.534 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|wrn_i_1                                                                                         ; MCLK       ; MCLK     ; None                        ; None                      ; 1.589 ns                ;
; N/A                                     ; 221.43 MHz ( period = 4.516 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|tsre_i                                                                         ; uart_if:inst5|rom_addr_d[0]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 224.97 MHz ( period = 4.445 ns )                    ; uart_if:inst5|rom_addr_d[4]                                                                                   ; uart_if:inst5|rom_addr_d[0]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.181 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; filter:inst3|cnt[5]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 226.65 MHz ( period = 4.412 ns )                    ; uart_if:inst5|rom_addr_d[2]                                                                                   ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; filter:inst3|cnt[6]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.492 ns                ;
; N/A                                     ; 229.04 MHz ( period = 4.366 ns )                    ; uart_if:inst5|read_once                                                                                       ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; uart_if:inst5|uart:U1|txmit:u2|clk1x_enable                                                                   ; uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]                                                                ; MCLK       ; MCLK     ; None                        ; None                      ; 2.441 ns                ;
; N/A                                     ; 231.16 MHz ( period = 4.326 ns )                    ; uart_if:inst5|rom_addr_d[2]                                                                                   ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 231.86 MHz ( period = 4.313 ns )                    ; filter:inst3|cnt[7]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.406 ns                ;
; N/A                                     ; 233.64 MHz ( period = 4.280 ns )                    ; uart_if:inst5|read_once                                                                                       ; uart_if:inst5|rom_addr_d[5]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 4.005 ns                ;
; N/A                                     ; 235.85 MHz ( period = 4.240 ns )                    ; uart_if:inst5|rom_addr_d[2]                                                                                   ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 238.44 MHz ( period = 4.194 ns )                    ; uart_if:inst5|read_once                                                                                       ; uart_if:inst5|rom_addr_d[4]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 3.919 ns                ;
; N/A                                     ; 239.06 MHz ( period = 4.183 ns )                    ; filter:inst3|cnt[8]                                                                                           ; filter:inst3|cnt[15]                                                                                          ; MCLK       ; MCLK     ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; uart_if:inst5|rom_addr_d[1]                                                                                   ; uart_if:inst5|rom_addr_d[6]                                                                                   ; MCLK       ; MCLK     ; None                        ; None                      ; 3.898 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg6 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg0 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg1 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg2 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg3 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg4 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|ram_block1a0~porta_address_reg5 ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7]                          ; MCLK       ; MCLK     ; None                        ; None                      ; 3.641 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                               ;                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK'                                                                                                                                                                                                                                                                   ;
+------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                 ; To                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] ; uart_if:inst5|din[2]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[5] ; uart_if:inst5|din[5]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[1] ; uart_if:inst5|din[1]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[3] ; uart_if:inst5|din[3]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] ; uart_if:inst5|din[6]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[0] ; uart_if:inst5|din[0]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[4] ; uart_if:inst5|din[4]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[7] ; uart_if:inst5|din[7]                  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[7]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[7] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[2]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[2] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[4]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[4] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[1]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[1] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[5]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[5] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[3]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[3] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[6]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[6] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; uart_if:inst5|din[0]                                                                 ; uart_if:inst5|uart:U1|txmit:u2|tbr[0] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.377 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                     ; To Clock ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; N/A   ; None         ; 1.854 ns   ; rst_n ; filter:inst3|rst_out                   ; MCLK     ;
; N/A   ; None         ; 0.990 ns   ; rxd   ; uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 ; MCLK     ;
+-------+--------------+------------+-------+----------------------------------------+----------+


+---------------------------------------------------------------------------------------------+
; tco                                                                                         ;
+-------+--------------+------------+--------------------------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From                                 ; To  ; From Clock ;
+-------+--------------+------------+--------------------------------------+-----+------------+
; N/A   ; None         ; 14.432 ns  ; uart_if:inst5|uart:U1|txmit:u2|sdo_i ; txd ; MCLK       ;
+-------+--------------+------------+--------------------------------------+-----+------------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                     ; To Clock ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; N/A           ; None        ; -0.724 ns ; rxd   ; uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 ; MCLK     ;
; N/A           ; None        ; -1.588 ns ; rst_n ; filter:inst3|rst_out                   ; MCLK     ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum tco                                                                                                 ;
+---------------+------------------+----------------+--------------------------------------+-----+------------+
; Minimum Slack ; Required Min tco ; Actual Min tco ; From                                 ; To  ; From Clock ;
+---------------+------------------+----------------+--------------------------------------+-----+------------+
; N/A           ; None             ; 14.432 ns      ; uart_if:inst5|uart:U1|txmit:u2|sdo_i ; txd ; MCLK       ;
+---------------+------------------+----------------+--------------------------------------+-----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Mon Mar 30 13:00:56 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart_if -c uart_if --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "uart_if:inst5|uart:U1|rcvr:u1|U1_u1_clkdiv[3]" as buffer
    Info: Detected ripple clock "uart_if:inst5|cnt[3]" as buffer
    Info: Detected ripple clock "uart_if:inst5|wrn_i_1" as buffer
    Info: Detected ripple clock "filter:inst3|cnt[15]" as buffer
    Info: Detected ripple clock "div:inst4|acc[12]" as buffer
    Info: Detected ripple clock "uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]" as buffer
Info: Clock "MCLK" has Internal fmax of 88.95 MHz between source register "uart_if:inst5|uart:U1|txmit:u2|tbr[2]" and destination register "uart_if:inst5|uart:U1|txmit:u2|tsr[2]" (period= 11.242 ns)
    Info: + Longest register to register delay is 0.752 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y14_N19; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|tbr[2]'
        Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X43_Y14_N4; Fanout = 1; COMB Node = 'uart_if:inst5|uart:U1|txmit:u2|tsr_2_~COMBOUT'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.752 ns; Loc. = LCFF_X43_Y14_N5; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|tsr[2]'
        Info: Total cell delay = 0.314 ns ( 41.76 % )
        Info: Total interconnect delay = 0.438 ns ( 58.24 % )
    Info: - Smallest clock skew is -4.605 ns
        Info: + Shortest clock path from clock "MCLK" to destination register is 8.263 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
            Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
            Info: 3: + IC(0.606 ns) + CELL(0.970 ns) = 5.766 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 2; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]'
            Info: 4: + IC(0.756 ns) + CELL(0.000 ns) = 6.522 ns; Loc. = CLKCTRL_G7; Fanout = 15; COMB Node = 'uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl'
            Info: 5: + IC(1.075 ns) + CELL(0.666 ns) = 8.263 ns; Loc. = LCFF_X43_Y14_N5; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|tsr[2]'
            Info: Total cell delay = 3.686 ns ( 44.61 % )
            Info: Total interconnect delay = 4.577 ns ( 55.39 % )
        Info: - Longest clock path from clock "MCLK" to source register is 12.868 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
            Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
            Info: 3: + IC(0.606 ns) + CELL(0.970 ns) = 5.766 ns; Loc. = LCFF_X49_Y14_N31; Fanout = 3; REG Node = 'uart_if:inst5|cnt[3]'
            Info: 4: + IC(1.406 ns) + CELL(0.970 ns) = 8.142 ns; Loc. = LCFF_X42_Y14_N13; Fanout = 2; REG Node = 'uart_if:inst5|wrn_i_1'
            Info: 5: + IC(2.972 ns) + CELL(0.000 ns) = 11.114 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'uart_if:inst5|wrn_i_1~clkctrl'
            Info: 6: + IC(1.088 ns) + CELL(0.666 ns) = 12.868 ns; Loc. = LCFF_X43_Y14_N19; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|tbr[2]'
            Info: Total cell delay = 4.656 ns ( 36.18 % )
            Info: Total interconnect delay = 8.212 ns ( 63.82 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "MCLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]" and destination pin or register "uart_if:inst5|din[2]" for clock "MCLK" (Hold time is 3.806 ns)
    Info: + Largest clock skew is 5.131 ns
        Info: + Longest clock path from clock "MCLK" to destination register is 8.269 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
            Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
            Info: 3: + IC(0.606 ns) + CELL(0.970 ns) = 5.766 ns; Loc. = LCFF_X49_Y14_N31; Fanout = 3; REG Node = 'uart_if:inst5|cnt[3]'
            Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 6.530 ns; Loc. = CLKCTRL_G5; Fanout = 28; COMB Node = 'uart_if:inst5|cnt[3]~clkctrl'
            Info: 5: + IC(1.073 ns) + CELL(0.666 ns) = 8.269 ns; Loc. = LCFF_X42_Y14_N11; Fanout = 1; REG Node = 'uart_if:inst5|din[2]'
            Info: Total cell delay = 3.686 ns ( 44.58 % )
            Info: Total interconnect delay = 4.583 ns ( 55.42 % )
        Info: - Shortest clock path from clock "MCLK" to source memory is 3.138 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
            Info: 2: + IC(0.251 ns) + CELL(0.000 ns) = 1.331 ns; Loc. = CLKCTRL_G14; Fanout = 27; COMB Node = 'MCLK~clkctrl'
            Info: 3: + IC(0.992 ns) + CELL(0.815 ns) = 3.138 ns; Loc. = M4K_X41_Y14; Fanout = 1; MEM Node = 'uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]'
            Info: Total cell delay = 1.895 ns ( 60.39 % )
            Info: Total interconnect delay = 1.243 ns ( 39.61 % )
    Info: - Micro clock to output delay of source is 0.260 ns
    Info: - Shortest memory to register delay is 1.371 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X41_Y14; Fanout = 1; MEM Node = 'uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2]'
        Info: 2: + IC(0.948 ns) + CELL(0.206 ns) = 1.263 ns; Loc. = LCCOMB_X42_Y14_N10; Fanout = 1; COMB Node = 'uart_if:inst5|din[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.371 ns; Loc. = LCFF_X42_Y14_N11; Fanout = 1; REG Node = 'uart_if:inst5|din[2]'
        Info: Total cell delay = 0.423 ns ( 30.85 % )
        Info: Total interconnect delay = 0.948 ns ( 69.15 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "filter:inst3|rst_out" (data pin = "rst_n", clock pin = "MCLK") is 1.854 ns
    Info: + Longest pin to register delay is 9.035 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AA3; Fanout = 1; PIN Node = 'rst_n'
        Info: 2: + IC(7.631 ns) + CELL(0.460 ns) = 9.035 ns; Loc. = LCFF_X46_Y14_N17; Fanout = 4; REG Node = 'filter:inst3|rst_out'
        Info: Total cell delay = 1.404 ns ( 15.54 % )
        Info: Total interconnect delay = 7.631 ns ( 84.46 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "MCLK" to destination register is 7.141 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
        Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
        Info: 3: + IC(0.619 ns) + CELL(0.970 ns) = 5.779 ns; Loc. = LCFF_X47_Y14_N29; Fanout = 2; REG Node = 'filter:inst3|cnt[15]'
        Info: 4: + IC(0.696 ns) + CELL(0.666 ns) = 7.141 ns; Loc. = LCFF_X46_Y14_N17; Fanout = 4; REG Node = 'filter:inst3|rst_out'
        Info: Total cell delay = 3.686 ns ( 51.62 % )
        Info: Total interconnect delay = 3.455 ns ( 48.38 % )
Info: tco from clock "MCLK" to destination pin "txd" through register "uart_if:inst5|uart:U1|txmit:u2|sdo_i" is 14.432 ns
    Info: + Longest clock path from clock "MCLK" to source register is 8.258 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
        Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
        Info: 3: + IC(0.606 ns) + CELL(0.970 ns) = 5.766 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 2; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]'
        Info: 4: + IC(0.756 ns) + CELL(0.000 ns) = 6.522 ns; Loc. = CLKCTRL_G7; Fanout = 15; COMB Node = 'uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl'
        Info: 5: + IC(1.070 ns) + CELL(0.666 ns) = 8.258 ns; Loc. = LCFF_X38_Y14_N31; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|sdo_i'
        Info: Total cell delay = 3.686 ns ( 44.64 % )
        Info: Total interconnect delay = 4.572 ns ( 55.36 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.870 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y14_N31; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|sdo_i'
        Info: 2: + IC(2.634 ns) + CELL(3.236 ns) = 5.870 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'txd'
        Info: Total cell delay = 3.236 ns ( 55.13 % )
        Info: Total interconnect delay = 2.634 ns ( 44.87 % )
Info: th for register "uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0" (data pin = "rxd", clock pin = "MCLK") is -0.724 ns
    Info: + Longest clock path from clock "MCLK" to destination register is 7.113 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
        Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
        Info: 3: + IC(1.185 ns) + CELL(0.000 ns) = 5.375 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'div:inst4|acc[12]~clkctrl'
        Info: 4: + IC(1.072 ns) + CELL(0.666 ns) = 7.113 ns; Loc. = LCFF_X42_Y15_N19; Fanout = 4; REG Node = 'uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0'
        Info: Total cell delay = 2.716 ns ( 38.18 % )
        Info: Total interconnect delay = 4.397 ns ( 61.82 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.143 ns
        Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_W15; Fanout = 1; PIN Node = 'rxd'
        Info: 2: + IC(6.751 ns) + CELL(0.370 ns) = 8.035 ns; Loc. = LCCOMB_X42_Y15_N18; Fanout = 1; COMB Node = 'uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.143 ns; Loc. = LCFF_X42_Y15_N19; Fanout = 4; REG Node = 'uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0'
        Info: Total cell delay = 1.392 ns ( 17.09 % )
        Info: Total interconnect delay = 6.751 ns ( 82.91 % )
Info: Minimum tco from clock "MCLK" to destination pin "txd" through register "uart_if:inst5|uart:U1|txmit:u2|sdo_i" is 14.432 ns
    Info: + Shortest clock path from clock "MCLK" to source register is 8.258 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'
        Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4|acc[12]'
        Info: 3: + IC(0.606 ns) + CELL(0.970 ns) = 5.766 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 2; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]'
        Info: 4: + IC(0.756 ns) + CELL(0.000 ns) = 6.522 ns; Loc. = CLKCTRL_G7; Fanout = 15; COMB Node = 'uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl'
        Info: 5: + IC(1.070 ns) + CELL(0.666 ns) = 8.258 ns; Loc. = LCFF_X38_Y14_N31; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|sdo_i'
        Info: Total cell delay = 3.686 ns ( 44.64 % )
        Info: Total interconnect delay = 4.572 ns ( 55.36 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Shortest register to pin delay is 5.870 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y14_N31; Fanout = 1; REG Node = 'uart_if:inst5|uart:U1|txmit:u2|sdo_i'
        Info: 2: + IC(2.634 ns) + CELL(3.236 ns) = 5.870 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'txd'
        Info: Total cell delay = 3.236 ns ( 55.13 % )
        Info: Total interconnect delay = 2.634 ns ( 44.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Allocated 119 megabytes of memory during processing
    Info: Processing ended: Mon Mar 30 13:00:57 2009
    Info: Elapsed time: 00:00:01


