$date
	Fri Feb 07 21:17:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ov $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 32 % s0 $end
$var parameter 32 & s1 $end
$var parameter 32 ' s2 $end
$var parameter 32 ( s3 $end
$var reg 1 ! out $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx )
1$
0#
0"
x!
$end
#5000
0!
b0 )
1"
#10000
0"
#15000
1"
1#
0$
#20000
0"
#25000
b1 )
1"
0#
#30000
0"
#35000
b10 )
1"
1#
#40000
0"
#45000
b11 )
1"
#50000
0"
#55000
1!
b1 )
1"
0#
#60000
0"
#65000
0!
b10 )
1"
1#
#70000
0"
#75000
b11 )
1"
#80000
0"
#85000
1!
b1 )
1"
0#
#90000
0"
#95000
0!
b10 )
1"
1#
#100000
0"
#105000
b1 )
1"
0#
#110000
0"
#115000
1"
