#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Sep 19 18:48:10 2025
# Process ID         : 151005
# Current directory  : /home/user16/workspace_vivado/basic_test/basic_test.runs/synth_1
# Command line       : vivado -log gy65_top_system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gy65_top_system.tcl
# Log file           : /home/user16/workspace_vivado/basic_test/basic_test.runs/synth_1/gy65_top_system.vds
# Journal file       : /home/user16/workspace_vivado/basic_test/basic_test.runs/synth_1/vivado.jou
# Running On         : user16-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2699.996 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16648 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20943 MB
# Available Virtual  : 15105 MB
#-----------------------------------------------------------
source gy65_top_system.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/user16/workspace_vivado/basic_test/basic_test.srcs/utils_1/imports/synth_1/port_test_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/user16/workspace_vivado/basic_test/basic_test.srcs/utils_1/imports/synth_1/port_test_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top gy65_top_system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 151045
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1850.117 ; gain = 407.781 ; free physical = 2073 ; free virtual = 13399
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'btn_pedge' is used before its declaration [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/test_top.v:15]
INFO: [Synth 8-6157] synthesizing module 'gy65_top_system' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/test_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'btn_cntr' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:82]
INFO: [Synth 8-6157] synthesizing module 'button_debounce' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:51]
INFO: [Synth 8-6155] done synthesizing module 'button_debounce' (0#1) [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:51]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_pos' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/exam02_sequential_logic.v:239]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_pos' (0#1) [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/exam02_sequential_logic.v:239]
INFO: [Synth 8-6155] done synthesizing module 'btn_cntr' (0#1) [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:82]
WARNING: [Synth 8-7071] port 'btn_ndege' of module 'btn_cntr' is unconnected for instance 'btn0' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/test_top.v:17]
WARNING: [Synth 8-7023] instance 'btn0' of module 'btn_cntr' has 5 connections declared, but only 4 given [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/test_top.v:17]
WARNING: [Synth 8-7071] port 'btn_ndege' of module 'btn_cntr' is unconnected for instance 'btn1' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/test_top.v:18]
WARNING: [Synth 8-7023] instance 'btn1' of module 'btn_cntr' has 5 connections declared, but only 4 given [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/test_top.v:18]
WARNING: [Synth 8-7071] port 'btn_ndege' of module 'btn_cntr' is unconnected for instance 'btn2' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/test_top.v:19]
WARNING: [Synth 8-7023] instance 'btn2' of module 'btn_cntr' has 5 connections declared, but only 4 given [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/test_top.v:19]
WARNING: [Synth 8-7071] port 'btn_ndege' of module 'btn_cntr' is unconnected for instance 'btn3' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/test_top.v:20]
WARNING: [Synth 8-7023] instance 'btn3' of module 'btn_cntr' has 5 connections declared, but only 4 given [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/test_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'gy65_bmp180_cntr' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:299]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_io' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:582]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:692]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_io' (0#1) [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:582]
INFO: [Synth 8-6155] done synthesizing module 'gy65_bmp180_cntr' (0#1) [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:299]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:4]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/exam01_combinational_logic.v:312]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (0#1) [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/exam01_combinational_logic.v:312]
INFO: [Synth 8-6157] synthesizing module 'anode_selector' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/exam01_combinational_logic.v:295]
INFO: [Synth 8-226] default block is never used [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/exam01_combinational_logic.v:301]
INFO: [Synth 8-6155] done synthesizing module 'anode_selector' (0#1) [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/exam01_combinational_logic.v:295]
INFO: [Synth 8-6157] synthesizing module 'seg_decoder_a' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/exam01_combinational_logic.v:257]
INFO: [Synth 8-226] default block is never used [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/exam01_combinational_logic.v:265]
INFO: [Synth 8-226] default block is never used [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/exam01_combinational_logic.v:284]
INFO: [Synth 8-6155] done synthesizing module 'seg_decoder_a' (0#1) [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/exam01_combinational_logic.v:257]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (0#1) [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gy65_top_system' (0#1) [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/test_top.v:4]
WARNING: [Synth 8-3848] Net p_0_in in module/entity gy65_bmp180_cntr does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity gy65_bmp180_cntr does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity gy65_bmp180_cntr does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity gy65_bmp180_cntr does not have driver.
WARNING: [Synth 8-3848] Net p_0_in in module/entity gy65_bmp180_cntr does not have driver.
WARNING: [Synth 8-3848] Net p_1_in in module/entity gy65_bmp180_cntr does not have driver.
WARNING: [Synth 8-3848] Net md in module/entity gy65_bmp180_cntr does not have driver. [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:357]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1929.086 ; gain = 486.750 ; free physical = 2002 ; free virtual = 13329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1946.898 ; gain = 504.562 ; free physical = 1998 ; free virtual = 13325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1946.898 ; gain = 504.562 ; free physical = 1998 ; free virtual = 13325
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1946.898 ; gain = 0.000 ; free physical = 1998 ; free virtual = 13325
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user16/workspace_vivado/basic_test/basic_test.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user16/workspace_vivado/basic_test/basic_test.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user16/workspace_vivado/basic_test/basic_test.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gy65_top_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gy65_top_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.648 ; gain = 0.000 ; free physical = 2006 ; free virtual = 13333
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.648 ; gain = 0.000 ; free physical = 2006 ; free virtual = 13333
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2098.648 ; gain = 656.312 ; free physical = 2050 ; free virtual = 13377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2106.652 ; gain = 664.316 ; free physical = 2050 ; free virtual = 13377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2106.652 ; gain = 664.316 ; free physical = 2050 ; free virtual = 13377
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master_io'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gy65_bmp180_cntr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                             0000 |                             0000
                ST_START |                             0001 |                             0001
                 ST_ADDR |                             0010 |                             0010
                  ST_ACK |                             0011 |                             0011
                   ST_TX |                             0100 |                             0100
               ST_TX_ACK |                             0101 |                             0101
                   ST_RX |                             0110 |                             0110
               ST_RX_ACK |                             0111 |                             0111
                 ST_STOP |                             1000 |                             1000
                ST_ERROR |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master_io'
WARNING: [Synth 8-327] inferring latch for variable 'data_rx_reg' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:751]
WARNING: [Synth 8-327] inferring latch for variable 'bit_cnt_reg' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:701]
WARNING: [Synth 8-327] inferring latch for variable 'shift_reg_reg' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:700]
WARNING: [Synth 8-327] inferring latch for variable 'ack_reg' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:717]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                READ_CAL |                             0001 |                             0001
              START_TEMP |                             0010 |                             0010
               WAIT_TEMP |                             0011 |                             0011
               READ_TEMP |                             0100 |                             0100
             START_PRESS |                             0101 |                             0101
              WAIT_PRESS |                             0110 |                             0110
              READ_PRESS |                             0111 |                             0111
               CALCULATE |                             1000 |                             1000
                    DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gy65_bmp180_cntr'
WARNING: [Synth 8-327] inferring latch for variable 'pressure_pa_reg' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:555]
WARNING: [Synth 8-327] inferring latch for variable 'temperature_c_reg' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:535]
WARNING: [Synth 8-327] inferring latch for variable 'altitude_cm_reg' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:558]
WARNING: [Synth 8-327] inferring latch for variable 'data_ready_reg' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:424]
WARNING: [Synth 8-327] inferring latch for variable 'busy_reg' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:423]
WARNING: [Synth 8-327] inferring latch for variable 'error_reg' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:571]
WARNING: [Synth 8-327] inferring latch for variable 'cal_step_reg' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:428]
WARNING: [Synth 8-327] inferring latch for variable 'up_reg' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:519]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2106.652 ; gain = 664.316 ; free physical = 2056 ; free virtual = 13384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   4 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 24    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Multipliers : 
	              16x32  Multipliers := 1     
	              14x32  Multipliers := 1     
	              32x32  Multipliers := 1     
	              13x32  Multipliers := 1     
	               7x32  Multipliers := 1     
	              23x32  Multipliers := 1     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 11    
	   2 Input   16 Bit        Muxes := 3     
	  10 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 4     
	  10 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 46    
	   3 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 24    
	  10 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP pressure_pa12, operation Mode is: A*B.
DSP Report: operator pressure_pa12 is absorbed into DSP pressure_pa12.
DSP Report: operator pressure_pa12 is absorbed into DSP pressure_pa12.
DSP Report: Generating DSP pressure_pa12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pressure_pa12 is absorbed into DSP pressure_pa12.
DSP Report: operator pressure_pa12 is absorbed into DSP pressure_pa12.
DSP Report: Generating DSP altitude_cm0, operation Mode is: (A:0x43a468)*B.
DSP Report: operator altitude_cm0 is absorbed into DSP altitude_cm0.
DSP Report: operator altitude_cm0 is absorbed into DSP altitude_cm0.
DSP Report: Generating DSP altitude_cm0, operation Mode is: (PCIN>>17)+(A:0x43a468)*B.
DSP Report: operator altitude_cm0 is absorbed into DSP altitude_cm0.
DSP Report: operator altitude_cm0 is absorbed into DSP altitude_cm0.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[3]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module i2c_master_io.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/busy_reg/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:676]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:676]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:676]
WARNING: [Synth 8-3332] Sequential element (data_rx_reg[7]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (data_rx_reg[6]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (data_rx_reg[5]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (data_rx_reg[4]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (data_rx_reg[3]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (data_rx_reg[2]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (data_rx_reg[1]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (data_rx_reg[0]) is unused and will be removed from module i2c_master_io.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/data_rx_reg[7]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/data_rx_reg[6]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/data_rx_reg[5]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/data_rx_reg[4]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/data_rx_reg[3]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/data_rx_reg[2]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/data_rx_reg[1]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/data_rx_reg[0]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:678]
WARNING: [Synth 8-3332] Sequential element (bit_cnt_reg[2]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (bit_cnt_reg[1]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (bit_cnt_reg[0]) is unused and will be removed from module i2c_master_io.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/bit_cnt_reg[2]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:679]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:679]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:679]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/bit_cnt_reg[1]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:679]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:679]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:679]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/bit_cnt_reg[0]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:679]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:679]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:679]
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[7]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[6]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[5]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[4]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[3]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[2]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[1]) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[0]) is unused and will be removed from module i2c_master_io.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/shift_reg_reg[7]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/shift_reg_reg[6]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/shift_reg_reg[5]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/shift_reg_reg[4]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/shift_reg_reg[3]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/shift_reg_reg[2]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/shift_reg_reg[1]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/i2c_inst/shift_reg_reg[0]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:680]
WARNING: [Synth 8-3332] Sequential element (ack_reg) is unused and will be removed from module i2c_master_io.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[31]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[30]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[29]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[28]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[27]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[26]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[25]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[24]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[23]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[22]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[21]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[20]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[19]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[18]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[17]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (pressure_pa_reg[16]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (temperature_c_reg[15]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (temperature_c_reg[14]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (temperature_c_reg[13]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (temperature_c_reg[12]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (temperature_c_reg[3]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[31]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[30]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[29]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[28]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[27]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[26]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[25]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[24]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[23]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[22]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[21]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[20]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[19]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[18]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[17]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[16]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[15]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[14]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[13]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[12]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[11]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[10]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[9]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[8]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[7]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[6]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[5]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[4]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[3]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[2]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[1]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (altitude_cm_reg[0]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (data_ready_reg) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (busy_reg) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (error_reg) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (cal_step_reg[7]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (cal_step_reg[6]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (cal_step_reg[5]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (cal_step_reg[4]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (cal_step_reg[3]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (cal_step_reg[2]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (cal_step_reg[1]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (cal_step_reg[0]) is unused and will be removed from module gy65_bmp180_cntr.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/cal_step_reg[7]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/cal_step_reg[6]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/cal_step_reg[5]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/cal_step_reg[4]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/cal_step_reg[3]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/cal_step_reg[2]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/cal_step_reg[1]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sensor_inst/cal_step_reg[0]__0/Q' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user16/workspace_vivado/basic_test/basic_test.srcs/sources_1/imports/new/controller.v:397]
WARNING: [Synth 8-3332] Sequential element (up_reg[15]) is unused and will be removed from module gy65_bmp180_cntr.
WARNING: [Synth 8-3332] Sequential element (up_reg[7]) is unused and will be removed from module gy65_bmp180_cntr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2106.652 ; gain = 664.316 ; free physical = 2043 ; free virtual = 13378
---------------------------------------------------------------------------------
 Sort Area is  altitude_cm0_3 : 0 0 : 3500 5612 : Used 1 time 0
 Sort Area is  altitude_cm0_3 : 0 1 : 2112 5612 : Used 1 time 0
 Sort Area is  pressure_pa12_0 : 0 0 : 3500 4840 : Used 1 time 0
 Sort Area is  pressure_pa12_0 : 0 1 : 1340 4840 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|gy65_bmp180_cntr | A*B                       | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gy65_bmp180_cntr | (PCIN>>17)+A*B            | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gy65_bmp180_cntr | (A:0x43a468)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gy65_bmp180_cntr | (PCIN>>17)+(A:0x43a468)*B | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2161.652 ; gain = 719.316 ; free physical = 1923 ; free virtual = 13258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2192.699 ; gain = 750.363 ; free physical = 1891 ; free virtual = 13226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (sensor_inst/FSM_sequential_state_reg[3]) is unused and will be removed from module gy65_top_system.
WARNING: [Synth 8-3332] Sequential element (sensor_inst/FSM_sequential_state_reg[2]) is unused and will be removed from module gy65_top_system.
WARNING: [Synth 8-3332] Sequential element (sensor_inst/FSM_sequential_state_reg[1]) is unused and will be removed from module gy65_top_system.
WARNING: [Synth 8-264] enable of latch \sensor_inst/temperature_c_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/temperature_c_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \sensor_inst/pressure_pa_reg[15]  is always disabled
WARNING: [Synth 8-3332] Sequential element (sensor_inst/FSM_sequential_state_reg[0]) is unused and will be removed from module gy65_top_system.
WARNING: [Synth 8-3332] Sequential element (sensor_inst/pressure_pa_reg[15]) is unused and will be removed from module gy65_top_system.
WARNING: [Synth 8-3332] Sequential element (sensor_inst/pressure_pa_reg[14]) is unused and will be removed from module gy65_top_system.
WARNING: [Synth 8-3332] Sequential element (sensor_inst/pressure_pa_reg[13]) is unused and will be removed from module gy65_top_system.
WARNING: [Synth 8-3332] Sequential element (sensor_inst/pressure_pa_reg[12]) is unused and will be removed from module gy65_top_system.
WARNING: [Synth 8-3332] Sequential element (sensor_inst/pressure_pa_reg[11]) is unused and will be removed from module gy65_top_system.
WARNING: [Synth 8-3332] Sequential element (sensor_inst/pressure_pa_reg[10]) is unused and will be removed from module gy65_top_system.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2192.699 ; gain = 750.363 ; free physical = 1891 ; free virtual = 13226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2343.512 ; gain = 901.176 ; free physical = 1765 ; free virtual = 13100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2343.512 ; gain = 901.176 ; free physical = 1765 ; free virtual = 13100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2343.512 ; gain = 901.176 ; free physical = 1765 ; free virtual = 13100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2343.512 ; gain = 901.176 ; free physical = 1765 ; free virtual = 13100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2343.512 ; gain = 901.176 ; free physical = 1765 ; free virtual = 13100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2343.512 ; gain = 901.176 ; free physical = 1765 ; free virtual = 13100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |FDPE   |     1|
|6     |FDRE   |    17|
|7     |IBUF   |     2|
|8     |OBUF   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2343.512 ; gain = 901.176 ; free physical = 1765 ; free virtual = 13100
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 84 critical warnings and 158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2343.512 ; gain = 749.426 ; free physical = 1765 ; free virtual = 13100
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2343.520 ; gain = 901.176 ; free physical = 1765 ; free virtual = 13100
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2343.520 ; gain = 0.000 ; free physical = 1765 ; free virtual = 13100
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.523 ; gain = 0.000 ; free physical = 1910 ; free virtual = 13245
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: dbe86525
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 163 Warnings, 84 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 2367.523 ; gain = 925.207 ; free physical = 1913 ; free virtual = 13248
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1572.216; main = 1551.245; forked = 268.314
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3045.867; main = 2367.527; forked = 924.211
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.535 ; gain = 0.000 ; free physical = 1913 ; free virtual = 13248
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basic_test/basic_test.runs/synth_1/gy65_top_system.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file gy65_top_system_utilization_synth.rpt -pb gy65_top_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 19 18:48:59 2025...
