Generating HDL for page 15.38.01.1 A DATA REGISTER CONTROL-ACC at 9/9/2020 9:13:03 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_15_38_01_1_A_DATA_REGISTER_CONTROL_ACC_tb.vhdl, generating default test bench code.
Removed 8 outputs from Gate at 1I to ignored block(s) or identical signal names
Removed 8 outputs from Dot Function at 1A to ignored block(s) or identical signal names
Removed 5 outputs from Dot Function at 1F to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_D
	and inputs of PS_A_CYCLE,MS_1401_STORE_AR_OP_CODES,PS_LOGIC_GATE_D_1
	and logic function of NAND
Generating Statement for block at 3A with output pin(s) of OUT_3A_F
	and inputs of PS_2ND_CLOCK_PULSE_3
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of OUT_1A_B
	and inputs of OUT_DOT_3A
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_4B_G
	and inputs of PS_I_CYCLE_1,PS_LOGIC_GATE_D_1
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_R
	and inputs of PS_2ND_CLOCK_PULSE_3
	and logic function of NOT
Generating Statement for block at 1B with output pin(s) of OUT_1B_B
	and inputs of OUT_DOT_3B
	and logic function of NOT
Generating Statement for block at 3C with output pin(s) of OUT_3C_H
	and inputs of PS_NO_SCAN_1,PS_C_CYCLE
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_A
	and inputs of OUT_DOT_3C
	and logic function of NOT
Generating Statement for block at 3D with output pin(s) of OUT_3D_G
	and inputs of PS_MPLY_OP_CODE,PS_LOGIC_GATE_D_1
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_B
	and inputs of PS_2ND_CLOCK_PULSE_3
	and logic function of NOT
Generating Statement for block at 4F with output pin(s) of OUT_4F_C
	and inputs of PS_STORE_ADDR_REGS_OP_CODE,PS_C_CYCLE,PS_LOGIC_GATE_D_1
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_B
	and inputs of PS_2ND_CLOCK_PULSE_3
	and logic function of NOT
Generating Statement for block at 1F with output pin(s) of OUT_1F_F
	and inputs of OUT_DOT_3F
	and logic function of NOT
Generating Statement for block at 5G with output pin(s) of OUT_5G_D
	and inputs of PS_C_CYCLE_CTRL,PS_STORE_ADDR_REGS_OP_CODE,PS_LOGIC_GATE_C_1
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_D
	and inputs of PS_1401_STORE_AR_OP_CODES,PS_A_CYCLE,PS_LOGIC_GATE_D_1
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_F
	and inputs of PS_2ND_CLOCK_PULSE_3
	and logic function of NOT
Generating Statement for block at 1G with output pin(s) of OUT_1G_R
	and inputs of OUT_DOT_3H
	and logic function of NOT
Generating Statement for block at 5H with output pin(s) of OUT_5H_D
	and inputs of MS_MPLY_DOT_NO_SCAN_CTRL_DOT_C_CY_CTRL
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_C
	and inputs of PS_X_CYCLE,PS_LOGIC_GATE_D_1
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_R
	and inputs of PS_2ND_CLOCK_PULSE_3
	and logic function of NOT
Generating Statement for block at 1H with output pin(s) of OUT_1H_D
	and inputs of OUT_DOT_3G
	and logic function of NOT
Generating Statement for block at 5I with output pin(s) of OUT_5I_E
	and inputs of MS_I_CYCLE_CTRL,MS_A_CYCLE_CTRL,MS_X_CYCLE_CTRL
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_D
	and inputs of OUT_DOT_5I,PS_LOGIC_GATE_C_1
	and logic function of NAND
Generating Statement for block at 3I with output pin(s) of OUT_3I_E
	and inputs of OUT_5G_D,OUT_4I_D,MS_PROGRAM_RESET_1
	and logic function of NAND
Generating Statement for block at 1I with output pin(s) of OUT_1I_C
	and inputs of OUT_3I_E
	and logic function of NOT
Generating Statement for block at 3A with output pin(s) of OUT_DOT_3A
	and inputs of OUT_4A_D,OUT_3A_F
	and logic function of OR
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_1A_B,OUT_1B_B,OUT_1C_A
	and logic function of OR
Generating Statement for block at 3B with output pin(s) of OUT_DOT_3B
	and inputs of OUT_4B_G,OUT_3B_R
	and logic function of OR
Generating Statement for block at 3C with output pin(s) of OUT_DOT_3C
	and inputs of OUT_3C_H,OUT_3D_G,OUT_3E_B
	and logic function of OR
Generating Statement for block at 3F with output pin(s) of OUT_DOT_3F
	and inputs of OUT_4F_C,OUT_3F_B
	and logic function of OR
Generating Statement for block at 1F with output pin(s) of OUT_DOT_1F
	and inputs of OUT_1F_F,OUT_1G_R,OUT_1H_D
	and logic function of OR
Generating Statement for block at 3G with output pin(s) of OUT_DOT_3G
	and inputs of OUT_4G_D,OUT_3G_F
	and logic function of OR
Generating Statement for block at 3H with output pin(s) of OUT_DOT_3H
	and inputs of OUT_4H_C,OUT_3H_R
	and logic function of OR
Generating Statement for block at 5I with output pin(s) of OUT_DOT_5I
	and inputs of OUT_5H_D,OUT_5I_E
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_RESET_A_DATA_REG
	from gate output OUT_1I_C
Generating output sheet edge signal assignment to 
	signal PS_SW_B_CH_TO_A_REG
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal PS_SW_AR_EXIT_CH_TO_A_REG
	from gate output OUT_DOT_1F
