{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 22:30:25 2024 " "Info: Processing started: Sat May 18 22:30:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ram_256x8 -c ram_256x8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram_256x8 -c ram_256x8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 7 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/portable/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram\[102\]\[0\] addr\[5\] clk_in 11.027 ns register " "Info: tsu for register \"ram\[102\]\[0\]\" (data pin = \"addr\[5\]\", clock pin = \"clk_in\") is 11.027 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.753 ns + Longest pin register " "Info: + Longest pin to register delay is 13.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns addr\[5\] 1 PIN PIN_W16 280 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W16; Fanout = 280; PIN Node = 'addr\[5\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.838 ns) + CELL(0.438 ns) 8.106 ns Decoder0~24 2 COMB LCCOMB_X28_Y19_N4 16 " "Info: 2: + IC(6.838 ns) + CELL(0.438 ns) = 8.106 ns; Loc. = LCCOMB_X28_Y19_N4; Fanout = 16; COMB Node = 'Decoder0~24'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { addr[5] Decoder0~24 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.293 ns) + CELL(0.393 ns) 10.792 ns Decoder0~93 3 COMB LCCOMB_X38_Y24_N26 8 " "Info: 3: + IC(2.293 ns) + CELL(0.393 ns) = 10.792 ns; Loc. = LCCOMB_X38_Y24_N26; Fanout = 8; COMB Node = 'Decoder0~93'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Decoder0~24 Decoder0~93 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.301 ns) + CELL(0.660 ns) 13.753 ns ram\[102\]\[0\] 4 REG LCFF_X32_Y15_N17 1 " "Info: 4: + IC(2.301 ns) + CELL(0.660 ns) = 13.753 ns; Loc. = LCFF_X32_Y15_N17; Fanout = 1; REG Node = 'ram\[102\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.961 ns" { Decoder0~93 ram[102][0] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 16.88 % ) " "Info: Total cell delay = 2.321 ns ( 16.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.432 ns ( 83.12 % ) " "Info: Total interconnect delay = 11.432 ns ( 83.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.753 ns" { addr[5] Decoder0~24 Decoder0~93 ram[102][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.753 ns" { addr[5] {} addr[5]~combout {} Decoder0~24 {} Decoder0~93 {} ram[102][0] {} } { 0.000ns 0.000ns 6.838ns 2.293ns 2.301ns } { 0.000ns 0.830ns 0.438ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.690 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2048 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2048; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns ram\[102\]\[0\] 3 REG LCFF_X32_Y15_N17 1 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X32_Y15_N17; Fanout = 1; REG Node = 'ram\[102\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl ram[102][0] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl ram[102][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram[102][0] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.753 ns" { addr[5] Decoder0~24 Decoder0~93 ram[102][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.753 ns" { addr[5] {} addr[5]~combout {} Decoder0~24 {} Decoder0~93 {} ram[102][0] {} } { 0.000ns 0.000ns 6.838ns 2.293ns 2.301ns } { 0.000ns 0.830ns 0.438ns 0.393ns 0.660ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl ram[102][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram[102][0] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dio\[1\] ram\[8\]\[1\] 19.818 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dio\[1\]\" through register \"ram\[8\]\[1\]\" is 19.818 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.670 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2048 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2048; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns ram\[8\]\[1\] 3 REG LCFF_X35_Y18_N7 1 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X35_Y18_N7; Fanout = 1; REG Node = 'ram\[8\]\[1\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clk_in~clkctrl ram[8][1] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk_in clk_in~clkctrl ram[8][1] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram[8][1] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.898 ns + Longest register pin " "Info: + Longest register to pin delay is 16.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram\[8\]\[1\] 1 REG LCFF_X35_Y18_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y18_N7; Fanout = 1; REG Node = 'ram\[8\]\[1\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[8][1] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.438 ns) 1.738 ns Mux6~106 2 COMB LCCOMB_X41_Y22_N6 1 " "Info: 2: + IC(1.300 ns) + CELL(0.438 ns) = 1.738 ns; Loc. = LCCOMB_X41_Y22_N6; Fanout = 1; COMB Node = 'Mux6~106'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { ram[8][1] Mux6~106 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.150 ns) 3.389 ns Mux6~107 3 COMB LCCOMB_X34_Y28_N24 1 " "Info: 3: + IC(1.501 ns) + CELL(0.150 ns) = 3.389 ns; Loc. = LCCOMB_X34_Y28_N24; Fanout = 1; COMB Node = 'Mux6~107'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { Mux6~106 Mux6~107 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.275 ns) 5.206 ns Mux6~110 4 COMB LCCOMB_X40_Y20_N2 1 " "Info: 4: + IC(1.542 ns) + CELL(0.275 ns) = 5.206 ns; Loc. = LCCOMB_X40_Y20_N2; Fanout = 1; COMB Node = 'Mux6~110'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { Mux6~107 Mux6~110 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 5.878 ns Mux6~113 5 COMB LCCOMB_X40_Y20_N4 1 " "Info: 5: + IC(0.252 ns) + CELL(0.420 ns) = 5.878 ns; Loc. = LCCOMB_X40_Y20_N4; Fanout = 1; COMB Node = 'Mux6~113'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Mux6~110 Mux6~113 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.438 ns) 7.553 ns Mux6~114 6 COMB LCCOMB_X33_Y23_N12 1 " "Info: 6: + IC(1.237 ns) + CELL(0.438 ns) = 7.553 ns; Loc. = LCCOMB_X33_Y23_N12; Fanout = 1; COMB Node = 'Mux6~114'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { Mux6~113 Mux6~114 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.438 ns) 9.088 ns Mux6~125 7 COMB LCCOMB_X37_Y19_N14 1 " "Info: 7: + IC(1.097 ns) + CELL(0.438 ns) = 9.088 ns; Loc. = LCCOMB_X37_Y19_N14; Fanout = 1; COMB Node = 'Mux6~125'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { Mux6~114 Mux6~125 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.438 ns) 11.280 ns Mux6~126 8 COMB LCCOMB_X28_Y22_N8 1 " "Info: 8: + IC(1.754 ns) + CELL(0.438 ns) = 11.280 ns; Loc. = LCCOMB_X28_Y22_N8; Fanout = 1; COMB Node = 'Mux6~126'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { Mux6~125 Mux6~126 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.420 ns) 12.915 ns Mux6~169 9 COMB LCCOMB_X34_Y26_N10 1 " "Info: 9: + IC(1.215 ns) + CELL(0.420 ns) = 12.915 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 1; COMB Node = 'Mux6~169'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { Mux6~126 Mux6~169 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(2.778 ns) 16.898 ns dio\[1\] 10 PIN PIN_D14 0 " "Info: 10: + IC(1.205 ns) + CELL(2.778 ns) = 16.898 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'dio\[1\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.983 ns" { Mux6~169 dio[1] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.795 ns ( 34.29 % ) " "Info: Total cell delay = 5.795 ns ( 34.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.103 ns ( 65.71 % ) " "Info: Total interconnect delay = 11.103 ns ( 65.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.898 ns" { ram[8][1] Mux6~106 Mux6~107 Mux6~110 Mux6~113 Mux6~114 Mux6~125 Mux6~126 Mux6~169 dio[1] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.898 ns" { ram[8][1] {} Mux6~106 {} Mux6~107 {} Mux6~110 {} Mux6~113 {} Mux6~114 {} Mux6~125 {} Mux6~126 {} Mux6~169 {} dio[1] {} } { 0.000ns 1.300ns 1.501ns 1.542ns 0.252ns 1.237ns 1.097ns 1.754ns 1.215ns 1.205ns } { 0.000ns 0.438ns 0.150ns 0.275ns 0.420ns 0.438ns 0.438ns 0.438ns 0.420ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk_in clk_in~clkctrl ram[8][1] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram[8][1] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.898 ns" { ram[8][1] Mux6~106 Mux6~107 Mux6~110 Mux6~113 Mux6~114 Mux6~125 Mux6~126 Mux6~169 dio[1] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.898 ns" { ram[8][1] {} Mux6~106 {} Mux6~107 {} Mux6~110 {} Mux6~113 {} Mux6~114 {} Mux6~125 {} Mux6~126 {} Mux6~169 {} dio[1] {} } { 0.000ns 1.300ns 1.501ns 1.542ns 0.252ns 1.237ns 1.097ns 1.754ns 1.215ns 1.205ns } { 0.000ns 0.438ns 0.150ns 0.275ns 0.420ns 0.438ns 0.438ns 0.438ns 0.420ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[5\] dio\[3\] 24.131 ns Longest " "Info: Longest tpd from source pin \"addr\[5\]\" to destination pin \"dio\[3\]\" is 24.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns addr\[5\] 1 PIN PIN_W16 280 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W16; Fanout = 280; PIN Node = 'addr\[5\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.501 ns) + CELL(0.150 ns) 8.481 ns Mux4~56 2 COMB LCCOMB_X28_Y23_N18 1 " "Info: 2: + IC(7.501 ns) + CELL(0.150 ns) = 8.481 ns; Loc. = LCCOMB_X28_Y23_N18; Fanout = 1; COMB Node = 'Mux4~56'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.651 ns" { addr[5] Mux4~56 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.420 ns) 9.671 ns Mux4~57 3 COMB LCCOMB_X29_Y20_N20 1 " "Info: 3: + IC(0.770 ns) + CELL(0.420 ns) = 9.671 ns; Loc. = LCCOMB_X29_Y20_N20; Fanout = 1; COMB Node = 'Mux4~57'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { Mux4~56 Mux4~57 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.275 ns) 11.418 ns Mux4~58 4 COMB LCCOMB_X35_Y16_N10 1 " "Info: 4: + IC(1.472 ns) + CELL(0.275 ns) = 11.418 ns; Loc. = LCCOMB_X35_Y16_N10; Fanout = 1; COMB Node = 'Mux4~58'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { Mux4~57 Mux4~58 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 12.120 ns Mux4~61 5 COMB LCCOMB_X35_Y16_N28 1 " "Info: 5: + IC(0.264 ns) + CELL(0.438 ns) = 12.120 ns; Loc. = LCCOMB_X35_Y16_N28; Fanout = 1; COMB Node = 'Mux4~61'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { Mux4~58 Mux4~61 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.438 ns) 13.493 ns Mux4~72 6 COMB LCCOMB_X30_Y16_N16 1 " "Info: 6: + IC(0.935 ns) + CELL(0.438 ns) = 13.493 ns; Loc. = LCCOMB_X30_Y16_N16; Fanout = 1; COMB Node = 'Mux4~72'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { Mux4~61 Mux4~72 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.420 ns) 15.668 ns Mux4~83 7 COMB LCCOMB_X34_Y26_N6 1 " "Info: 7: + IC(1.755 ns) + CELL(0.420 ns) = 15.668 ns; Loc. = LCCOMB_X34_Y26_N6; Fanout = 1; COMB Node = 'Mux4~83'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { Mux4~72 Mux4~83 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.150 ns) 17.758 ns Mux4~126 8 COMB LCCOMB_X32_Y15_N10 1 " "Info: 8: + IC(1.940 ns) + CELL(0.150 ns) = 17.758 ns; Loc. = LCCOMB_X32_Y15_N10; Fanout = 1; COMB Node = 'Mux4~126'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { Mux4~83 Mux4~126 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.438 ns) 19.256 ns Mux4~169 9 COMB LCCOMB_X34_Y19_N8 1 " "Info: 9: + IC(1.060 ns) + CELL(0.438 ns) = 19.256 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'Mux4~169'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { Mux4~126 Mux4~169 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(2.798 ns) 24.131 ns dio\[3\] 10 PIN PIN_B11 0 " "Info: 10: + IC(2.077 ns) + CELL(2.798 ns) = 24.131 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'dio\[3\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.875 ns" { Mux4~169 dio[3] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.357 ns ( 26.34 % ) " "Info: Total cell delay = 6.357 ns ( 26.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.774 ns ( 73.66 % ) " "Info: Total interconnect delay = 17.774 ns ( 73.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.131 ns" { addr[5] Mux4~56 Mux4~57 Mux4~58 Mux4~61 Mux4~72 Mux4~83 Mux4~126 Mux4~169 dio[3] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.131 ns" { addr[5] {} addr[5]~combout {} Mux4~56 {} Mux4~57 {} Mux4~58 {} Mux4~61 {} Mux4~72 {} Mux4~83 {} Mux4~126 {} Mux4~169 {} dio[3] {} } { 0.000ns 0.000ns 7.501ns 0.770ns 1.472ns 0.264ns 0.935ns 1.755ns 1.940ns 1.060ns 2.077ns } { 0.000ns 0.830ns 0.150ns 0.420ns 0.275ns 0.438ns 0.438ns 0.420ns 0.150ns 0.438ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram\[153\]\[0\] addr\[2\] clk_in -1.508 ns register " "Info: th for register \"ram\[153\]\[0\]\" (data pin = \"addr\[2\]\", clock pin = \"clk_in\") is -1.508 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.665 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2048 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2048; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns ram\[153\]\[0\] 3 REG LCFF_X35_Y21_N1 1 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X35_Y21_N1; Fanout = 1; REG Node = 'ram\[153\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { clk_in~clkctrl ram[153][0] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clk_in clk_in~clkctrl ram[153][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram[153][0] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.439 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns addr\[2\] 1 PIN PIN_D13 267 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 267; PIN Node = 'addr\[2\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.371 ns) 2.890 ns Decoder0~0 2 COMB LCCOMB_X35_Y21_N14 16 " "Info: 2: + IC(1.540 ns) + CELL(0.371 ns) = 2.890 ns; Loc. = LCCOMB_X35_Y21_N14; Fanout = 16; COMB Node = 'Decoder0~0'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { addr[2] Decoder0~0 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.393 ns) 3.547 ns Decoder0~11 3 COMB LCCOMB_X35_Y21_N6 8 " "Info: 3: + IC(0.264 ns) + CELL(0.393 ns) = 3.547 ns; Loc. = LCCOMB_X35_Y21_N6; Fanout = 8; COMB Node = 'Decoder0~11'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { Decoder0~0 Decoder0~11 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.660 ns) 4.439 ns ram\[153\]\[0\] 4 REG LCFF_X35_Y21_N1 1 " "Info: 4: + IC(0.232 ns) + CELL(0.660 ns) = 4.439 ns; Loc. = LCFF_X35_Y21_N1; Fanout = 1; REG Node = 'ram\[153\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { Decoder0~11 ram[153][0] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "D:/git/VHDL_TP3/ram_256x8/ram_256x8.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.403 ns ( 54.13 % ) " "Info: Total cell delay = 2.403 ns ( 54.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.036 ns ( 45.87 % ) " "Info: Total interconnect delay = 2.036 ns ( 45.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { addr[2] Decoder0~0 Decoder0~11 ram[153][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.439 ns" { addr[2] {} addr[2]~combout {} Decoder0~0 {} Decoder0~11 {} ram[153][0] {} } { 0.000ns 0.000ns 1.540ns 0.264ns 0.232ns } { 0.000ns 0.979ns 0.371ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clk_in clk_in~clkctrl ram[153][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram[153][0] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { addr[2] Decoder0~0 Decoder0~11 ram[153][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.439 ns" { addr[2] {} addr[2]~combout {} Decoder0~0 {} Decoder0~11 {} ram[153][0] {} } { 0.000ns 0.000ns 1.540ns 0.264ns 0.232ns } { 0.000ns 0.979ns 0.371ns 0.393ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 22:30:26 2024 " "Info: Processing ended: Sat May 18 22:30:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
