/*
 * Generated by Bluespec Compiler, version 2018.10.beta1 (build e1df8052c, 2018-10-17)
 * 
 * On Tue Feb  4 15:26:50 IST 2020
 * 
 */
#include "bluesim_primitives.h"
#include "mkPNE_test.h"


/* Constructor */
MOD_mkPNE_test::MOD_mkPNE_test(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_adder1_fifo_input_reg(simHdl, "adder1_fifo_input_reg", this, 44u, 2u, 1u, 0u),
    INST_adder1_fifo_output_reg(simHdl, "adder1_fifo_output_reg", this, 24u, 2u, 1u, 0u),
    INST_adder1_fifo_stage0_reg(simHdl, "adder1_fifo_stage0_reg", this, 67u, 2u, 1u, 0u),
    INST_adder1_fifo_stage1_reg(simHdl, "adder1_fifo_stage1_reg", this, 61u, 2u, 1u, 0u),
    INST_extracter1_fifo_input_reg(simHdl, "extracter1_fifo_input_reg", this, 16u, 2u, 1u, 0u),
    INST_extracter1_fifo_output_reg(simHdl, "extracter1_fifo_output_reg", this, 21u, 2u, 1u, 0u),
    INST_extracter1_fifo_stage0_reg(simHdl, "extracter1_fifo_stage0_reg", this, 18u, 2u, 1u, 0u),
    INST_extracter1_fifo_stage1_reg(simHdl, "extracter1_fifo_stage1_reg", this, 25u, 2u, 1u, 0u),
    INST_extracter1_fifo_stage2_reg(simHdl, "extracter1_fifo_stage2_reg", this, 22u, 2u, 1u, 0u),
    INST_extracter2_fifo_input_reg(simHdl, "extracter2_fifo_input_reg", this, 16u, 2u, 1u, 0u),
    INST_extracter2_fifo_output_reg(simHdl, "extracter2_fifo_output_reg", this, 21u, 2u, 1u, 0u),
    INST_extracter2_fifo_stage0_reg(simHdl, "extracter2_fifo_stage0_reg", this, 18u, 2u, 1u, 0u),
    INST_extracter2_fifo_stage1_reg(simHdl, "extracter2_fifo_stage1_reg", this, 25u, 2u, 1u, 0u),
    INST_extracter2_fifo_stage2_reg(simHdl, "extracter2_fifo_stage2_reg", this, 22u, 2u, 1u, 0u),
    INST_ffI(simHdl, "ffI", this, 32u, 2u, 1u, 0u),
    INST_ffO(simHdl, "ffO", this, 17u, 2u, 1u, 0u),
    INST_ffm(simHdl, "ffm", this, 21u, 2u, 1u, 0u),
    INST_normalizer_fifo_input_reg(simHdl, "normalizer_fifo_input_reg", this, 24u, 2u, 1u, 0u),
    INST_normalizer_fifo_output_reg(simHdl, "normalizer_fifo_output_reg", this, 17u, 2u, 1u, 0u),
    INST_normalizer_fifo_stage0_reg(simHdl, "normalizer_fifo_stage0_reg", this, 38u, 2u, 1u, 0u),
    INST_normalizer_fifo_stage1_reg(simHdl, "normalizer_fifo_stage1_reg", this, 42u, 2u, 1u, 0u),
    INST_normalizer_fifo_stage2_reg(simHdl, "normalizer_fifo_stage2_reg", this, 19u, 2u, 1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_adder1_fifo_stage0_reg_first____d468(67u),
    DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d464(67u)
{
  PORT_EN_compute_request_put = false;
  PORT_EN_compute_response_get = false;
  PORT_compute_request_put = 0u;
  PORT_RDY_compute_request_put = false;
  PORT_compute_response_get = 0u;
  PORT_RDY_compute_response_get = false;
  symbol_count = 89u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkPNE_test::init_symbols_0()
{
  init_symbol(&symbols[0u], "adder1_fifo_input_reg", SYM_MODULE, &INST_adder1_fifo_input_reg);
  init_symbol(&symbols[1u], "adder1_fifo_output_reg", SYM_MODULE, &INST_adder1_fifo_output_reg);
  init_symbol(&symbols[2u], "adder1_fifo_stage0_reg", SYM_MODULE, &INST_adder1_fifo_stage0_reg);
  init_symbol(&symbols[3u], "adder1_fifo_stage1_reg", SYM_MODULE, &INST_adder1_fifo_stage1_reg);
  init_symbol(&symbols[4u],
	      "CAN_FIRE_compute_request_put",
	      SYM_DEF,
	      &DEF_CAN_FIRE_compute_request_put,
	      1u);
  init_symbol(&symbols[5u],
	      "CAN_FIRE_compute_response_get",
	      SYM_DEF,
	      &DEF_CAN_FIRE_compute_response_get,
	      1u);
  init_symbol(&symbols[6u],
	      "CAN_FIRE_RL_adder1_stage_0",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_adder1_stage_0,
	      1u);
  init_symbol(&symbols[7u],
	      "CAN_FIRE_RL_adder1_stage_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_adder1_stage_1,
	      1u);
  init_symbol(&symbols[8u],
	      "CAN_FIRE_RL_adder1_stage_2",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_adder1_stage_2,
	      1u);
  init_symbol(&symbols[9u],
	      "CAN_FIRE_RL_extracter1_stage_0",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_extracter1_stage_0,
	      1u);
  init_symbol(&symbols[10u],
	      "CAN_FIRE_RL_extracter1_stage_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_extracter1_stage_1,
	      1u);
  init_symbol(&symbols[11u],
	      "CAN_FIRE_RL_extracter1_stage_2",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_extracter1_stage_2,
	      1u);
  init_symbol(&symbols[12u],
	      "CAN_FIRE_RL_extracter1_stage_3",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_extracter1_stage_3,
	      1u);
  init_symbol(&symbols[13u],
	      "CAN_FIRE_RL_extracter2_stage_0",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_extracter2_stage_0,
	      1u);
  init_symbol(&symbols[14u],
	      "CAN_FIRE_RL_extracter2_stage_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_extracter2_stage_1,
	      1u);
  init_symbol(&symbols[15u],
	      "CAN_FIRE_RL_extracter2_stage_2",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_extracter2_stage_2,
	      1u);
  init_symbol(&symbols[16u],
	      "CAN_FIRE_RL_extracter2_stage_3",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_extracter2_stage_3,
	      1u);
  init_symbol(&symbols[17u],
	      "CAN_FIRE_RL_normalizer_stage_0",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_normalizer_stage_0,
	      1u);
  init_symbol(&symbols[18u],
	      "CAN_FIRE_RL_normalizer_stage_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_normalizer_stage_1,
	      1u);
  init_symbol(&symbols[19u],
	      "CAN_FIRE_RL_normalizer_stage_2",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_normalizer_stage_2,
	      1u);
  init_symbol(&symbols[20u],
	      "CAN_FIRE_RL_normalizer_stage_3",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_normalizer_stage_3,
	      1u);
  init_symbol(&symbols[21u], "CAN_FIRE_RL_rl_connect0", SYM_DEF, &DEF_CAN_FIRE_RL_rl_connect0, 1u);
  init_symbol(&symbols[22u], "CAN_FIRE_RL_rl_connect2", SYM_DEF, &DEF_CAN_FIRE_RL_rl_connect2, 1u);
  init_symbol(&symbols[23u], "CAN_FIRE_RL_rl_in", SYM_DEF, &DEF_CAN_FIRE_RL_rl_in, 1u);
  init_symbol(&symbols[24u], "CAN_FIRE_RL_rl_out", SYM_DEF, &DEF_CAN_FIRE_RL_rl_out, 1u);
  init_symbol(&symbols[25u], "compute_request_put", SYM_PORT, &PORT_compute_request_put, 32u);
  init_symbol(&symbols[26u], "compute_response_get", SYM_PORT, &PORT_compute_response_get, 17u);
  init_symbol(&symbols[27u], "EN_compute_request_put", SYM_PORT, &PORT_EN_compute_request_put, 1u);
  init_symbol(&symbols[28u], "EN_compute_response_get", SYM_PORT, &PORT_EN_compute_response_get, 1u);
  init_symbol(&symbols[29u],
	      "extracter1_fifo_input_reg",
	      SYM_MODULE,
	      &INST_extracter1_fifo_input_reg);
  init_symbol(&symbols[30u],
	      "extracter1_fifo_output_reg",
	      SYM_MODULE,
	      &INST_extracter1_fifo_output_reg);
  init_symbol(&symbols[31u],
	      "extracter1_fifo_stage0_reg",
	      SYM_MODULE,
	      &INST_extracter1_fifo_stage0_reg);
  init_symbol(&symbols[32u],
	      "extracter1_fifo_stage1_reg",
	      SYM_MODULE,
	      &INST_extracter1_fifo_stage1_reg);
  init_symbol(&symbols[33u],
	      "extracter1_fifo_stage2_reg",
	      SYM_MODULE,
	      &INST_extracter1_fifo_stage2_reg);
  init_symbol(&symbols[34u],
	      "extracter2_fifo_input_reg",
	      SYM_MODULE,
	      &INST_extracter2_fifo_input_reg);
  init_symbol(&symbols[35u],
	      "extracter2_fifo_output_reg",
	      SYM_MODULE,
	      &INST_extracter2_fifo_output_reg);
  init_symbol(&symbols[36u],
	      "extracter2_fifo_stage0_reg",
	      SYM_MODULE,
	      &INST_extracter2_fifo_stage0_reg);
  init_symbol(&symbols[37u],
	      "extracter2_fifo_stage1_reg",
	      SYM_MODULE,
	      &INST_extracter2_fifo_stage1_reg);
  init_symbol(&symbols[38u],
	      "extracter2_fifo_stage2_reg",
	      SYM_MODULE,
	      &INST_extracter2_fifo_stage2_reg);
  init_symbol(&symbols[39u], "ffI", SYM_MODULE, &INST_ffI);
  init_symbol(&symbols[40u], "ffm", SYM_MODULE, &INST_ffm);
  init_symbol(&symbols[41u], "ffO", SYM_MODULE, &INST_ffO);
  init_symbol(&symbols[42u],
	      "normalizer_fifo_input_reg",
	      SYM_MODULE,
	      &INST_normalizer_fifo_input_reg);
  init_symbol(&symbols[43u],
	      "normalizer_fifo_output_reg",
	      SYM_MODULE,
	      &INST_normalizer_fifo_output_reg);
  init_symbol(&symbols[44u],
	      "normalizer_fifo_stage0_reg",
	      SYM_MODULE,
	      &INST_normalizer_fifo_stage0_reg);
  init_symbol(&symbols[45u],
	      "normalizer_fifo_stage1_reg",
	      SYM_MODULE,
	      &INST_normalizer_fifo_stage1_reg);
  init_symbol(&symbols[46u],
	      "normalizer_fifo_stage2_reg",
	      SYM_MODULE,
	      &INST_normalizer_fifo_stage2_reg);
  init_symbol(&symbols[47u], "RDY_compute_request_put", SYM_PORT, &PORT_RDY_compute_request_put, 1u);
  init_symbol(&symbols[48u],
	      "RDY_compute_response_get",
	      SYM_PORT,
	      &PORT_RDY_compute_response_get,
	      1u);
  init_symbol(&symbols[49u], "RL_adder1_stage_0", SYM_RULE);
  init_symbol(&symbols[50u], "RL_adder1_stage_1", SYM_RULE);
  init_symbol(&symbols[51u], "RL_adder1_stage_2", SYM_RULE);
  init_symbol(&symbols[52u], "RL_extracter1_stage_0", SYM_RULE);
  init_symbol(&symbols[53u], "RL_extracter1_stage_1", SYM_RULE);
  init_symbol(&symbols[54u], "RL_extracter1_stage_2", SYM_RULE);
  init_symbol(&symbols[55u], "RL_extracter1_stage_3", SYM_RULE);
  init_symbol(&symbols[56u], "RL_extracter2_stage_0", SYM_RULE);
  init_symbol(&symbols[57u], "RL_extracter2_stage_1", SYM_RULE);
  init_symbol(&symbols[58u], "RL_extracter2_stage_2", SYM_RULE);
  init_symbol(&symbols[59u], "RL_extracter2_stage_3", SYM_RULE);
  init_symbol(&symbols[60u], "RL_normalizer_stage_0", SYM_RULE);
  init_symbol(&symbols[61u], "RL_normalizer_stage_1", SYM_RULE);
  init_symbol(&symbols[62u], "RL_normalizer_stage_2", SYM_RULE);
  init_symbol(&symbols[63u], "RL_normalizer_stage_3", SYM_RULE);
  init_symbol(&symbols[64u], "RL_rl_connect0", SYM_RULE);
  init_symbol(&symbols[65u], "RL_rl_connect2", SYM_RULE);
  init_symbol(&symbols[66u], "RL_rl_in", SYM_RULE);
  init_symbol(&symbols[67u], "RL_rl_out", SYM_RULE);
  init_symbol(&symbols[68u],
	      "WILL_FIRE_compute_request_put",
	      SYM_DEF,
	      &DEF_WILL_FIRE_compute_request_put,
	      1u);
  init_symbol(&symbols[69u],
	      "WILL_FIRE_compute_response_get",
	      SYM_DEF,
	      &DEF_WILL_FIRE_compute_response_get,
	      1u);
  init_symbol(&symbols[70u],
	      "WILL_FIRE_RL_adder1_stage_0",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_adder1_stage_0,
	      1u);
  init_symbol(&symbols[71u],
	      "WILL_FIRE_RL_adder1_stage_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_adder1_stage_1,
	      1u);
  init_symbol(&symbols[72u],
	      "WILL_FIRE_RL_adder1_stage_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_adder1_stage_2,
	      1u);
  init_symbol(&symbols[73u],
	      "WILL_FIRE_RL_extracter1_stage_0",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_extracter1_stage_0,
	      1u);
  init_symbol(&symbols[74u],
	      "WILL_FIRE_RL_extracter1_stage_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_extracter1_stage_1,
	      1u);
  init_symbol(&symbols[75u],
	      "WILL_FIRE_RL_extracter1_stage_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_extracter1_stage_2,
	      1u);
  init_symbol(&symbols[76u],
	      "WILL_FIRE_RL_extracter1_stage_3",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_extracter1_stage_3,
	      1u);
  init_symbol(&symbols[77u],
	      "WILL_FIRE_RL_extracter2_stage_0",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_extracter2_stage_0,
	      1u);
  init_symbol(&symbols[78u],
	      "WILL_FIRE_RL_extracter2_stage_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_extracter2_stage_1,
	      1u);
  init_symbol(&symbols[79u],
	      "WILL_FIRE_RL_extracter2_stage_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_extracter2_stage_2,
	      1u);
  init_symbol(&symbols[80u],
	      "WILL_FIRE_RL_extracter2_stage_3",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_extracter2_stage_3,
	      1u);
  init_symbol(&symbols[81u],
	      "WILL_FIRE_RL_normalizer_stage_0",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_normalizer_stage_0,
	      1u);
  init_symbol(&symbols[82u],
	      "WILL_FIRE_RL_normalizer_stage_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_normalizer_stage_1,
	      1u);
  init_symbol(&symbols[83u],
	      "WILL_FIRE_RL_normalizer_stage_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_normalizer_stage_2,
	      1u);
  init_symbol(&symbols[84u],
	      "WILL_FIRE_RL_normalizer_stage_3",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_normalizer_stage_3,
	      1u);
  init_symbol(&symbols[85u], "WILL_FIRE_RL_rl_connect0", SYM_DEF, &DEF_WILL_FIRE_RL_rl_connect0, 1u);
  init_symbol(&symbols[86u], "WILL_FIRE_RL_rl_connect2", SYM_DEF, &DEF_WILL_FIRE_RL_rl_connect2, 1u);
  init_symbol(&symbols[87u], "WILL_FIRE_RL_rl_in", SYM_DEF, &DEF_WILL_FIRE_RL_rl_in, 1u);
  init_symbol(&symbols[88u], "WILL_FIRE_RL_rl_out", SYM_DEF, &DEF_WILL_FIRE_RL_rl_out, 1u);
}


/* Rule actions */

void MOD_mkPNE_test::RL_extracter1_stage_0()
{
  tUInt32 DEF_IF_extracter1_fifo_input_reg_first_BITS_14_TO__ETC___d15;
  tUInt8 DEF_extracter1_fifo_input_reg_first_BITS_14_TO_0_EQ_0___d6;
  tUInt32 DEF_stage0_regf_new_inp0__h839;
  tUInt8 DEF_extracter1_fifo_input_reg_first_BIT_15___d7;
  tUInt32 DEF_x__h1027;
  tUInt32 DEF_extracter1_fifo_input_reg_first____d4;
  DEF_extracter1_fifo_input_reg_first____d4 = INST_extracter1_fifo_input_reg.METH_first();
  DEF_x__h1027 = (tUInt32)(32767u & DEF_extracter1_fifo_input_reg_first____d4);
  DEF_extracter1_fifo_input_reg_first_BIT_15___d7 = (tUInt8)(DEF_extracter1_fifo_input_reg_first____d4 >> 15u);
  DEF_stage0_regf_new_inp0__h839 = DEF_extracter1_fifo_input_reg_first_BIT_15___d7 ? 32767u & (0u - DEF_x__h1027) : DEF_x__h1027;
  DEF_extracter1_fifo_input_reg_first_BITS_14_TO_0_EQ_0___d6 = DEF_x__h1027 == 0u;
  DEF_IF_extracter1_fifo_input_reg_first_BITS_14_TO__ETC___d15 = 262143u & (((((tUInt32)(DEF_extracter1_fifo_input_reg_first_BITS_14_TO_0_EQ_0___d6 && !DEF_extracter1_fifo_input_reg_first_BIT_15___d7 ? (tUInt8)2u : (DEF_extracter1_fifo_input_reg_first_BITS_14_TO_0_EQ_0___d6 && DEF_extracter1_fifo_input_reg_first_BIT_15___d7 ? (tUInt8)1u : (tUInt8)0u))) << 16u) | (((tUInt32)(DEF_extracter1_fifo_input_reg_first_BIT_15___d7)) << 15u)) | DEF_stage0_regf_new_inp0__h839);
  INST_extracter1_fifo_input_reg.METH_deq();
  INST_extracter1_fifo_stage0_reg.METH_enq(DEF_IF_extracter1_fifo_input_reg_first_BITS_14_TO__ETC___d15);
}

void MOD_mkPNE_test::RL_extracter1_stage_1()
{
  tUInt32 DEF_extracter1_fifo_stage0_reg_first__9_BITS_17_TO_ETC___d151;
  tUInt8 DEF_x__h3294;
  tUInt8 DEF_x__h1162;
  tUInt8 DEF_x__h3301;
  tUInt8 DEF_b__h1154;
  tUInt8 DEF_b__h1152;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d38;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d37;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d36;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d35;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d34;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d33;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d32;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d31;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d30;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d29;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d28;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d27;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d26;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d25;
  tUInt32 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23;
  tUInt8 DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d24;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_0___d69;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_1___d68;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_2___d67;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_3___d66;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_4___d65;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_5___d64;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_6___d63;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_7___d62;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_8___d61;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_9___d60;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_10___d59;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_11___d58;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_12___d57;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_13___d56;
  tUInt8 DEF_extracter1_fifo_stage0_reg_first__9_BIT_14___d21;
  tUInt32 DEF_stage1_regf_new_inp1__h1110;
  tUInt32 DEF_extracter1_fifo_stage0_reg_first____d19;
  DEF_extracter1_fifo_stage0_reg_first____d19 = INST_extracter1_fifo_stage0_reg.METH_first();
  DEF_stage1_regf_new_inp1__h1110 = (tUInt32)(8191u & DEF_extracter1_fifo_stage0_reg_first____d19);
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_14___d21 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 14u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_13___d56 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 13u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_11___d58 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 11u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_12___d57 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 12u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_10___d59 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 10u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_9___d60 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 9u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_8___d61 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 8u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_7___d62 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 7u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_6___d63 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 6u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_5___d64 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 5u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_3___d66 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 3u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_4___d65 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 4u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_2___d67 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 2u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_1___d68 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage0_reg_first____d19 >> 1u));
  DEF_extracter1_fifo_stage0_reg_first__9_BIT_0___d69 = (tUInt8)((tUInt8)1u & DEF_extracter1_fifo_stage0_reg_first____d19);
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 = 32767u & ~((tUInt32)(32767u & DEF_extracter1_fifo_stage0_reg_first____d19));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d24 = (tUInt8)(DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 14u);
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d25 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 13u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d26 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 12u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d27 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 11u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d28 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 10u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d29 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 9u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d30 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 8u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d31 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 7u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d32 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 6u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d33 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 5u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d34 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 4u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d35 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 3u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d36 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 2u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d37 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23 >> 1u));
  DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d38 = (tUInt8)((tUInt8)1u & DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d23);
  DEF_x__h3301 = DEF_extracter1_fifo_stage0_reg_first__9_BIT_14___d21 ? (tUInt8)0u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_13___d56 ? (tUInt8)1u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_12___d57 ? (tUInt8)2u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_11___d58 ? (tUInt8)3u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_10___d59 ? (tUInt8)4u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_9___d60 ? (tUInt8)5u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_8___d61 ? (tUInt8)6u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_7___d62 ? (tUInt8)7u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_6___d63 ? (tUInt8)8u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_5___d64 ? (tUInt8)9u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_4___d65 ? (tUInt8)10u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_3___d66 ? (tUInt8)11u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_2___d67 ? (tUInt8)12u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_1___d68 ? (tUInt8)13u : (DEF_extracter1_fifo_stage0_reg_first__9_BIT_0___d69 ? (tUInt8)14u : (tUInt8)15u))))))))))))));
  DEF_x__h1162 = DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d24 ? (tUInt8)0u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d25 ? (tUInt8)1u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d26 ? (tUInt8)2u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d27 ? (tUInt8)3u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d28 ? (tUInt8)4u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d29 ? (tUInt8)5u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d30 ? (tUInt8)6u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d31 ? (tUInt8)7u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d32 ? (tUInt8)8u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d33 ? (tUInt8)9u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d34 ? (tUInt8)10u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d35 ? (tUInt8)11u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d36 ? (tUInt8)12u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d37 ? (tUInt8)13u : (DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d38 ? (tUInt8)14u : (tUInt8)15u))))))))))))));
  DEF_b__h1152 = (tUInt8)31u & (((tUInt8)31u & DEF_x__h1162) - (tUInt8)1u);
  DEF_x__h3294 = (tUInt8)31u & DEF_x__h3301;
  DEF_b__h1154 = (tUInt8)31u & ((tUInt8)0u - DEF_x__h3294);
  DEF_extracter1_fifo_stage0_reg_first__9_BITS_17_TO_ETC___d151 = 33554431u & ((((((tUInt32)((tUInt8)(DEF_extracter1_fifo_stage0_reg_first____d19 >> 15u))) << 22u) | (((tUInt32)(DEF_extracter1_fifo_stage0_reg_first__9_BIT_14___d21 ? DEF_b__h1152 : DEF_b__h1154)) << 17u)) | (DEF_stage1_regf_new_inp1__h1110 << 4u)) | (tUInt32)(DEF_extracter1_fifo_stage0_reg_first__9_BIT_14___d21 ? (tUInt8)15u & ((!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d24 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d25 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d26 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d27 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d28 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d29 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d30 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d31 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d32 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d33 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d34 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d35 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d36 && (!DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d37 && !DEF_INV_extracter1_fifo_stage0_reg_first__9_BITS_1_ETC___d38))))))))))))) ? (tUInt8)15u : (tUInt8)14u) - DEF_x__h1162) : (tUInt8)15u & ((!DEF_extracter1_fifo_stage0_reg_first__9_BIT_13___d56 && (!DEF_extracter1_fifo_stage0_reg_first__9_BIT_12___d57 && (!DEF_extracter1_fifo_stage0_reg_first__9_BIT_11___d58 && (!DEF_extracter1_fifo_stage0_reg_first__9_BIT_10___d59 && (!DEF_extracter1_fifo_stage0_reg_first__9_BIT_9___d60 && (!DEF_extracter1_fifo_stage0_reg_first__9_BIT_8___d61 && (!DEF_extracter1_fifo_stage0_reg_first__9_BIT_7___d62 && (!DEF_extracter1_fifo_stage0_reg_first__9_BIT_6___d63 && (!DEF_extracter1_fifo_stage0_reg_first__9_BIT_5___d64 && (!DEF_extracter1_fifo_stage0_reg_first__9_BIT_4___d65 && (!DEF_extracter1_fifo_stage0_reg_first__9_BIT_3___d66 && (!DEF_extracter1_fifo_stage0_reg_first__9_BIT_2___d67 && (!DEF_extracter1_fifo_stage0_reg_first__9_BIT_1___d68 && !DEF_extracter1_fifo_stage0_reg_first__9_BIT_0___d69)))))))))))) ? (tUInt8)15u : (tUInt8)14u) - DEF_x__h3301)));
  INST_extracter1_fifo_stage0_reg.METH_deq();
  INST_extracter1_fifo_stage1_reg.METH_enq(DEF_extracter1_fifo_stage0_reg_first__9_BITS_17_TO_ETC___d151);
}

void MOD_mkPNE_test::RL_extracter1_stage_2()
{
  tUInt32 DEF_extracter1_fifo_stage1_reg_first__55_BITS_24_T_ETC___d201;
  tUInt32 DEF_stage2_regf_frac__h5548;
  tUInt8 DEF_extracter1_fifo_stage1_reg_first__55_BITS_3_TO_ETC___d162;
  tUInt8 DEF_x__h5581;
  tUInt32 DEF_x__h5685;
  tUInt8 DEF_x__h5649;
  tUInt8 DEF_extracter1_fifo_stage1_reg_first__55_BITS_3_TO_0___d161;
  tUInt32 DEF_bs__h5595;
  tUInt32 DEF_extracter1_fifo_stage1_reg_first____d155;
  DEF_extracter1_fifo_stage1_reg_first____d155 = INST_extracter1_fifo_stage1_reg.METH_first();
  DEF_bs__h5595 = (tUInt32)(8191u & (DEF_extracter1_fifo_stage1_reg_first____d155 >> 4u));
  DEF_extracter1_fifo_stage1_reg_first__55_BITS_3_TO_0___d161 = (tUInt8)((tUInt8)15u & DEF_extracter1_fifo_stage1_reg_first____d155);
  DEF_x__h5649 = (tUInt8)15u & (DEF_extracter1_fifo_stage1_reg_first__55_BITS_3_TO_0___d161 - (tUInt8)1u);
  switch (DEF_extracter1_fifo_stage1_reg_first__55_BITS_3_TO_0___d161) {
  case (tUInt8)13u:
    DEF_x__h5685 = 0u;
    break;
  case (tUInt8)12u:
    DEF_x__h5685 = 1u;
    break;
  case (tUInt8)11u:
    DEF_x__h5685 = 2u;
    break;
  case (tUInt8)10u:
    DEF_x__h5685 = 3u;
    break;
  case (tUInt8)9u:
    DEF_x__h5685 = 4u;
    break;
  case (tUInt8)8u:
    DEF_x__h5685 = 5u;
    break;
  case (tUInt8)7u:
    DEF_x__h5685 = 6u;
    break;
  case (tUInt8)6u:
    DEF_x__h5685 = 7u;
    break;
  case (tUInt8)5u:
    DEF_x__h5685 = 8u;
    break;
  case (tUInt8)4u:
    DEF_x__h5685 = 9u;
    break;
  case (tUInt8)3u:
    DEF_x__h5685 = 10u;
    break;
  case (tUInt8)2u:
    DEF_x__h5685 = 11u;
    break;
  default:
    DEF_x__h5685 = DEF_extracter1_fifo_stage1_reg_first__55_BITS_3_TO_0___d161 <= (tUInt8)1u || DEF_extracter1_fifo_stage1_reg_first__55_BITS_3_TO_0___d161 == (tUInt8)1u ? 12u : 0u;
  }
  DEF_extracter1_fifo_stage1_reg_first__55_BITS_3_TO_ETC___d162 = DEF_extracter1_fifo_stage1_reg_first__55_BITS_3_TO_0___d161 == (tUInt8)0u;
  DEF_x__h5581 = DEF_extracter1_fifo_stage1_reg_first__55_BITS_3_TO_ETC___d162 ? !DEF_extracter1_fifo_stage1_reg_first__55_BITS_3_TO_ETC___d162 & ((tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage1_reg_first____d155 >> 4u))) : primExtract8(1u,
																													       13u,
																													       (tUInt32)(DEF_bs__h5595),
																													       4u,
																													       (tUInt8)(DEF_x__h5649),
																													       4u,
																													       (tUInt8)(DEF_x__h5649));
  DEF_stage2_regf_frac__h5548 = primShiftL32(12u,
					     12u,
					     (tUInt32)((tUInt32)(4095u & (DEF_extracter1_fifo_stage1_reg_first____d155 >> 4u))),
					     12u,
					     (tUInt32)(DEF_x__h5685));
  DEF_extracter1_fifo_stage1_reg_first__55_BITS_24_T_ETC___d201 = 4194303u & (((((((tUInt32)((tUInt8)(DEF_extracter1_fifo_stage1_reg_first____d155 >> 22u))) << 19u) | (((tUInt32)((tUInt8)((tUInt8)31u & primSignExt8(6u,
																										       5u,
																										       (tUInt8)((tUInt8)((tUInt8)31u & (DEF_extracter1_fifo_stage1_reg_first____d155 >> 17u))))))) << 14u)) | (((tUInt32)((tUInt8)0u)) << 13u)) | (((tUInt32)(DEF_x__h5581)) << 12u)) | DEF_stage2_regf_frac__h5548);
  INST_extracter1_fifo_stage1_reg.METH_deq();
  INST_extracter1_fifo_stage2_reg.METH_enq(DEF_extracter1_fifo_stage1_reg_first__55_BITS_24_T_ETC___d201);
}

void MOD_mkPNE_test::RL_extracter1_stage_3()
{
  tUInt32 DEF_extracter1_fifo_stage2_reg_first__05_BITS_21_T_ETC___d216;
  tUInt8 DEF_x__h5951;
  tUInt32 DEF_extracter1_fifo_stage2_reg_first____d205;
  DEF_extracter1_fifo_stage2_reg_first____d205 = INST_extracter1_fifo_stage2_reg.METH_first();
  DEF_x__h5951 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_stage2_reg_first____d205 >> 12u));
  DEF_extracter1_fifo_stage2_reg_first__05_BITS_21_T_ETC___d216 = 2097151u & ((((tUInt32)((tUInt8)(DEF_extracter1_fifo_stage2_reg_first____d205 >> 19u))) << 18u) | (((tUInt8)(DEF_extracter1_fifo_stage2_reg_first____d205 >> 20u)) == (tUInt8)2u ? 0u : 262143u & ((((tUInt32)((tUInt8)63u & (((tUInt8)((tUInt8)63u & (DEF_extracter1_fifo_stage2_reg_first____d205 >> 13u))) + ((tUInt8)63u & DEF_x__h5951)))) << 12u) | (tUInt32)(4095u & DEF_extracter1_fifo_stage2_reg_first____d205))));
  INST_extracter1_fifo_stage2_reg.METH_deq();
  INST_extracter1_fifo_output_reg.METH_enq(DEF_extracter1_fifo_stage2_reg_first__05_BITS_21_T_ETC___d216);
}

void MOD_mkPNE_test::RL_extracter2_stage_0()
{
  tUInt32 DEF_IF_extracter2_fifo_input_reg_first__20_BITS_14_ETC___d231;
  tUInt8 DEF_extracter2_fifo_input_reg_first__20_BITS_14_TO_ETC___d222;
  tUInt32 DEF_stage0_regf_new_inp0__h6507;
  tUInt8 DEF_extracter2_fifo_input_reg_first__20_BIT_15___d223;
  tUInt32 DEF_x__h6679;
  tUInt32 DEF_extracter2_fifo_input_reg_first____d220;
  DEF_extracter2_fifo_input_reg_first____d220 = INST_extracter2_fifo_input_reg.METH_first();
  DEF_x__h6679 = (tUInt32)(32767u & DEF_extracter2_fifo_input_reg_first____d220);
  DEF_extracter2_fifo_input_reg_first__20_BIT_15___d223 = (tUInt8)(DEF_extracter2_fifo_input_reg_first____d220 >> 15u);
  DEF_stage0_regf_new_inp0__h6507 = DEF_extracter2_fifo_input_reg_first__20_BIT_15___d223 ? 32767u & (0u - DEF_x__h6679) : DEF_x__h6679;
  DEF_extracter2_fifo_input_reg_first__20_BITS_14_TO_ETC___d222 = DEF_x__h6679 == 0u;
  DEF_IF_extracter2_fifo_input_reg_first__20_BITS_14_ETC___d231 = 262143u & (((((tUInt32)(DEF_extracter2_fifo_input_reg_first__20_BITS_14_TO_ETC___d222 && !DEF_extracter2_fifo_input_reg_first__20_BIT_15___d223 ? (tUInt8)2u : (DEF_extracter2_fifo_input_reg_first__20_BITS_14_TO_ETC___d222 && DEF_extracter2_fifo_input_reg_first__20_BIT_15___d223 ? (tUInt8)1u : (tUInt8)0u))) << 16u) | (((tUInt32)(DEF_extracter2_fifo_input_reg_first__20_BIT_15___d223)) << 15u)) | DEF_stage0_regf_new_inp0__h6507);
  INST_extracter2_fifo_input_reg.METH_deq();
  INST_extracter2_fifo_stage0_reg.METH_enq(DEF_IF_extracter2_fifo_input_reg_first__20_BITS_14_ETC___d231);
}

void MOD_mkPNE_test::RL_extracter2_stage_1()
{
  tUInt32 DEF_extracter2_fifo_stage0_reg_first__35_BITS_17_T_ETC___d367;
  tUInt8 DEF_x__h8943;
  tUInt8 DEF_x__h6811;
  tUInt8 DEF_x__h8950;
  tUInt8 DEF_b__h6803;
  tUInt8 DEF_b__h6801;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d254;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d253;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d252;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d251;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d250;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d249;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d248;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d247;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d246;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d245;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d244;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d243;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d242;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d241;
  tUInt32 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239;
  tUInt8 DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d240;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_0___d285;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_1___d284;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_2___d283;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_3___d282;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_4___d281;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_5___d280;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_6___d279;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_7___d278;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_8___d277;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_9___d276;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_10___d275;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_11___d274;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_12___d273;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_13___d272;
  tUInt8 DEF_extracter2_fifo_stage0_reg_first__35_BIT_14___d237;
  tUInt32 DEF_stage1_regf_new_inp1__h6759;
  tUInt32 DEF_extracter2_fifo_stage0_reg_first____d235;
  DEF_extracter2_fifo_stage0_reg_first____d235 = INST_extracter2_fifo_stage0_reg.METH_first();
  DEF_stage1_regf_new_inp1__h6759 = (tUInt32)(8191u & DEF_extracter2_fifo_stage0_reg_first____d235);
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_14___d237 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 14u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_13___d272 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 13u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_11___d274 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 11u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_12___d273 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 12u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_10___d275 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 10u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_9___d276 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 9u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_8___d277 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 8u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_7___d278 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 7u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_6___d279 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 6u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_5___d280 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 5u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_3___d282 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 3u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_4___d281 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 4u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_2___d283 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 2u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_1___d284 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage0_reg_first____d235 >> 1u));
  DEF_extracter2_fifo_stage0_reg_first__35_BIT_0___d285 = (tUInt8)((tUInt8)1u & DEF_extracter2_fifo_stage0_reg_first____d235);
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 = 32767u & ~((tUInt32)(32767u & DEF_extracter2_fifo_stage0_reg_first____d235));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d240 = (tUInt8)(DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 14u);
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d241 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 13u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d242 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 12u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d243 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 11u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d244 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 10u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d245 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 9u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d246 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 8u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d247 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 7u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d248 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 6u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d249 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 5u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d250 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 4u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d251 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 3u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d252 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 2u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d253 = (tUInt8)((tUInt8)1u & (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239 >> 1u));
  DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d254 = (tUInt8)((tUInt8)1u & DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d239);
  DEF_x__h8950 = DEF_extracter2_fifo_stage0_reg_first__35_BIT_14___d237 ? (tUInt8)0u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_13___d272 ? (tUInt8)1u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_12___d273 ? (tUInt8)2u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_11___d274 ? (tUInt8)3u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_10___d275 ? (tUInt8)4u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_9___d276 ? (tUInt8)5u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_8___d277 ? (tUInt8)6u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_7___d278 ? (tUInt8)7u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_6___d279 ? (tUInt8)8u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_5___d280 ? (tUInt8)9u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_4___d281 ? (tUInt8)10u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_3___d282 ? (tUInt8)11u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_2___d283 ? (tUInt8)12u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_1___d284 ? (tUInt8)13u : (DEF_extracter2_fifo_stage0_reg_first__35_BIT_0___d285 ? (tUInt8)14u : (tUInt8)15u))))))))))))));
  DEF_x__h6811 = DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d240 ? (tUInt8)0u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d241 ? (tUInt8)1u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d242 ? (tUInt8)2u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d243 ? (tUInt8)3u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d244 ? (tUInt8)4u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d245 ? (tUInt8)5u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d246 ? (tUInt8)6u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d247 ? (tUInt8)7u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d248 ? (tUInt8)8u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d249 ? (tUInt8)9u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d250 ? (tUInt8)10u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d251 ? (tUInt8)11u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d252 ? (tUInt8)12u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d253 ? (tUInt8)13u : (DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d254 ? (tUInt8)14u : (tUInt8)15u))))))))))))));
  DEF_b__h6801 = (tUInt8)31u & (((tUInt8)31u & DEF_x__h6811) - (tUInt8)1u);
  DEF_x__h8943 = (tUInt8)31u & DEF_x__h8950;
  DEF_b__h6803 = (tUInt8)31u & ((tUInt8)0u - DEF_x__h8943);
  DEF_extracter2_fifo_stage0_reg_first__35_BITS_17_T_ETC___d367 = 33554431u & ((((((tUInt32)((tUInt8)(DEF_extracter2_fifo_stage0_reg_first____d235 >> 15u))) << 22u) | (((tUInt32)(DEF_extracter2_fifo_stage0_reg_first__35_BIT_14___d237 ? DEF_b__h6801 : DEF_b__h6803)) << 17u)) | (DEF_stage1_regf_new_inp1__h6759 << 4u)) | (tUInt32)(DEF_extracter2_fifo_stage0_reg_first__35_BIT_14___d237 ? (tUInt8)15u & ((!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d240 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d241 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d242 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d243 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d244 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d245 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d246 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d247 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d248 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d249 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d250 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d251 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d252 && (!DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d253 && !DEF_INV_extracter2_fifo_stage0_reg_first__35_BITS__ETC___d254))))))))))))) ? (tUInt8)15u : (tUInt8)14u) - DEF_x__h6811) : (tUInt8)15u & ((!DEF_extracter2_fifo_stage0_reg_first__35_BIT_13___d272 && (!DEF_extracter2_fifo_stage0_reg_first__35_BIT_12___d273 && (!DEF_extracter2_fifo_stage0_reg_first__35_BIT_11___d274 && (!DEF_extracter2_fifo_stage0_reg_first__35_BIT_10___d275 && (!DEF_extracter2_fifo_stage0_reg_first__35_BIT_9___d276 && (!DEF_extracter2_fifo_stage0_reg_first__35_BIT_8___d277 && (!DEF_extracter2_fifo_stage0_reg_first__35_BIT_7___d278 && (!DEF_extracter2_fifo_stage0_reg_first__35_BIT_6___d279 && (!DEF_extracter2_fifo_stage0_reg_first__35_BIT_5___d280 && (!DEF_extracter2_fifo_stage0_reg_first__35_BIT_4___d281 && (!DEF_extracter2_fifo_stage0_reg_first__35_BIT_3___d282 && (!DEF_extracter2_fifo_stage0_reg_first__35_BIT_2___d283 && (!DEF_extracter2_fifo_stage0_reg_first__35_BIT_1___d284 && !DEF_extracter2_fifo_stage0_reg_first__35_BIT_0___d285)))))))))))) ? (tUInt8)15u : (tUInt8)14u) - DEF_x__h8950)));
  INST_extracter2_fifo_stage0_reg.METH_deq();
  INST_extracter2_fifo_stage1_reg.METH_enq(DEF_extracter2_fifo_stage0_reg_first__35_BITS_17_T_ETC___d367);
}

void MOD_mkPNE_test::RL_extracter2_stage_2()
{
  tUInt32 DEF_extracter2_fifo_stage1_reg_first__71_BITS_24_T_ETC___d417;
  tUInt32 DEF_stage2_regf_frac__h11192;
  tUInt8 DEF_extracter2_fifo_stage1_reg_first__71_BITS_3_TO_ETC___d378;
  tUInt8 DEF_x__h11223;
  tUInt32 DEF_x__h11327;
  tUInt8 DEF_x__h11291;
  tUInt8 DEF_extracter2_fifo_stage1_reg_first__71_BITS_3_TO_0___d377;
  tUInt32 DEF_bs__h11237;
  tUInt32 DEF_extracter2_fifo_stage1_reg_first____d371;
  DEF_extracter2_fifo_stage1_reg_first____d371 = INST_extracter2_fifo_stage1_reg.METH_first();
  DEF_bs__h11237 = (tUInt32)(8191u & (DEF_extracter2_fifo_stage1_reg_first____d371 >> 4u));
  DEF_extracter2_fifo_stage1_reg_first__71_BITS_3_TO_0___d377 = (tUInt8)((tUInt8)15u & DEF_extracter2_fifo_stage1_reg_first____d371);
  DEF_x__h11291 = (tUInt8)15u & (DEF_extracter2_fifo_stage1_reg_first__71_BITS_3_TO_0___d377 - (tUInt8)1u);
  switch (DEF_extracter2_fifo_stage1_reg_first__71_BITS_3_TO_0___d377) {
  case (tUInt8)13u:
    DEF_x__h11327 = 0u;
    break;
  case (tUInt8)12u:
    DEF_x__h11327 = 1u;
    break;
  case (tUInt8)11u:
    DEF_x__h11327 = 2u;
    break;
  case (tUInt8)10u:
    DEF_x__h11327 = 3u;
    break;
  case (tUInt8)9u:
    DEF_x__h11327 = 4u;
    break;
  case (tUInt8)8u:
    DEF_x__h11327 = 5u;
    break;
  case (tUInt8)7u:
    DEF_x__h11327 = 6u;
    break;
  case (tUInt8)6u:
    DEF_x__h11327 = 7u;
    break;
  case (tUInt8)5u:
    DEF_x__h11327 = 8u;
    break;
  case (tUInt8)4u:
    DEF_x__h11327 = 9u;
    break;
  case (tUInt8)3u:
    DEF_x__h11327 = 10u;
    break;
  case (tUInt8)2u:
    DEF_x__h11327 = 11u;
    break;
  default:
    DEF_x__h11327 = DEF_extracter2_fifo_stage1_reg_first__71_BITS_3_TO_0___d377 <= (tUInt8)1u || DEF_extracter2_fifo_stage1_reg_first__71_BITS_3_TO_0___d377 == (tUInt8)1u ? 12u : 0u;
  }
  DEF_extracter2_fifo_stage1_reg_first__71_BITS_3_TO_ETC___d378 = DEF_extracter2_fifo_stage1_reg_first__71_BITS_3_TO_0___d377 == (tUInt8)0u;
  DEF_x__h11223 = DEF_extracter2_fifo_stage1_reg_first__71_BITS_3_TO_ETC___d378 ? !DEF_extracter2_fifo_stage1_reg_first__71_BITS_3_TO_ETC___d378 & ((tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage1_reg_first____d371 >> 4u))) : primExtract8(1u,
																														13u,
																														(tUInt32)(DEF_bs__h11237),
																														4u,
																														(tUInt8)(DEF_x__h11291),
																														4u,
																														(tUInt8)(DEF_x__h11291));
  DEF_stage2_regf_frac__h11192 = primShiftL32(12u,
					      12u,
					      (tUInt32)((tUInt32)(4095u & (DEF_extracter2_fifo_stage1_reg_first____d371 >> 4u))),
					      12u,
					      (tUInt32)(DEF_x__h11327));
  DEF_extracter2_fifo_stage1_reg_first__71_BITS_24_T_ETC___d417 = 4194303u & (((((((tUInt32)((tUInt8)(DEF_extracter2_fifo_stage1_reg_first____d371 >> 22u))) << 19u) | (((tUInt32)((tUInt8)((tUInt8)31u & primSignExt8(6u,
																										       5u,
																										       (tUInt8)((tUInt8)((tUInt8)31u & (DEF_extracter2_fifo_stage1_reg_first____d371 >> 17u))))))) << 14u)) | (((tUInt32)((tUInt8)0u)) << 13u)) | (((tUInt32)(DEF_x__h11223)) << 12u)) | DEF_stage2_regf_frac__h11192);
  INST_extracter2_fifo_stage1_reg.METH_deq();
  INST_extracter2_fifo_stage2_reg.METH_enq(DEF_extracter2_fifo_stage1_reg_first__71_BITS_24_T_ETC___d417);
}

void MOD_mkPNE_test::RL_extracter2_stage_3()
{
  tUInt32 DEF_extracter2_fifo_stage2_reg_first__21_BITS_21_T_ETC___d432;
  tUInt8 DEF_x__h11588;
  tUInt32 DEF_extracter2_fifo_stage2_reg_first____d421;
  DEF_extracter2_fifo_stage2_reg_first____d421 = INST_extracter2_fifo_stage2_reg.METH_first();
  DEF_x__h11588 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_stage2_reg_first____d421 >> 12u));
  DEF_extracter2_fifo_stage2_reg_first__21_BITS_21_T_ETC___d432 = 2097151u & ((((tUInt32)((tUInt8)(DEF_extracter2_fifo_stage2_reg_first____d421 >> 19u))) << 18u) | (((tUInt8)(DEF_extracter2_fifo_stage2_reg_first____d421 >> 20u)) == (tUInt8)2u ? 0u : 262143u & ((((tUInt32)((tUInt8)63u & (((tUInt8)((tUInt8)63u & (DEF_extracter2_fifo_stage2_reg_first____d421 >> 13u))) + ((tUInt8)63u & DEF_x__h11588)))) << 12u) | (tUInt32)(4095u & DEF_extracter2_fifo_stage2_reg_first____d421))));
  INST_extracter2_fifo_stage2_reg.METH_deq();
  INST_extracter2_fifo_output_reg.METH_enq(DEF_extracter2_fifo_stage2_reg_first__21_BITS_21_T_ETC___d432);
}

void MOD_mkPNE_test::RL_adder1_stage_0()
{
  tUInt32 DEF_x__h12188;
  tUInt32 DEF_x__h12174;
  tUInt8 DEF_x__h12057;
  tUInt8 DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d438;
  tUInt8 DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18__ETC___d440;
  tUInt8 DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d446;
  tUInt8 DEF_stage0_regf_zero_flag__h12066;
  tUInt8 DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18__ETC___d447;
  tUInt8 DEF_x__h12182;
  tUInt8 DEF_x__h12166;
  tUInt8 DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18___d439;
  tUInt8 DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40___d437;
  tUInt32 DEF_x__h12191;
  tUInt32 DEF_x__h12177;
  tUInt64 DEF_adder1_fifo_input_reg_first____d436;
  DEF_adder1_fifo_input_reg_first____d436 = INST_adder1_fifo_input_reg.METH_first();
  DEF_x__h12177 = (tUInt32)(4095u & (DEF_adder1_fifo_input_reg_first____d436 >> 22u));
  DEF_x__h12191 = (tUInt32)(4095u & DEF_adder1_fifo_input_reg_first____d436);
  DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40___d437 = (tUInt8)((tUInt8)3u & (DEF_adder1_fifo_input_reg_first____d436 >> 40u));
  DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18___d439 = (tUInt8)((tUInt8)3u & (DEF_adder1_fifo_input_reg_first____d436 >> 18u));
  DEF_x__h12166 = (tUInt8)(DEF_adder1_fifo_input_reg_first____d436 >> 43u);
  DEF_x__h12182 = (tUInt8)((tUInt8)1u & (DEF_adder1_fifo_input_reg_first____d436 >> 21u));
  DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18__ETC___d447 = DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18___d439 == (tUInt8)2u;
  DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d446 = DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40___d437 == (tUInt8)2u;
  DEF_stage0_regf_zero_flag__h12066 = DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d446 ? (tUInt8)1u : (DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18__ETC___d447 ? DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18___d439 : (tUInt8)0u);
  DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d438 = DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40___d437 == (tUInt8)1u;
  DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18__ETC___d440 = DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18___d439 == (tUInt8)1u;
  DEF_x__h12057 = ((DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d438 && DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18__ETC___d440) || (tUInt8)((tUInt8)1u & (DEF_adder1_fifo_input_reg_first____d436 >> 42u))) || (tUInt8)((tUInt8)1u & (DEF_adder1_fifo_input_reg_first____d436 >> 20u));
  DEF_x__h12174 = 16777215u & (DEF_x__h12177 << 12u);
  DEF_x__h12188 = 16777215u & (DEF_x__h12191 << 12u);
  DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d464.set_bits_in_word(DEF_x__h12057,
										 2u,
										 2u,
										 1u).set_bits_in_word(DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d446 && DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18__ETC___d447 ? (tUInt8)2u : (DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d438 || DEF_adder1_fifo_input_reg_first__36_BITS_19_TO_18__ETC___d440 ? (tUInt8)1u : (tUInt8)0u),
												      2u,
												      0u,
												      2u).build_concat(DEF_x__h12166,
														       63u,
														       1u).set_bits_in_word((tUInt8)((tUInt8)63u & (DEF_adder1_fifo_input_reg_first____d436 >> 34u)),
																	    1u,
																	    25u,
																	    6u).set_bits_in_word(DEF_x__h12174,
																				 1u,
																				 1u,
																				 24u).set_bits_in_word(DEF_x__h12182,
																						       1u,
																						       0u,
																						       1u).build_concat((tUInt8)((tUInt8)63u & (DEF_adder1_fifo_input_reg_first____d436 >> 12u)),
																									26u,
																									6u).set_bits_in_word(DEF_x__h12188,
																											     0u,
																											     2u,
																											     24u).set_bits_in_word(DEF_stage0_regf_zero_flag__h12066,
																														   0u,
																														   0u,
																														   2u);
  INST_adder1_fifo_input_reg.METH_deq();
  INST_adder1_fifo_stage0_reg.METH_enq(DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d464);
}

void MOD_mkPNE_test::RL_adder1_stage_1()
{
  tUInt64 DEF_adder1_fifo_stage0_reg_first__68_BITS_66_TO_64_ETC___d501;
  tUInt32 DEF_c__h12343;
  tUInt8 DEF_adder1_fifo_stage0_reg_first__68_BITS_62_TO_57_ETC___d475;
  tUInt32 DEF_f2__h12308;
  tUInt32 DEF_x__h12417;
  tUInt8 DEF_adder1_fifo_stage0_reg_first__68_BITS_1_TO_0_7_ETC___d471;
  tUInt32 DEF_x__h12360;
  tUInt32 DEF_b__h12346;
  tUInt32 DEF_f1__h12307;
  tUInt8 DEF_adder1_fifo_stage0_reg_first__68_BITS_1_TO_0_7_ETC___d477;
  tUInt8 DEF_x__h12408;
  tUInt8 DEF_x__h12434;
  tUInt8 DEF_x__h12416;
  tUInt8 DEF_x__h12357;
  tUInt8 DEF_zf__h12309;
  tUInt8 DEF_adder1_fifo_stage0_reg_first__68_BITS_31_TO_26___d472;
  tUInt8 DEF_adder1_fifo_stage0_reg_first__68_BITS_62_TO_57___d474;
  DEF_adder1_fifo_stage0_reg_first____d468 = INST_adder1_fifo_stage0_reg.METH_first();
  DEF_adder1_fifo_stage0_reg_first__68_BITS_62_TO_57___d474 = DEF_adder1_fifo_stage0_reg_first____d468.get_bits_in_word8(1u,
															 25u,
															 6u);
  DEF_adder1_fifo_stage0_reg_first__68_BITS_31_TO_26___d472 = DEF_adder1_fifo_stage0_reg_first____d468.get_bits_in_word8(0u,
															 26u,
															 6u);
  DEF_zf__h12309 = DEF_adder1_fifo_stage0_reg_first____d468.get_bits_in_word8(0u, 0u, 2u);
  DEF_x__h12357 = DEF_adder1_fifo_stage0_reg_first____d468.get_bits_in_word8(1u, 31u, 1u);
  DEF_x__h12416 = DEF_adder1_fifo_stage0_reg_first____d468.get_bits_in_word8(1u, 0u, 1u);
  DEF_x__h12434 = (tUInt8)63u & (DEF_adder1_fifo_stage0_reg_first__68_BITS_62_TO_57___d474 - DEF_adder1_fifo_stage0_reg_first__68_BITS_31_TO_26___d472);
  DEF_x__h12408 = (tUInt8)63u & (DEF_adder1_fifo_stage0_reg_first__68_BITS_31_TO_26___d472 - DEF_adder1_fifo_stage0_reg_first__68_BITS_62_TO_57___d474);
  DEF_f1__h12307 = 33554431u & ((((tUInt32)((tUInt8)1u)) << 24u) | DEF_adder1_fifo_stage0_reg_first____d468.get_bits_in_word32(1u,
															       1u,
															       24u));
  DEF_b__h12346 = primShiftR32(25u, 25u, (tUInt32)(DEF_f1__h12307), 6u, (tUInt8)(DEF_x__h12408));
  DEF_adder1_fifo_stage0_reg_first__68_BITS_1_TO_0_7_ETC___d471 = DEF_zf__h12309 == (tUInt8)1u;
  DEF_f2__h12308 = 33554431u & ((((tUInt32)((tUInt8)1u)) << 24u) | DEF_adder1_fifo_stage0_reg_first____d468.get_bits_in_word32(0u,
															       2u,
															       24u));
  DEF_adder1_fifo_stage0_reg_first__68_BITS_62_TO_57_ETC___d475 = primSLE8(1u,
									   6u,
									   (tUInt8)(DEF_adder1_fifo_stage0_reg_first__68_BITS_62_TO_57___d474),
									   6u,
									   (tUInt8)(DEF_adder1_fifo_stage0_reg_first__68_BITS_31_TO_26___d472));
  DEF_adder1_fifo_stage0_reg_first__68_BITS_1_TO_0_7_ETC___d477 = DEF_zf__h12309 == (tUInt8)2u || !DEF_adder1_fifo_stage0_reg_first__68_BITS_62_TO_57_ETC___d475;
  DEF_x__h12360 = DEF_adder1_fifo_stage0_reg_first__68_BITS_1_TO_0_7_ETC___d471 ? 0u : (DEF_adder1_fifo_stage0_reg_first__68_BITS_1_TO_0_7_ETC___d477 ? DEF_f1__h12307 : DEF_b__h12346);
  DEF_c__h12343 = primShiftR32(25u, 25u, (tUInt32)(DEF_f2__h12308), 6u, (tUInt8)(DEF_x__h12434));
  switch (DEF_zf__h12309) {
  case (tUInt8)1u:
    DEF_x__h12417 = DEF_f2__h12308;
    break;
  case (tUInt8)2u:
    DEF_x__h12417 = 0u;
    break;
  default:
    DEF_x__h12417 = DEF_adder1_fifo_stage0_reg_first__68_BITS_62_TO_57_ETC___d475 ? DEF_f2__h12308 : DEF_c__h12343;
  }
  DEF_adder1_fifo_stage0_reg_first__68_BITS_66_TO_64_ETC___d501 = 2305843009213693951llu & ((((((((tUInt64)(DEF_adder1_fifo_stage0_reg_first____d468.get_bits_in_word8(2u,
																				       0u,
																				       3u))) << 58u) | (((tUInt64)(DEF_adder1_fifo_stage0_reg_first__68_BITS_1_TO_0_7_ETC___d471 ? DEF_adder1_fifo_stage0_reg_first__68_BITS_31_TO_26___d472 : (DEF_adder1_fifo_stage0_reg_first__68_BITS_1_TO_0_7_ETC___d477 ? DEF_adder1_fifo_stage0_reg_first__68_BITS_62_TO_57___d474 : DEF_adder1_fifo_stage0_reg_first__68_BITS_31_TO_26___d472))) << 52u)) | (((tUInt64)(DEF_x__h12357)) << 51u)) | (((tUInt64)(DEF_x__h12360)) << 26u)) | (((tUInt64)(DEF_x__h12416)) << 25u)) | (tUInt64)(DEF_x__h12417));
  INST_adder1_fifo_stage0_reg.METH_deq();
  INST_adder1_fifo_stage1_reg.METH_enq(DEF_adder1_fifo_stage0_reg_first__68_BITS_66_TO_64_ETC___d501);
}

void MOD_mkPNE_test::RL_adder1_stage_2()
{
  tUInt32 DEF_IF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_ETC___d710;
  tUInt8 DEF_frac_shift__h12572;
  tUInt8 DEF_frac_shift__h12567;
  tUInt8 DEF_frac_shift__h12560;
  tUInt32 DEF__0_CONCAT_adder1_fifo_stage1_reg_first__05_BITS_ETC___d516;
  tUInt32 DEF__0_CONCAT_adder1_fifo_stage1_reg_first__05_BITS_ETC___d517;
  tUInt8 DEF_y__h20197;
  tUInt8 DEF_y__h16513;
  tUInt8 DEF_y__h12796;
  tUInt8 DEF_x__h12529;
  tUInt8 DEF_x__h23950;
  tUInt8 DEF_x__h12496;
  tUInt8 DEF_x__h12833;
  tUInt8 DEF_x__h20210;
  tUInt8 DEF_x__h16526;
  tUInt8 DEF_adder1_fifo_stage1_reg_first__05_BITS_50_TO_26_ETC___d512;
  tUInt8 DEF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_06_ETC___d509;
  tUInt32 DEF_frac_sign__h12559;
  tUInt32 DEF_frac_sign__h12571;
  tUInt32 DEF_frac_sign__h12566;
  tUInt8 DEF_sgn2__h12511;
  tUInt8 DEF_sgn1__h12510;
  tUInt8 DEF_x__h23895;
  tUInt8 DEF_adder1_fifo_stage1_reg_first__05_BITS_59_TO_58___d693;
  tUInt8 DEF_adder1_fifo_stage1_reg_first__05_BITS_57_TO_52___d698;
  tUInt32 DEF_IF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_ETC___d690;
  tUInt32 DEF_x__h20196;
  tUInt32 DEF_c__h12574;
  tUInt32 DEF_x__h12785;
  tUInt32 DEF_c__h12562;
  tUInt32 DEF_x__h16512;
  tUInt32 DEF_c__h12569;
  tUInt32 DEF_f2__h12514;
  tUInt32 DEF_f1__h12513;
  tUInt64 DEF_adder1_fifo_stage1_reg_first____d505;
  DEF_adder1_fifo_stage1_reg_first____d505 = INST_adder1_fifo_stage1_reg.METH_first();
  DEF_f1__h12513 = (tUInt32)(33554431u & (DEF_adder1_fifo_stage1_reg_first____d505 >> 26u));
  DEF_f2__h12514 = (tUInt32)(33554431u & DEF_adder1_fifo_stage1_reg_first____d505);
  DEF_adder1_fifo_stage1_reg_first__05_BITS_57_TO_52___d698 = (tUInt8)((tUInt8)63u & (DEF_adder1_fifo_stage1_reg_first____d505 >> 52u));
  DEF_adder1_fifo_stage1_reg_first__05_BITS_59_TO_58___d693 = (tUInt8)((tUInt8)3u & (DEF_adder1_fifo_stage1_reg_first____d505 >> 58u));
  DEF_x__h23895 = (tUInt8)(DEF_adder1_fifo_stage1_reg_first____d505 >> 60u);
  DEF_sgn1__h12510 = (tUInt8)((tUInt8)1u & (DEF_adder1_fifo_stage1_reg_first____d505 >> 51u));
  DEF_sgn2__h12511 = (tUInt8)((tUInt8)1u & (DEF_adder1_fifo_stage1_reg_first____d505 >> 25u));
  DEF_adder1_fifo_stage1_reg_first__05_BITS_50_TO_26_ETC___d512 = DEF_f1__h12513 <= DEF_f2__h12514;
  DEF_x__h12529 = DEF_sgn1__h12510 ^ DEF_sgn2__h12511;
  DEF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_06_ETC___d509 = (tUInt8)1u & ~DEF_x__h12529;
  DEF_x__h12496 = DEF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_06_ETC___d509 || !DEF_adder1_fifo_stage1_reg_first__05_BITS_50_TO_26_ETC___d512 ? DEF_sgn1__h12510 : DEF_sgn2__h12511;
  DEF__0_CONCAT_adder1_fifo_stage1_reg_first__05_BITS_ETC___d517 = 67108863u & ((((tUInt32)((tUInt8)0u)) << 25u) | DEF_f2__h12514);
  DEF__0_CONCAT_adder1_fifo_stage1_reg_first__05_BITS_ETC___d516 = 67108863u & ((((tUInt32)((tUInt8)0u)) << 25u) | DEF_f1__h12513);
  DEF_frac_sign__h12566 = 67108863u & (DEF__0_CONCAT_adder1_fifo_stage1_reg_first__05_BITS_ETC___d516 - DEF__0_CONCAT_adder1_fifo_stage1_reg_first__05_BITS_ETC___d517);
  DEF_frac_sign__h12571 = 67108863u & (DEF__0_CONCAT_adder1_fifo_stage1_reg_first__05_BITS_ETC___d517 - DEF__0_CONCAT_adder1_fifo_stage1_reg_first__05_BITS_ETC___d516);
  DEF_frac_sign__h12559 = 67108863u & (DEF__0_CONCAT_adder1_fifo_stage1_reg_first__05_BITS_ETC___d516 + DEF__0_CONCAT_adder1_fifo_stage1_reg_first__05_BITS_ETC___d517);
  DEF_x__h16526 = (tUInt8)(DEF_frac_sign__h12566 >> 25u) ? (tUInt8)0u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 24u)) ? (tUInt8)1u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 23u)) ? (tUInt8)2u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 22u)) ? (tUInt8)3u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 21u)) ? (tUInt8)4u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 20u)) ? (tUInt8)5u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 19u)) ? (tUInt8)6u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 18u)) ? (tUInt8)7u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 17u)) ? (tUInt8)8u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 16u)) ? (tUInt8)9u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 15u)) ? (tUInt8)10u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 14u)) ? (tUInt8)11u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 13u)) ? (tUInt8)12u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 12u)) ? (tUInt8)13u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 11u)) ? (tUInt8)14u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 10u)) ? (tUInt8)15u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 9u)) ? (tUInt8)16u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 8u)) ? (tUInt8)17u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 7u)) ? (tUInt8)18u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 6u)) ? (tUInt8)19u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 5u)) ? (tUInt8)20u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 4u)) ? (tUInt8)21u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 3u)) ? (tUInt8)22u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 2u)) ? (tUInt8)23u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12566 >> 1u)) ? (tUInt8)24u : ((tUInt8)((tUInt8)1u & DEF_frac_sign__h12566) ? (tUInt8)25u : (tUInt8)26u)))))))))))))))))))))))));
  DEF_x__h20210 = (tUInt8)(DEF_frac_sign__h12571 >> 25u) ? (tUInt8)0u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 24u)) ? (tUInt8)1u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 23u)) ? (tUInt8)2u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 22u)) ? (tUInt8)3u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 21u)) ? (tUInt8)4u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 20u)) ? (tUInt8)5u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 19u)) ? (tUInt8)6u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 18u)) ? (tUInt8)7u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 17u)) ? (tUInt8)8u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 16u)) ? (tUInt8)9u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 15u)) ? (tUInt8)10u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 14u)) ? (tUInt8)11u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 13u)) ? (tUInt8)12u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 12u)) ? (tUInt8)13u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 11u)) ? (tUInt8)14u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 10u)) ? (tUInt8)15u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 9u)) ? (tUInt8)16u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 8u)) ? (tUInt8)17u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 7u)) ? (tUInt8)18u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 6u)) ? (tUInt8)19u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 5u)) ? (tUInt8)20u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 4u)) ? (tUInt8)21u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 3u)) ? (tUInt8)22u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 2u)) ? (tUInt8)23u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12571 >> 1u)) ? (tUInt8)24u : ((tUInt8)((tUInt8)1u & DEF_frac_sign__h12571) ? (tUInt8)25u : (tUInt8)26u)))))))))))))))))))))))));
  DEF_x__h12833 = (tUInt8)(DEF_frac_sign__h12559 >> 25u) ? (tUInt8)0u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 24u)) ? (tUInt8)1u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 23u)) ? (tUInt8)2u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 22u)) ? (tUInt8)3u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 21u)) ? (tUInt8)4u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 20u)) ? (tUInt8)5u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 19u)) ? (tUInt8)6u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 18u)) ? (tUInt8)7u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 17u)) ? (tUInt8)8u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 16u)) ? (tUInt8)9u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 15u)) ? (tUInt8)10u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 14u)) ? (tUInt8)11u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 13u)) ? (tUInt8)12u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 12u)) ? (tUInt8)13u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 11u)) ? (tUInt8)14u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 10u)) ? (tUInt8)15u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 9u)) ? (tUInt8)16u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 8u)) ? (tUInt8)17u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 7u)) ? (tUInt8)18u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 6u)) ? (tUInt8)19u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 5u)) ? (tUInt8)20u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 4u)) ? (tUInt8)21u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 3u)) ? (tUInt8)22u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 2u)) ? (tUInt8)23u : ((tUInt8)((tUInt8)1u & (DEF_frac_sign__h12559 >> 1u)) ? (tUInt8)24u : ((tUInt8)((tUInt8)1u & DEF_frac_sign__h12559) ? (tUInt8)25u : (tUInt8)26u)))))))))))))))))))))))));
  DEF_frac_shift__h12560 = (tUInt8)63u & DEF_x__h12833;
  DEF_y__h12796 = (tUInt8)63u & ((tUInt8)1u - DEF_frac_shift__h12560);
  DEF_x__h12785 = primShiftR32(26u,
			       26u,
			       (tUInt32)(DEF_frac_sign__h12559),
			       6u,
			       (tUInt8)(DEF_y__h12796));
  DEF_c__h12562 = (tUInt32)(33554431u & DEF_x__h12785);
  DEF_frac_shift__h12567 = (tUInt8)63u & DEF_x__h16526;
  DEF_y__h16513 = (tUInt8)63u & (DEF_frac_shift__h12567 - (tUInt8)1u);
  DEF_x__h16512 = primShiftL32(26u,
			       26u,
			       (tUInt32)(DEF_frac_sign__h12566),
			       6u,
			       (tUInt8)(DEF_y__h16513));
  DEF_c__h12569 = (tUInt32)(33554431u & DEF_x__h16512);
  DEF_frac_shift__h12572 = (tUInt8)63u & DEF_x__h20210;
  DEF_y__h20197 = (tUInt8)63u & (DEF_frac_shift__h12572 - (tUInt8)1u);
  DEF_x__h20196 = primShiftL32(26u,
			       26u,
			       (tUInt32)(DEF_frac_sign__h12571),
			       6u,
			       (tUInt8)(DEF_y__h20197));
  DEF_c__h12574 = (tUInt32)(33554431u & DEF_x__h20196);
  DEF_IF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_ETC___d690 = DEF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_06_ETC___d509 ? DEF_c__h12562 : (DEF_adder1_fifo_stage1_reg_first__05_BITS_50_TO_26_ETC___d512 ? DEF_c__h12574 : DEF_c__h12569);
  DEF_x__h23950 = ((tUInt32)(2047u & DEF_IF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_ETC___d690)) == 0u;
  DEF_IF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_ETC___d710 = 16777215u & ((((((((tUInt32)(DEF_x__h12496)) << 23u) | (((tUInt32)(!((tUInt8)(DEF_IF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_ETC___d690 >> 24u)) && DEF_adder1_fifo_stage1_reg_first__05_BITS_59_TO_58___d693 == (tUInt8)0u ? (tUInt8)2u : DEF_adder1_fifo_stage1_reg_first__05_BITS_59_TO_58___d693)) << 21u)) | (((tUInt32)(DEF_x__h23895)) << 20u)) | (((tUInt32)(DEF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_06_ETC___d509 ? (tUInt8)63u & (DEF_adder1_fifo_stage1_reg_first__05_BITS_57_TO_52___d698 - ((tUInt8)63u & (DEF_frac_shift__h12560 - (tUInt8)1u))) : (DEF_adder1_fifo_stage1_reg_first__05_BITS_50_TO_26_ETC___d512 ? (tUInt8)63u & (DEF_adder1_fifo_stage1_reg_first__05_BITS_57_TO_52___d698 - DEF_y__h20197) : (tUInt8)63u & (DEF_adder1_fifo_stage1_reg_first__05_BITS_57_TO_52___d698 - DEF_y__h16513)))) << 14u)) | (((tUInt32)(8191u & (DEF_IF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_ETC___d690 >> 11u))) << 1u)) | (tUInt32)(DEF_x__h23950));
  INST_adder1_fifo_stage1_reg.METH_deq();
  INST_adder1_fifo_output_reg.METH_enq(DEF_IF_INV_adder1_fifo_stage1_reg_first__05_BIT_51_ETC___d710);
}

void MOD_mkPNE_test::RL_normalizer_stage_0()
{
  tUInt64 DEF_normalizer_fifo_input_reg_first__14_BITS_23_TO_ETC___d736;
  tUInt8 DEF_x__h24670;
  tUInt32 DEF_x__h24684;
  tUInt8 DEF_IF_normalizer_fifo_input_reg_first__14_BIT_18__ETC___d728;
  tUInt32 DEF_k__h24672;
  tUInt32 DEF_k__h24627;
  tUInt32 DEF_stage0_regf_k__h24537;
  tUInt8 DEF_normalizer_fifo_input_reg_first__14_BITS_18_TO_ETC___d724;
  tUInt8 DEF_normalizer_fifo_input_reg_first__14_BIT_19___d716;
  tUInt8 DEF__0_MINUS_normalizer_fifo_input_reg_first__14_BI_ETC___d719;
  tUInt8 DEF_a__h24568;
  tUInt32 DEF_normalizer_fifo_input_reg_first____d714;
  DEF_normalizer_fifo_input_reg_first____d714 = INST_normalizer_fifo_input_reg.METH_first();
  DEF_a__h24568 = (tUInt8)((tUInt8)31u & (DEF_normalizer_fifo_input_reg_first____d714 >> 15u));
  DEF__0_MINUS_normalizer_fifo_input_reg_first__14_BI_ETC___d719 = (tUInt8)((tUInt8)15u & ((tUInt8)31u & ((tUInt8)0u - DEF_a__h24568)));
  DEF_normalizer_fifo_input_reg_first__14_BIT_19___d716 = (tUInt8)((tUInt8)1u & (DEF_normalizer_fifo_input_reg_first____d714 >> 19u));
  DEF_normalizer_fifo_input_reg_first__14_BITS_18_TO_ETC___d724 = (tUInt8)15u & (((tUInt8)((tUInt8)15u & (DEF_normalizer_fifo_input_reg_first____d714 >> 15u))) + (tUInt8)1u);
  DEF_IF_normalizer_fifo_input_reg_first__14_BIT_18__ETC___d728 = (tUInt8)((tUInt8)1u & (DEF_normalizer_fifo_input_reg_first____d714 >> 18u)) && !((tUInt8)(DEF_normalizer_fifo_input_reg_first__14_BITS_18_TO_ETC___d724 >> 3u)) ? (tUInt8)15u : DEF_normalizer_fifo_input_reg_first__14_BITS_18_TO_ETC___d724;
  DEF_x__h24684 = primShiftR32(15u,
			       15u,
			       32767u,
			       4u,
			       (tUInt8)(DEF_IF_normalizer_fifo_input_reg_first__14_BIT_18__ETC___d728));
  DEF_k__h24672 = 32767u & ~DEF_x__h24684;
  DEF_x__h24670 = (tUInt8)15u & ((tUInt8)14u - DEF__0_MINUS_normalizer_fifo_input_reg_first__14_BI_ETC___d719);
  DEF_k__h24627 = primShiftL32(15u, 15u, 1u, 4u, (tUInt8)(DEF_x__h24670));
  DEF_stage0_regf_k__h24537 = DEF_normalizer_fifo_input_reg_first__14_BIT_19___d716 ? DEF_k__h24627 : DEF_k__h24672;
  DEF_normalizer_fifo_input_reg_first__14_BITS_23_TO_ETC___d736 = 274877906943llu & (((((((tUInt64)((tUInt8)(DEF_normalizer_fifo_input_reg_first____d714 >> 20u))) << 34u) | (((tUInt64)(DEF_stage0_regf_k__h24537)) << 19u)) | (((tUInt64)((tUInt32)(8191u & (DEF_normalizer_fifo_input_reg_first____d714 >> 2u)))) << 6u)) | (((tUInt64)(DEF_normalizer_fifo_input_reg_first__14_BIT_19___d716 ? DEF__0_MINUS_normalizer_fifo_input_reg_first__14_BI_ETC___d719 : DEF_IF_normalizer_fifo_input_reg_first__14_BIT_18__ETC___d728)) << 2u)) | (tUInt64)((tUInt8)((tUInt8)3u & DEF_normalizer_fifo_input_reg_first____d714)));
  INST_normalizer_fifo_input_reg.METH_deq();
  INST_normalizer_fifo_stage0_reg.METH_enq(DEF_normalizer_fifo_input_reg_first__14_BITS_23_TO_ETC___d736);
}

void MOD_mkPNE_test::RL_normalizer_stage_1()
{
  tUInt64 DEF_normalizer_fifo_stage0_reg_first__40_BITS_37_T_ETC___d800;
  tUInt8 DEF_x__h26664;
  tUInt8 DEF_expo_masked__h25272;
  tUInt8 DEF_y__h26748;
  tUInt8 DEF_x__h26688;
  tUInt8 DEF_NOT_14_MINUS_normalizer_fifo_stage0_reg_first__ETC___d748;
  tUInt8 DEF_c__h25646;
  tUInt8 DEF_y__h26752;
  tUInt8 DEF_normalizer_fifo_stage0_reg_first__40_BIT_0_87__ETC___d790;
  tUInt8 DEF_shift_new0__h25271;
  tUInt8 DEF_shift_new__h25712;
  tUInt8 DEF_normalizer_fifo_stage0_reg_first__40_BIT_18_44_ETC___d749;
  tUInt8 DEF__theResult___snd_snd__h25768;
  tUInt8 DEF_IF_14_MINUS_normalizer_fifo_stage0_reg_first___ETC___d781;
  tUInt8 DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d746;
  tUInt8 DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d747;
  tUInt8 DEF_IF_14_MINUS_normalizer_fifo_stage0_reg_first___ETC___d758;
  tUInt32 DEF_stage1_regf_k_expo__h25291;
  tUInt8 DEF_i__h26702;
  tUInt8 DEF_i1__h26758;
  tUInt8 DEF_x__h25716;
  tUInt8 DEF_x_BIT_0___h25746;
  tUInt32 DEF_b__h25630;
  tUInt8 DEF__0_CONCAT_normalizer_fifo_stage0_reg_first__40__ETC___d760;
  tUInt32 DEF_normalizer_fifo_stage0_reg_first__40_BITS_33_T_ETC___d766;
  tUInt8 DEF_normalizer_fifo_stage0_reg_first__40_BIT_18___d744;
  tUInt8 DEF_normalizer_fifo_stage0_reg_first__40_BIT_33___d742;
  tUInt8 DEF_normalizer_fifo_stage0_reg_first__40_BITS_5_TO_2___d745;
  tUInt32 DEF_x__h26646;
  tUInt32 DEF_stage1_regf_frac__h25292;
  tUInt32 DEF_normalizer_fifo_stage0_reg_first__40_BITS_17_TO_6___d773;
  tUInt32 DEF_b__h25487;
  tUInt64 DEF_normalizer_fifo_stage0_reg_first____d740;
  DEF_normalizer_fifo_stage0_reg_first____d740 = INST_normalizer_fifo_stage0_reg.METH_first();
  DEF_b__h25487 = (tUInt32)(32767u & (DEF_normalizer_fifo_stage0_reg_first____d740 >> 19u));
  DEF_normalizer_fifo_stage0_reg_first__40_BITS_17_TO_6___d773 = (tUInt32)(4095u & (DEF_normalizer_fifo_stage0_reg_first____d740 >> 6u));
  DEF_normalizer_fifo_stage0_reg_first__40_BITS_5_TO_2___d745 = (tUInt8)((tUInt8)15u & (DEF_normalizer_fifo_stage0_reg_first____d740 >> 2u));
  DEF_normalizer_fifo_stage0_reg_first__40_BIT_18___d744 = (tUInt8)((tUInt8)1u & (DEF_normalizer_fifo_stage0_reg_first____d740 >> 18u));
  DEF_normalizer_fifo_stage0_reg_first__40_BIT_33___d742 = (tUInt8)((tUInt8)1u & (DEF_normalizer_fifo_stage0_reg_first____d740 >> 33u));
  DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d746 = (tUInt8)15u & ((tUInt8)14u - DEF_normalizer_fifo_stage0_reg_first__40_BITS_5_TO_2___d745);
  DEF_x__h25716 = primShiftL8(2u,
			      2u,
			      (tUInt8)1u,
			      4u,
			      (tUInt8)(DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d746));
  DEF_x_BIT_0___h25746 = (tUInt8)((tUInt8)1u & DEF_x__h25716);
  DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d747 = DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d746 == (tUInt8)0u;
  DEF_IF_14_MINUS_normalizer_fifo_stage0_reg_first___ETC___d758 = DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d747 ? DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d746 : (tUInt8)15u & (DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d746 - (tUInt8)1u);
  DEF_normalizer_fifo_stage0_reg_first__40_BIT_18_44_ETC___d749 = DEF_normalizer_fifo_stage0_reg_first__40_BIT_18___d744 & DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d747;
  DEF_NOT_14_MINUS_normalizer_fifo_stage0_reg_first__ETC___d748 = !DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d747;
  DEF_c__h25646 = DEF_NOT_14_MINUS_normalizer_fifo_stage0_reg_first__ETC___d748 || (!DEF_normalizer_fifo_stage0_reg_first__40_BIT_18_44_ETC___d749 || DEF_x_BIT_0___h25746);
  DEF_y__h26748 = (tUInt8)1u & ~((tUInt8)((tUInt8)1u & (DEF_normalizer_fifo_stage0_reg_first____d740 >> 1u)));
  DEF_normalizer_fifo_stage0_reg_first__40_BIT_0_87__ETC___d790 = ((tUInt8)((tUInt8)1u & DEF_normalizer_fifo_stage0_reg_first____d740)) & DEF_y__h26748;
  DEF_expo_masked__h25272 = DEF_normalizer_fifo_stage0_reg_first__40_BIT_18___d744 & DEF_c__h25646;
  DEF_b__h25630 = primShiftL32(15u,
			       15u,
			       (tUInt32)(32767u & ((tUInt32)(DEF_expo_masked__h25272))),
			       4u,
			       (tUInt8)(DEF_IF_14_MINUS_normalizer_fifo_stage0_reg_first___ETC___d758));
  DEF_normalizer_fifo_stage0_reg_first__40_BITS_33_T_ETC___d766 = 32767u & (DEF_b__h25487 + DEF_b__h25630);
  DEF__0_CONCAT_normalizer_fifo_stage0_reg_first__40__ETC___d760 = (tUInt8)(DEF_b__h25630 >> 14u);
  DEF_stage1_regf_k_expo__h25291 = (((!DEF_normalizer_fifo_stage0_reg_first__40_BIT_33___d742 && DEF__0_CONCAT_normalizer_fifo_stage0_reg_first__40__ETC___d760) || (DEF_normalizer_fifo_stage0_reg_first__40_BIT_33___d742 && !DEF__0_CONCAT_normalizer_fifo_stage0_reg_first__40__ETC___d760)) && !((tUInt8)(DEF_normalizer_fifo_stage0_reg_first__40_BITS_33_T_ETC___d766 >> 14u))) || (DEF_normalizer_fifo_stage0_reg_first__40_BIT_33___d742 && DEF__0_CONCAT_normalizer_fifo_stage0_reg_first__40__ETC___d760) ? 32767u : DEF_normalizer_fifo_stage0_reg_first__40_BITS_33_T_ETC___d766;
  DEF_x__h26664 = (tUInt8)1u & ((tUInt8)0u - DEF_normalizer_fifo_stage0_reg_first__40_BIT_18___d744);
  DEF_shift_new__h25712 = (tUInt8)3u & DEF_x__h26664;
  DEF__theResult___snd_snd__h25768 = DEF_normalizer_fifo_stage0_reg_first__40_BIT_18_44_ETC___d749 ? DEF_shift_new__h25712 : (tUInt8)0u;
  DEF_shift_new0__h25271 = DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d747 ? DEF__theResult___snd_snd__h25768 : (tUInt8)0u;
  DEF_x__h26646 = primShiftR32(13u,
			       13u,
			       (tUInt32)(8191u & ((((tUInt32)(DEF_NOT_14_MINUS_normalizer_fifo_stage0_reg_first__ETC___d748)) << 12u) | DEF_normalizer_fifo_stage0_reg_first__40_BITS_17_TO_6___d773)),
			       2u,
			       (tUInt8)(DEF_shift_new0__h25271));
  DEF_stage1_regf_frac__h25292 = (tUInt32)(4095u & DEF_x__h26646);
  DEF_i1__h26758 = (tUInt8)3u & (DEF_shift_new0__h25271 - (tUInt8)2u);
  DEF_i__h26702 = (tUInt8)3u & (DEF_shift_new0__h25271 - (tUInt8)1u);
  DEF_IF_14_MINUS_normalizer_fifo_stage0_reg_first___ETC___d781 = DEF_shift_new0__h25271 == (tUInt8)0u;
  DEF_y__h26752 = primExtract32(32u,
				12u,
				(tUInt32)(DEF_normalizer_fifo_stage0_reg_first__40_BITS_17_TO_6___d773),
				2u,
				(tUInt8)(DEF_i1__h26758),
				2u,
				(tUInt8)0u) == 0u;
  DEF_x__h26688 = DEF__14_MINUS_normalizer_fifo_stage0_reg_first__40__ETC___d747 && DEF_IF_14_MINUS_normalizer_fifo_stage0_reg_first___ETC___d781;
  DEF_normalizer_fifo_stage0_reg_first__40_BITS_37_T_ETC___d800 = 4398046511103llu & (((((((((tUInt64)((tUInt8)(DEF_normalizer_fifo_stage0_reg_first____d740 >> 34u))) << 38u) | (((tUInt64)(DEF_stage1_regf_k_expo__h25291)) << 23u)) | (((tUInt64)(DEF_stage1_regf_frac__h25292)) << 11u)) | (((tUInt64)(DEF_normalizer_fifo_stage0_reg_first__40_BITS_5_TO_2___d745)) << 7u)) | (((tUInt64)(DEF_IF_14_MINUS_normalizer_fifo_stage0_reg_first___ETC___d758)) << 3u)) | (((tUInt64)(DEF_x__h26688)) << 2u)) | (tUInt64)(DEF_IF_14_MINUS_normalizer_fifo_stage0_reg_first___ETC___d781 ? (tUInt8)((tUInt8)3u & DEF_normalizer_fifo_stage0_reg_first____d740) : (tUInt8)3u & ((primExtract8(1u,
																																																																																			   12u,
																																																																																			   (tUInt32)(DEF_normalizer_fifo_stage0_reg_first__40_BITS_17_TO_6___d773),
																																																																																			   2u,
																																																																																			   (tUInt8)(DEF_i__h26702),
																																																																																			   2u,
																																																																																			   (tUInt8)(DEF_i__h26702)) << 1u) | (DEF_shift_new0__h25271 == (tUInt8)1u ? DEF_normalizer_fifo_stage0_reg_first__40_BIT_0_87__ETC___d790 : DEF_normalizer_fifo_stage0_reg_first__40_BIT_0_87__ETC___d790 & DEF_y__h26752))));
  INST_normalizer_fifo_stage0_reg.METH_deq();
  INST_normalizer_fifo_stage1_reg.METH_enq(DEF_normalizer_fifo_stage0_reg_first__40_BITS_37_T_ETC___d800);
}

void MOD_mkPNE_test::RL_normalizer_stage_2()
{
  tUInt32 DEF_normalizer_fifo_stage1_reg_first__04_BITS_41_T_ETC___d889;
  tUInt32 DEF_b__h27499;
  tUInt32 DEF_stage2_regf_k_expo_frac__h26846;
  tUInt32 DEF_y__h27060;
  tUInt32 DEF_x__h27059;
  tUInt32 DEF_y__h27062;
  tUInt8 DEF__theResult____h26827;
  tUInt8 DEF_INV_normalizer_fifo_stage1_reg_first__04_BIT_2_ETC___d826;
  tUInt8 DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d832;
  tUInt8 DEF_NOT_normalizer_fifo_stage1_reg_first__04_BITS__ETC___d824;
  tUInt8 DEF_normalizer_fifo_stage1_reg_first__04_BITS_6_TO_ETC___d823;
  tUInt8 DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d829;
  tUInt8 DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d842;
  tUInt8 DEF_normalizer_fifo_stage1_reg_first__04_BITS_37_T_ETC___d840;
  tUInt8 DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d836;
  tUInt8 DEF_IF_12_MINUS_normalizer_fifo_stage1_reg_first___ETC___d819;
  tUInt8 DEF_NOT_normalizer_fifo_stage1_reg_first__04_BITS__ETC___d860;
  tUInt8 DEF_NOT_normalizer_fifo_stage1_reg_first__04_BIT_1_16___d830;
  tUInt8 DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d815;
  tUInt32 DEF_IF_normalizer_fifo_stage1_reg_first__04_BITS_3_ETC___d858;
  tUInt8 DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d810;
  tUInt8 DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d813;
  tUInt8 DEF_x__h27197;
  tUInt8 DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d818;
  tUInt8 DEF_x__h27297;
  tUInt32 DEF_b__h27043;
  tUInt32 DEF_normalizer_fifo_stage1_reg_first__04_BITS_37_T_ETC___d854;
  tUInt8 DEF_normalizer_fifo_stage1_reg_first__04_BIT_0___d821;
  tUInt8 DEF_normalizer_fifo_stage1_reg_first__04_BIT_1___d816;
  tUInt8 DEF_normalizer_fifo_stage1_reg_first__04_BIT_2___d839;
  tUInt8 DEF_normalizer_fifo_stage1_reg_first__04_BITS_6_TO_3___d809;
  tUInt32 DEF_x__h27067;
  tUInt32 DEF_x__h27061;
  tUInt64 DEF_normalizer_fifo_stage1_reg_first____d804;
  DEF_normalizer_fifo_stage1_reg_first____d804 = INST_normalizer_fifo_stage1_reg.METH_first();
  DEF_x__h27061 = (tUInt32)(32767u & (DEF_normalizer_fifo_stage1_reg_first____d804 >> 23u));
  DEF_x__h27067 = (tUInt32)(4095u & (DEF_normalizer_fifo_stage1_reg_first____d804 >> 11u));
  DEF_normalizer_fifo_stage1_reg_first__04_BITS_6_TO_3___d809 = (tUInt8)((tUInt8)15u & (DEF_normalizer_fifo_stage1_reg_first____d804 >> 3u));
  DEF_normalizer_fifo_stage1_reg_first__04_BIT_2___d839 = (tUInt8)((tUInt8)1u & (DEF_normalizer_fifo_stage1_reg_first____d804 >> 2u));
  DEF_normalizer_fifo_stage1_reg_first__04_BIT_1___d816 = (tUInt8)((tUInt8)1u & (DEF_normalizer_fifo_stage1_reg_first____d804 >> 1u));
  DEF_normalizer_fifo_stage1_reg_first__04_BIT_0___d821 = (tUInt8)((tUInt8)1u & DEF_normalizer_fifo_stage1_reg_first____d804);
  DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d810 = (tUInt8)15u & ((tUInt8)12u - DEF_normalizer_fifo_stage1_reg_first__04_BITS_6_TO_3___d809);
  DEF_x__h27297 = (tUInt8)15u & (DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d810 - (tUInt8)2u);
  DEF_x__h27197 = (tUInt8)15u & (DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d810 - (tUInt8)1u);
  DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d818 = primExtract8(1u,
									       12u,
									       (tUInt32)(DEF_x__h27067),
									       4u,
									       (tUInt8)(DEF_x__h27197),
									       4u,
									       (tUInt8)(DEF_x__h27197));
  DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d813 = primExtract8(1u,
									       12u,
									       (tUInt32)(DEF_x__h27067),
									       4u,
									       (tUInt8)(DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d810),
									       4u,
									       (tUInt8)(DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d810));
  DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d815 = DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d810 == (tUInt8)0u;
  DEF_NOT_normalizer_fifo_stage1_reg_first__04_BIT_1_16___d830 = !DEF_normalizer_fifo_stage1_reg_first__04_BIT_1___d816;
  DEF_NOT_normalizer_fifo_stage1_reg_first__04_BITS__ETC___d860 = !DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d818;
  DEF_IF_12_MINUS_normalizer_fifo_stage1_reg_first___ETC___d819 = DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d815 ? DEF_normalizer_fifo_stage1_reg_first__04_BIT_1___d816 : DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d818;
  DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d836 = primExtract32(32u,
										12u,
										(tUInt32)(DEF_x__h27067),
										4u,
										(tUInt8)(DEF_x__h27297),
										4u,
										(tUInt8)0u) == 0u;
  DEF_normalizer_fifo_stage1_reg_first__04_BITS_37_T_ETC___d840 = DEF_x__h27061 == 32767u;
  DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d842 = DEF_x__h27067 == 0u;
  DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d829 = DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d810 == (tUInt8)1u;
  DEF_normalizer_fifo_stage1_reg_first__04_BITS_6_TO_ETC___d823 = DEF_normalizer_fifo_stage1_reg_first__04_BITS_6_TO_3___d809 == (tUInt8)0u;
  DEF_NOT_normalizer_fifo_stage1_reg_first__04_BITS__ETC___d824 = !DEF_normalizer_fifo_stage1_reg_first__04_BITS_6_TO_ETC___d823;
  DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d832 = DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d810 < (tUInt8)2u;
  DEF_INV_normalizer_fifo_stage1_reg_first__04_BIT_2_ETC___d826 = (tUInt8)1u & ~((tUInt8)((tUInt8)1u & (DEF_normalizer_fifo_stage1_reg_first____d804 >> 23u)));
  DEF__theResult____h26827 = (((!DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d813 && DEF_IF_12_MINUS_normalizer_fifo_stage1_reg_first___ETC___d819) && DEF_normalizer_fifo_stage1_reg_first__04_BIT_0___d821) && (DEF_NOT_normalizer_fifo_stage1_reg_first__04_BITS__ETC___d824 || DEF_INV_normalizer_fifo_stage1_reg_first__04_BIT_2_ETC___d826)) && (DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d815 || ((DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d829 && DEF_NOT_normalizer_fifo_stage1_reg_first__04_BIT_1_16___d830) || (((!DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d832 && DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d836) && DEF_NOT_normalizer_fifo_stage1_reg_first__04_BIT_1_16___d830) || (DEF_normalizer_fifo_stage1_reg_first__04_BIT_2___d839 || (((DEF_normalizer_fifo_stage1_reg_first__04_BITS_37_T_ETC___d840 && DEF_normalizer_fifo_stage1_reg_first__04_BITS_6_TO_ETC___d823) && DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d842) && DEF_NOT_normalizer_fifo_stage1_reg_first__04_BIT_1_16___d830)))));
  DEF_y__h27062 = primShiftR32(15u,
			       15u,
			       (tUInt32)(32767u & ((((tUInt32)((tUInt8)0u)) << 12u) | DEF_x__h27067)),
			       4u,
			       (tUInt8)(DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d810));
  DEF_x__h27059 = 32767u & (DEF_x__h27061 + DEF_y__h27062);
  DEF_y__h27060 = 32767u & ((tUInt32)(DEF__theResult____h26827));
  DEF_b__h27043 = 32767u & (DEF_x__h27059 - DEF_y__h27060);
  INST_normalizer_fifo_stage1_reg.METH_deq();
  DEF_b__h27499 = 32767u & ((tUInt32)(DEF_IF_12_MINUS_normalizer_fifo_stage1_reg_first___ETC___d819));
  DEF_normalizer_fifo_stage1_reg_first__04_BITS_37_T_ETC___d854 = 32767u & (DEF_b__h27043 + DEF_b__h27499);
  DEF_IF_normalizer_fifo_stage1_reg_first__04_BITS_3_ETC___d858 = (tUInt8)(DEF_b__h27043 >> 14u) && !((tUInt8)(DEF_normalizer_fifo_stage1_reg_first__04_BITS_37_T_ETC___d854 >> 14u)) ? 32767u : DEF_normalizer_fifo_stage1_reg_first__04_BITS_37_T_ETC___d854;
  DEF_stage2_regf_k_expo_frac__h26846 = 32767u & (DEF_IF_normalizer_fifo_stage1_reg_first__04_BITS_3_ETC___d858 + (32767u & ((tUInt32)(DEF_IF_normalizer_fifo_stage1_reg_first__04_BITS_3_ETC___d858 == 0u && ((((DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d813 || (DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d815 ? DEF_NOT_normalizer_fifo_stage1_reg_first__04_BIT_1_16___d830 : DEF_NOT_normalizer_fifo_stage1_reg_first__04_BITS__ETC___d860)) || !DEF_normalizer_fifo_stage1_reg_first__04_BIT_0___d821) || (DEF_normalizer_fifo_stage1_reg_first__04_BITS_6_TO_ETC___d823 && !DEF_INV_normalizer_fifo_stage1_reg_first__04_BIT_2_ETC___d826)) || (!DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d815 && ((!DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d829 || DEF_normalizer_fifo_stage1_reg_first__04_BIT_1___d816) && (((DEF__12_MINUS_normalizer_fifo_stage1_reg_first__04__ETC___d832 || !DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d836) || DEF_normalizer_fifo_stage1_reg_first__04_BIT_1___d816) && ((!DEF_normalizer_fifo_stage1_reg_first__04_BIT_2___d839 || DEF_NOT_normalizer_fifo_stage1_reg_first__04_BITS__ETC___d860) && (((!DEF_normalizer_fifo_stage1_reg_first__04_BITS_37_T_ETC___d840 || DEF_NOT_normalizer_fifo_stage1_reg_first__04_BITS__ETC___d824) || !DEF_normalizer_fifo_stage1_reg_first__04_BITS_22_T_ETC___d842) || DEF_normalizer_fifo_stage1_reg_first__04_BIT_1___d816))))))))));
  DEF_normalizer_fifo_stage1_reg_first__04_BITS_41_T_ETC___d889 = 524287u & ((((tUInt32)((tUInt8)(DEF_normalizer_fifo_stage1_reg_first____d804 >> 38u))) << 15u) | DEF_stage2_regf_k_expo_frac__h26846);
  INST_normalizer_fifo_stage2_reg.METH_enq(DEF_normalizer_fifo_stage1_reg_first__04_BITS_41_T_ETC___d889);
}

void MOD_mkPNE_test::RL_normalizer_stage_3()
{
  tUInt32 DEF_normalizer_fifo_stage2_reg_first__93_BIT_15_94_ETC___d905;
  tUInt32 DEF_output_regf_out_posit__h28258;
  tUInt8 DEF_output_regf_nan_flag__h28257;
  tUInt8 DEF_normalizer_fifo_stage2_reg_first__93_BIT_18___d897;
  tUInt32 DEF_a__h28281;
  tUInt32 DEF_normalizer_fifo_stage2_reg_first____d893;
  DEF_normalizer_fifo_stage2_reg_first____d893 = INST_normalizer_fifo_stage2_reg.METH_first();
  DEF_a__h28281 = (tUInt32)(32767u & DEF_normalizer_fifo_stage2_reg_first____d893);
  DEF_normalizer_fifo_stage2_reg_first__93_BIT_18___d897 = (tUInt8)(DEF_normalizer_fifo_stage2_reg_first____d893 >> 18u);
  DEF_output_regf_nan_flag__h28257 = (tUInt8)((tUInt8)1u & (DEF_normalizer_fifo_stage2_reg_first____d893 >> 15u));
  switch ((tUInt8)((tUInt8)3u & (DEF_normalizer_fifo_stage2_reg_first____d893 >> 16u))) {
  case (tUInt8)0u:
    DEF_output_regf_out_posit__h28258 = 65535u & ((((tUInt32)(DEF_normalizer_fifo_stage2_reg_first__93_BIT_18___d897)) << 15u) | (DEF_normalizer_fifo_stage2_reg_first__93_BIT_18___d897 ? 32767u & (0u - DEF_a__h28281) : DEF_a__h28281));
    break;
  case (tUInt8)1u:
    DEF_output_regf_out_posit__h28258 = 32768u;
    break;
  default:
    DEF_output_regf_out_posit__h28258 = 0u;
  }
  DEF_normalizer_fifo_stage2_reg_first__93_BIT_15_94_ETC___d905 = 131071u & ((((tUInt32)(DEF_output_regf_nan_flag__h28257)) << 16u) | DEF_output_regf_out_posit__h28258);
  INST_normalizer_fifo_stage2_reg.METH_deq();
  INST_normalizer_fifo_output_reg.METH_enq(DEF_normalizer_fifo_stage2_reg_first__93_BIT_15_94_ETC___d905);
}

void MOD_mkPNE_test::RL_rl_in()
{
  tUInt32 DEF_in_posit2_posit_inp__h28409;
  tUInt32 DEF_in_posit1_posit_inp__h28366;
  tUInt32 DEF_ffI_first____d911;
  DEF_ffI_first____d911 = INST_ffI.METH_first();
  DEF_in_posit1_posit_inp__h28366 = (tUInt32)(DEF_ffI_first____d911 >> 16u);
  DEF_in_posit2_posit_inp__h28409 = (tUInt32)(65535u & DEF_ffI_first____d911);
  INST_extracter1_fifo_input_reg.METH_enq(DEF_in_posit1_posit_inp__h28366);
  INST_extracter2_fifo_input_reg.METH_enq(DEF_in_posit2_posit_inp__h28409);
  INST_ffI.METH_deq();
}

void MOD_mkPNE_test::RL_rl_connect0()
{
  tUInt64 DEF_extracter1_fifo_output_reg_first__19_BIT_18_20_ETC___d929;
  tUInt8 DEF_x__h28567;
  tUInt8 DEF_x__h28541;
  tUInt32 DEF_extracter1_fifo_output_reg_first____d919;
  tUInt32 DEF_extracter2_fifo_output_reg_first____d923;
  DEF_extracter2_fifo_output_reg_first____d923 = INST_extracter2_fifo_output_reg.METH_first();
  DEF_extracter1_fifo_output_reg_first____d919 = INST_extracter1_fifo_output_reg.METH_first();
  DEF_x__h28541 = (tUInt8)((tUInt8)1u & (DEF_extracter1_fifo_output_reg_first____d919 >> 18u));
  DEF_x__h28567 = (tUInt8)((tUInt8)1u & (DEF_extracter2_fifo_output_reg_first____d923 >> 18u));
  DEF_extracter1_fifo_output_reg_first__19_BIT_18_20_ETC___d929 = 17592186044415llu & ((((((((((tUInt64)(DEF_x__h28541)) << 43u) | (((tUInt64)((tUInt8)0u)) << 42u)) | (((tUInt64)((tUInt8)(DEF_extracter1_fifo_output_reg_first____d919 >> 19u))) << 40u)) | (((tUInt64)((tUInt32)(262143u & DEF_extracter1_fifo_output_reg_first____d919))) << 22u)) | (((tUInt64)(DEF_x__h28567)) << 21u)) | (((tUInt64)((tUInt8)0u)) << 20u)) | (((tUInt64)((tUInt8)(DEF_extracter2_fifo_output_reg_first____d923 >> 19u))) << 18u)) | (tUInt64)((tUInt32)(262143u & DEF_extracter2_fifo_output_reg_first____d923)));
  INST_extracter1_fifo_output_reg.METH_deq();
  INST_extracter2_fifo_output_reg.METH_deq();
  INST_adder1_fifo_input_reg.METH_enq(DEF_extracter1_fifo_output_reg_first__19_BIT_18_20_ETC___d929);
}

void MOD_mkPNE_test::RL_rl_connect2()
{
  tUInt32 DEF_adder1_fifo_output_reg_first____d933;
  DEF_adder1_fifo_output_reg_first____d933 = INST_adder1_fifo_output_reg.METH_first();
  INST_adder1_fifo_output_reg.METH_deq();
  INST_normalizer_fifo_input_reg.METH_enq(DEF_adder1_fifo_output_reg_first____d933);
}

void MOD_mkPNE_test::RL_rl_out()
{
  tUInt32 DEF_normalizer_fifo_output_reg_first____d937;
  DEF_normalizer_fifo_output_reg_first____d937 = INST_normalizer_fifo_output_reg.METH_first();
  INST_normalizer_fifo_output_reg.METH_deq();
  INST_ffO.METH_enq(DEF_normalizer_fifo_output_reg_first____d937);
}


/* Methods */

void MOD_mkPNE_test::METH_compute_request_put(tUInt32 ARG_compute_request_put)
{
  PORT_EN_compute_request_put = (tUInt8)1u;
  DEF_WILL_FIRE_compute_request_put = (tUInt8)1u;
  PORT_compute_request_put = ARG_compute_request_put;
  INST_ffI.METH_enq(ARG_compute_request_put);
}

tUInt8 MOD_mkPNE_test::METH_RDY_compute_request_put()
{
  DEF_CAN_FIRE_compute_request_put = INST_ffI.METH_i_notFull();
  PORT_RDY_compute_request_put = DEF_CAN_FIRE_compute_request_put;
  return PORT_RDY_compute_request_put;
}

tUInt32 MOD_mkPNE_test::METH_compute_response_get()
{
  tUInt32 DEF_compute_response_get__avValue1;
  PORT_EN_compute_response_get = (tUInt8)1u;
  DEF_WILL_FIRE_compute_response_get = (tUInt8)1u;
  DEF_compute_response_get__avValue1 = INST_ffO.METH_first();
  PORT_compute_response_get = DEF_compute_response_get__avValue1;
  INST_ffO.METH_deq();
  return PORT_compute_response_get;
}

tUInt8 MOD_mkPNE_test::METH_RDY_compute_response_get()
{
  DEF_CAN_FIRE_compute_response_get = INST_ffO.METH_i_notEmpty();
  PORT_RDY_compute_response_get = DEF_CAN_FIRE_compute_response_get;
  return PORT_RDY_compute_response_get;
}


/* Reset routines */

void MOD_mkPNE_test::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_normalizer_fifo_stage2_reg.reset_RST(ARG_rst_in);
  INST_normalizer_fifo_stage1_reg.reset_RST(ARG_rst_in);
  INST_normalizer_fifo_stage0_reg.reset_RST(ARG_rst_in);
  INST_normalizer_fifo_output_reg.reset_RST(ARG_rst_in);
  INST_normalizer_fifo_input_reg.reset_RST(ARG_rst_in);
  INST_ffm.reset_RST(ARG_rst_in);
  INST_ffO.reset_RST(ARG_rst_in);
  INST_ffI.reset_RST(ARG_rst_in);
  INST_extracter2_fifo_stage2_reg.reset_RST(ARG_rst_in);
  INST_extracter2_fifo_stage1_reg.reset_RST(ARG_rst_in);
  INST_extracter2_fifo_stage0_reg.reset_RST(ARG_rst_in);
  INST_extracter2_fifo_output_reg.reset_RST(ARG_rst_in);
  INST_extracter2_fifo_input_reg.reset_RST(ARG_rst_in);
  INST_extracter1_fifo_stage2_reg.reset_RST(ARG_rst_in);
  INST_extracter1_fifo_stage1_reg.reset_RST(ARG_rst_in);
  INST_extracter1_fifo_stage0_reg.reset_RST(ARG_rst_in);
  INST_extracter1_fifo_output_reg.reset_RST(ARG_rst_in);
  INST_extracter1_fifo_input_reg.reset_RST(ARG_rst_in);
  INST_adder1_fifo_stage1_reg.reset_RST(ARG_rst_in);
  INST_adder1_fifo_stage0_reg.reset_RST(ARG_rst_in);
  INST_adder1_fifo_output_reg.reset_RST(ARG_rst_in);
  INST_adder1_fifo_input_reg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkPNE_test::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkPNE_test::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_adder1_fifo_input_reg.dump_state(indent + 2u);
  INST_adder1_fifo_output_reg.dump_state(indent + 2u);
  INST_adder1_fifo_stage0_reg.dump_state(indent + 2u);
  INST_adder1_fifo_stage1_reg.dump_state(indent + 2u);
  INST_extracter1_fifo_input_reg.dump_state(indent + 2u);
  INST_extracter1_fifo_output_reg.dump_state(indent + 2u);
  INST_extracter1_fifo_stage0_reg.dump_state(indent + 2u);
  INST_extracter1_fifo_stage1_reg.dump_state(indent + 2u);
  INST_extracter1_fifo_stage2_reg.dump_state(indent + 2u);
  INST_extracter2_fifo_input_reg.dump_state(indent + 2u);
  INST_extracter2_fifo_output_reg.dump_state(indent + 2u);
  INST_extracter2_fifo_stage0_reg.dump_state(indent + 2u);
  INST_extracter2_fifo_stage1_reg.dump_state(indent + 2u);
  INST_extracter2_fifo_stage2_reg.dump_state(indent + 2u);
  INST_ffI.dump_state(indent + 2u);
  INST_ffO.dump_state(indent + 2u);
  INST_ffm.dump_state(indent + 2u);
  INST_normalizer_fifo_input_reg.dump_state(indent + 2u);
  INST_normalizer_fifo_output_reg.dump_state(indent + 2u);
  INST_normalizer_fifo_stage0_reg.dump_state(indent + 2u);
  INST_normalizer_fifo_stage1_reg.dump_state(indent + 2u);
  INST_normalizer_fifo_stage2_reg.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkPNE_test::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 73u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_adder1_stage_0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_adder1_stage_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_adder1_stage_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_extracter1_stage_0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_extracter1_stage_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_extracter1_stage_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_extracter1_stage_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_extracter2_stage_0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_extracter2_stage_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_extracter2_stage_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_extracter2_stage_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_normalizer_stage_0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_normalizer_stage_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_normalizer_stage_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_normalizer_stage_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rl_connect0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rl_connect2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rl_in", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rl_out", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_compute_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_compute_response_get", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_adder1_stage_0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_adder1_stage_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_adder1_stage_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_extracter1_stage_0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_extracter1_stage_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_extracter1_stage_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_extracter1_stage_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_extracter2_stage_0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_extracter2_stage_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_extracter2_stage_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_extracter2_stage_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_normalizer_stage_0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_normalizer_stage_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_normalizer_stage_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_normalizer_stage_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rl_connect0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rl_connect2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rl_in", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rl_out", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_compute_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_compute_response_get", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d464", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder1_fifo_stage0_reg_first____d468", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_compute_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_compute_response_get", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_compute_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_compute_response_get", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "compute_request_put", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "compute_response_get", 17u);
  num = INST_adder1_fifo_input_reg.dump_VCD_defs(num);
  num = INST_adder1_fifo_output_reg.dump_VCD_defs(num);
  num = INST_adder1_fifo_stage0_reg.dump_VCD_defs(num);
  num = INST_adder1_fifo_stage1_reg.dump_VCD_defs(num);
  num = INST_extracter1_fifo_input_reg.dump_VCD_defs(num);
  num = INST_extracter1_fifo_output_reg.dump_VCD_defs(num);
  num = INST_extracter1_fifo_stage0_reg.dump_VCD_defs(num);
  num = INST_extracter1_fifo_stage1_reg.dump_VCD_defs(num);
  num = INST_extracter1_fifo_stage2_reg.dump_VCD_defs(num);
  num = INST_extracter2_fifo_input_reg.dump_VCD_defs(num);
  num = INST_extracter2_fifo_output_reg.dump_VCD_defs(num);
  num = INST_extracter2_fifo_stage0_reg.dump_VCD_defs(num);
  num = INST_extracter2_fifo_stage1_reg.dump_VCD_defs(num);
  num = INST_extracter2_fifo_stage2_reg.dump_VCD_defs(num);
  num = INST_ffI.dump_VCD_defs(num);
  num = INST_ffO.dump_VCD_defs(num);
  num = INST_ffm.dump_VCD_defs(num);
  num = INST_normalizer_fifo_input_reg.dump_VCD_defs(num);
  num = INST_normalizer_fifo_output_reg.dump_VCD_defs(num);
  num = INST_normalizer_fifo_stage0_reg.dump_VCD_defs(num);
  num = INST_normalizer_fifo_stage1_reg.dump_VCD_defs(num);
  num = INST_normalizer_fifo_stage2_reg.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkPNE_test::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkPNE_test &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkPNE_test::vcd_defs(tVCDDumpType dt, MOD_mkPNE_test &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 17u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_adder1_stage_0) != DEF_CAN_FIRE_RL_adder1_stage_0)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_adder1_stage_0, 1u);
	backing.DEF_CAN_FIRE_RL_adder1_stage_0 = DEF_CAN_FIRE_RL_adder1_stage_0;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_adder1_stage_1) != DEF_CAN_FIRE_RL_adder1_stage_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_adder1_stage_1, 1u);
	backing.DEF_CAN_FIRE_RL_adder1_stage_1 = DEF_CAN_FIRE_RL_adder1_stage_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_adder1_stage_2) != DEF_CAN_FIRE_RL_adder1_stage_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_adder1_stage_2, 1u);
	backing.DEF_CAN_FIRE_RL_adder1_stage_2 = DEF_CAN_FIRE_RL_adder1_stage_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_extracter1_stage_0) != DEF_CAN_FIRE_RL_extracter1_stage_0)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_extracter1_stage_0, 1u);
	backing.DEF_CAN_FIRE_RL_extracter1_stage_0 = DEF_CAN_FIRE_RL_extracter1_stage_0;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_extracter1_stage_1) != DEF_CAN_FIRE_RL_extracter1_stage_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_extracter1_stage_1, 1u);
	backing.DEF_CAN_FIRE_RL_extracter1_stage_1 = DEF_CAN_FIRE_RL_extracter1_stage_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_extracter1_stage_2) != DEF_CAN_FIRE_RL_extracter1_stage_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_extracter1_stage_2, 1u);
	backing.DEF_CAN_FIRE_RL_extracter1_stage_2 = DEF_CAN_FIRE_RL_extracter1_stage_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_extracter1_stage_3) != DEF_CAN_FIRE_RL_extracter1_stage_3)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_extracter1_stage_3, 1u);
	backing.DEF_CAN_FIRE_RL_extracter1_stage_3 = DEF_CAN_FIRE_RL_extracter1_stage_3;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_extracter2_stage_0) != DEF_CAN_FIRE_RL_extracter2_stage_0)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_extracter2_stage_0, 1u);
	backing.DEF_CAN_FIRE_RL_extracter2_stage_0 = DEF_CAN_FIRE_RL_extracter2_stage_0;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_extracter2_stage_1) != DEF_CAN_FIRE_RL_extracter2_stage_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_extracter2_stage_1, 1u);
	backing.DEF_CAN_FIRE_RL_extracter2_stage_1 = DEF_CAN_FIRE_RL_extracter2_stage_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_extracter2_stage_2) != DEF_CAN_FIRE_RL_extracter2_stage_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_extracter2_stage_2, 1u);
	backing.DEF_CAN_FIRE_RL_extracter2_stage_2 = DEF_CAN_FIRE_RL_extracter2_stage_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_extracter2_stage_3) != DEF_CAN_FIRE_RL_extracter2_stage_3)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_extracter2_stage_3, 1u);
	backing.DEF_CAN_FIRE_RL_extracter2_stage_3 = DEF_CAN_FIRE_RL_extracter2_stage_3;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_normalizer_stage_0) != DEF_CAN_FIRE_RL_normalizer_stage_0)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_normalizer_stage_0, 1u);
	backing.DEF_CAN_FIRE_RL_normalizer_stage_0 = DEF_CAN_FIRE_RL_normalizer_stage_0;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_normalizer_stage_1) != DEF_CAN_FIRE_RL_normalizer_stage_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_normalizer_stage_1, 1u);
	backing.DEF_CAN_FIRE_RL_normalizer_stage_1 = DEF_CAN_FIRE_RL_normalizer_stage_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_normalizer_stage_2) != DEF_CAN_FIRE_RL_normalizer_stage_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_normalizer_stage_2, 1u);
	backing.DEF_CAN_FIRE_RL_normalizer_stage_2 = DEF_CAN_FIRE_RL_normalizer_stage_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_normalizer_stage_3) != DEF_CAN_FIRE_RL_normalizer_stage_3)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_normalizer_stage_3, 1u);
	backing.DEF_CAN_FIRE_RL_normalizer_stage_3 = DEF_CAN_FIRE_RL_normalizer_stage_3;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rl_connect0) != DEF_CAN_FIRE_RL_rl_connect0)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rl_connect0, 1u);
	backing.DEF_CAN_FIRE_RL_rl_connect0 = DEF_CAN_FIRE_RL_rl_connect0;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rl_connect2) != DEF_CAN_FIRE_RL_rl_connect2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rl_connect2, 1u);
	backing.DEF_CAN_FIRE_RL_rl_connect2 = DEF_CAN_FIRE_RL_rl_connect2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rl_in) != DEF_CAN_FIRE_RL_rl_in)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rl_in, 1u);
	backing.DEF_CAN_FIRE_RL_rl_in = DEF_CAN_FIRE_RL_rl_in;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rl_out) != DEF_CAN_FIRE_RL_rl_out)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rl_out, 1u);
	backing.DEF_CAN_FIRE_RL_rl_out = DEF_CAN_FIRE_RL_rl_out;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_compute_request_put) != DEF_CAN_FIRE_compute_request_put)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_compute_request_put, 1u);
	backing.DEF_CAN_FIRE_compute_request_put = DEF_CAN_FIRE_compute_request_put;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_compute_response_get) != DEF_CAN_FIRE_compute_response_get)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_compute_response_get, 1u);
	backing.DEF_CAN_FIRE_compute_response_get = DEF_CAN_FIRE_compute_response_get;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_adder1_stage_0) != DEF_WILL_FIRE_RL_adder1_stage_0)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_adder1_stage_0, 1u);
	backing.DEF_WILL_FIRE_RL_adder1_stage_0 = DEF_WILL_FIRE_RL_adder1_stage_0;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_adder1_stage_1) != DEF_WILL_FIRE_RL_adder1_stage_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_adder1_stage_1, 1u);
	backing.DEF_WILL_FIRE_RL_adder1_stage_1 = DEF_WILL_FIRE_RL_adder1_stage_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_adder1_stage_2) != DEF_WILL_FIRE_RL_adder1_stage_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_adder1_stage_2, 1u);
	backing.DEF_WILL_FIRE_RL_adder1_stage_2 = DEF_WILL_FIRE_RL_adder1_stage_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_extracter1_stage_0) != DEF_WILL_FIRE_RL_extracter1_stage_0)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_extracter1_stage_0, 1u);
	backing.DEF_WILL_FIRE_RL_extracter1_stage_0 = DEF_WILL_FIRE_RL_extracter1_stage_0;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_extracter1_stage_1) != DEF_WILL_FIRE_RL_extracter1_stage_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_extracter1_stage_1, 1u);
	backing.DEF_WILL_FIRE_RL_extracter1_stage_1 = DEF_WILL_FIRE_RL_extracter1_stage_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_extracter1_stage_2) != DEF_WILL_FIRE_RL_extracter1_stage_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_extracter1_stage_2, 1u);
	backing.DEF_WILL_FIRE_RL_extracter1_stage_2 = DEF_WILL_FIRE_RL_extracter1_stage_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_extracter1_stage_3) != DEF_WILL_FIRE_RL_extracter1_stage_3)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_extracter1_stage_3, 1u);
	backing.DEF_WILL_FIRE_RL_extracter1_stage_3 = DEF_WILL_FIRE_RL_extracter1_stage_3;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_extracter2_stage_0) != DEF_WILL_FIRE_RL_extracter2_stage_0)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_extracter2_stage_0, 1u);
	backing.DEF_WILL_FIRE_RL_extracter2_stage_0 = DEF_WILL_FIRE_RL_extracter2_stage_0;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_extracter2_stage_1) != DEF_WILL_FIRE_RL_extracter2_stage_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_extracter2_stage_1, 1u);
	backing.DEF_WILL_FIRE_RL_extracter2_stage_1 = DEF_WILL_FIRE_RL_extracter2_stage_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_extracter2_stage_2) != DEF_WILL_FIRE_RL_extracter2_stage_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_extracter2_stage_2, 1u);
	backing.DEF_WILL_FIRE_RL_extracter2_stage_2 = DEF_WILL_FIRE_RL_extracter2_stage_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_extracter2_stage_3) != DEF_WILL_FIRE_RL_extracter2_stage_3)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_extracter2_stage_3, 1u);
	backing.DEF_WILL_FIRE_RL_extracter2_stage_3 = DEF_WILL_FIRE_RL_extracter2_stage_3;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_normalizer_stage_0) != DEF_WILL_FIRE_RL_normalizer_stage_0)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_normalizer_stage_0, 1u);
	backing.DEF_WILL_FIRE_RL_normalizer_stage_0 = DEF_WILL_FIRE_RL_normalizer_stage_0;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_normalizer_stage_1) != DEF_WILL_FIRE_RL_normalizer_stage_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_normalizer_stage_1, 1u);
	backing.DEF_WILL_FIRE_RL_normalizer_stage_1 = DEF_WILL_FIRE_RL_normalizer_stage_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_normalizer_stage_2) != DEF_WILL_FIRE_RL_normalizer_stage_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_normalizer_stage_2, 1u);
	backing.DEF_WILL_FIRE_RL_normalizer_stage_2 = DEF_WILL_FIRE_RL_normalizer_stage_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_normalizer_stage_3) != DEF_WILL_FIRE_RL_normalizer_stage_3)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_normalizer_stage_3, 1u);
	backing.DEF_WILL_FIRE_RL_normalizer_stage_3 = DEF_WILL_FIRE_RL_normalizer_stage_3;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rl_connect0) != DEF_WILL_FIRE_RL_rl_connect0)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rl_connect0, 1u);
	backing.DEF_WILL_FIRE_RL_rl_connect0 = DEF_WILL_FIRE_RL_rl_connect0;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rl_connect2) != DEF_WILL_FIRE_RL_rl_connect2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rl_connect2, 1u);
	backing.DEF_WILL_FIRE_RL_rl_connect2 = DEF_WILL_FIRE_RL_rl_connect2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rl_in) != DEF_WILL_FIRE_RL_rl_in)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rl_in, 1u);
	backing.DEF_WILL_FIRE_RL_rl_in = DEF_WILL_FIRE_RL_rl_in;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rl_out) != DEF_WILL_FIRE_RL_rl_out)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rl_out, 1u);
	backing.DEF_WILL_FIRE_RL_rl_out = DEF_WILL_FIRE_RL_rl_out;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_compute_request_put) != DEF_WILL_FIRE_compute_request_put)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_compute_request_put, 1u);
	backing.DEF_WILL_FIRE_compute_request_put = DEF_WILL_FIRE_compute_request_put;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_compute_response_get) != DEF_WILL_FIRE_compute_response_get)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_compute_response_get, 1u);
	backing.DEF_WILL_FIRE_compute_response_get = DEF_WILL_FIRE_compute_response_get;
      }
      ++num;
      if ((backing.DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d464) != DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d464)
      {
	vcd_write_val(sim_hdl, num, DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d464, 67u);
	backing.DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d464 = DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d464;
      }
      ++num;
      if ((backing.DEF_adder1_fifo_stage0_reg_first____d468) != DEF_adder1_fifo_stage0_reg_first____d468)
      {
	vcd_write_val(sim_hdl, num, DEF_adder1_fifo_stage0_reg_first____d468, 67u);
	backing.DEF_adder1_fifo_stage0_reg_first____d468 = DEF_adder1_fifo_stage0_reg_first____d468;
      }
      ++num;
      if ((backing.PORT_EN_compute_request_put) != PORT_EN_compute_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_compute_request_put, 1u);
	backing.PORT_EN_compute_request_put = PORT_EN_compute_request_put;
      }
      ++num;
      if ((backing.PORT_EN_compute_response_get) != PORT_EN_compute_response_get)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_compute_response_get, 1u);
	backing.PORT_EN_compute_response_get = PORT_EN_compute_response_get;
      }
      ++num;
      if ((backing.PORT_RDY_compute_request_put) != PORT_RDY_compute_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_compute_request_put, 1u);
	backing.PORT_RDY_compute_request_put = PORT_RDY_compute_request_put;
      }
      ++num;
      if ((backing.PORT_RDY_compute_response_get) != PORT_RDY_compute_response_get)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_compute_response_get, 1u);
	backing.PORT_RDY_compute_response_get = PORT_RDY_compute_response_get;
      }
      ++num;
      if ((backing.PORT_compute_request_put) != PORT_compute_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_compute_request_put, 32u);
	backing.PORT_compute_request_put = PORT_compute_request_put;
      }
      ++num;
      if ((backing.PORT_compute_response_get) != PORT_compute_response_get)
      {
	vcd_write_val(sim_hdl, num, PORT_compute_response_get, 17u);
	backing.PORT_compute_response_get = PORT_compute_response_get;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_adder1_stage_0, 1u);
      backing.DEF_CAN_FIRE_RL_adder1_stage_0 = DEF_CAN_FIRE_RL_adder1_stage_0;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_adder1_stage_1, 1u);
      backing.DEF_CAN_FIRE_RL_adder1_stage_1 = DEF_CAN_FIRE_RL_adder1_stage_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_adder1_stage_2, 1u);
      backing.DEF_CAN_FIRE_RL_adder1_stage_2 = DEF_CAN_FIRE_RL_adder1_stage_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_extracter1_stage_0, 1u);
      backing.DEF_CAN_FIRE_RL_extracter1_stage_0 = DEF_CAN_FIRE_RL_extracter1_stage_0;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_extracter1_stage_1, 1u);
      backing.DEF_CAN_FIRE_RL_extracter1_stage_1 = DEF_CAN_FIRE_RL_extracter1_stage_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_extracter1_stage_2, 1u);
      backing.DEF_CAN_FIRE_RL_extracter1_stage_2 = DEF_CAN_FIRE_RL_extracter1_stage_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_extracter1_stage_3, 1u);
      backing.DEF_CAN_FIRE_RL_extracter1_stage_3 = DEF_CAN_FIRE_RL_extracter1_stage_3;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_extracter2_stage_0, 1u);
      backing.DEF_CAN_FIRE_RL_extracter2_stage_0 = DEF_CAN_FIRE_RL_extracter2_stage_0;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_extracter2_stage_1, 1u);
      backing.DEF_CAN_FIRE_RL_extracter2_stage_1 = DEF_CAN_FIRE_RL_extracter2_stage_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_extracter2_stage_2, 1u);
      backing.DEF_CAN_FIRE_RL_extracter2_stage_2 = DEF_CAN_FIRE_RL_extracter2_stage_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_extracter2_stage_3, 1u);
      backing.DEF_CAN_FIRE_RL_extracter2_stage_3 = DEF_CAN_FIRE_RL_extracter2_stage_3;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_normalizer_stage_0, 1u);
      backing.DEF_CAN_FIRE_RL_normalizer_stage_0 = DEF_CAN_FIRE_RL_normalizer_stage_0;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_normalizer_stage_1, 1u);
      backing.DEF_CAN_FIRE_RL_normalizer_stage_1 = DEF_CAN_FIRE_RL_normalizer_stage_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_normalizer_stage_2, 1u);
      backing.DEF_CAN_FIRE_RL_normalizer_stage_2 = DEF_CAN_FIRE_RL_normalizer_stage_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_normalizer_stage_3, 1u);
      backing.DEF_CAN_FIRE_RL_normalizer_stage_3 = DEF_CAN_FIRE_RL_normalizer_stage_3;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rl_connect0, 1u);
      backing.DEF_CAN_FIRE_RL_rl_connect0 = DEF_CAN_FIRE_RL_rl_connect0;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rl_connect2, 1u);
      backing.DEF_CAN_FIRE_RL_rl_connect2 = DEF_CAN_FIRE_RL_rl_connect2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rl_in, 1u);
      backing.DEF_CAN_FIRE_RL_rl_in = DEF_CAN_FIRE_RL_rl_in;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rl_out, 1u);
      backing.DEF_CAN_FIRE_RL_rl_out = DEF_CAN_FIRE_RL_rl_out;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_compute_request_put, 1u);
      backing.DEF_CAN_FIRE_compute_request_put = DEF_CAN_FIRE_compute_request_put;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_compute_response_get, 1u);
      backing.DEF_CAN_FIRE_compute_response_get = DEF_CAN_FIRE_compute_response_get;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_adder1_stage_0, 1u);
      backing.DEF_WILL_FIRE_RL_adder1_stage_0 = DEF_WILL_FIRE_RL_adder1_stage_0;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_adder1_stage_1, 1u);
      backing.DEF_WILL_FIRE_RL_adder1_stage_1 = DEF_WILL_FIRE_RL_adder1_stage_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_adder1_stage_2, 1u);
      backing.DEF_WILL_FIRE_RL_adder1_stage_2 = DEF_WILL_FIRE_RL_adder1_stage_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_extracter1_stage_0, 1u);
      backing.DEF_WILL_FIRE_RL_extracter1_stage_0 = DEF_WILL_FIRE_RL_extracter1_stage_0;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_extracter1_stage_1, 1u);
      backing.DEF_WILL_FIRE_RL_extracter1_stage_1 = DEF_WILL_FIRE_RL_extracter1_stage_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_extracter1_stage_2, 1u);
      backing.DEF_WILL_FIRE_RL_extracter1_stage_2 = DEF_WILL_FIRE_RL_extracter1_stage_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_extracter1_stage_3, 1u);
      backing.DEF_WILL_FIRE_RL_extracter1_stage_3 = DEF_WILL_FIRE_RL_extracter1_stage_3;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_extracter2_stage_0, 1u);
      backing.DEF_WILL_FIRE_RL_extracter2_stage_0 = DEF_WILL_FIRE_RL_extracter2_stage_0;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_extracter2_stage_1, 1u);
      backing.DEF_WILL_FIRE_RL_extracter2_stage_1 = DEF_WILL_FIRE_RL_extracter2_stage_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_extracter2_stage_2, 1u);
      backing.DEF_WILL_FIRE_RL_extracter2_stage_2 = DEF_WILL_FIRE_RL_extracter2_stage_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_extracter2_stage_3, 1u);
      backing.DEF_WILL_FIRE_RL_extracter2_stage_3 = DEF_WILL_FIRE_RL_extracter2_stage_3;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_normalizer_stage_0, 1u);
      backing.DEF_WILL_FIRE_RL_normalizer_stage_0 = DEF_WILL_FIRE_RL_normalizer_stage_0;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_normalizer_stage_1, 1u);
      backing.DEF_WILL_FIRE_RL_normalizer_stage_1 = DEF_WILL_FIRE_RL_normalizer_stage_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_normalizer_stage_2, 1u);
      backing.DEF_WILL_FIRE_RL_normalizer_stage_2 = DEF_WILL_FIRE_RL_normalizer_stage_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_normalizer_stage_3, 1u);
      backing.DEF_WILL_FIRE_RL_normalizer_stage_3 = DEF_WILL_FIRE_RL_normalizer_stage_3;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rl_connect0, 1u);
      backing.DEF_WILL_FIRE_RL_rl_connect0 = DEF_WILL_FIRE_RL_rl_connect0;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rl_connect2, 1u);
      backing.DEF_WILL_FIRE_RL_rl_connect2 = DEF_WILL_FIRE_RL_rl_connect2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rl_in, 1u);
      backing.DEF_WILL_FIRE_RL_rl_in = DEF_WILL_FIRE_RL_rl_in;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rl_out, 1u);
      backing.DEF_WILL_FIRE_RL_rl_out = DEF_WILL_FIRE_RL_rl_out;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_compute_request_put, 1u);
      backing.DEF_WILL_FIRE_compute_request_put = DEF_WILL_FIRE_compute_request_put;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_compute_response_get, 1u);
      backing.DEF_WILL_FIRE_compute_response_get = DEF_WILL_FIRE_compute_response_get;
      vcd_write_val(sim_hdl, num++, DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d464, 67u);
      backing.DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d464 = DEF_adder1_fifo_input_reg_first__36_BITS_41_TO_40__ETC___d464;
      vcd_write_val(sim_hdl, num++, DEF_adder1_fifo_stage0_reg_first____d468, 67u);
      backing.DEF_adder1_fifo_stage0_reg_first____d468 = DEF_adder1_fifo_stage0_reg_first____d468;
      vcd_write_val(sim_hdl, num++, PORT_EN_compute_request_put, 1u);
      backing.PORT_EN_compute_request_put = PORT_EN_compute_request_put;
      vcd_write_val(sim_hdl, num++, PORT_EN_compute_response_get, 1u);
      backing.PORT_EN_compute_response_get = PORT_EN_compute_response_get;
      vcd_write_val(sim_hdl, num++, PORT_RDY_compute_request_put, 1u);
      backing.PORT_RDY_compute_request_put = PORT_RDY_compute_request_put;
      vcd_write_val(sim_hdl, num++, PORT_RDY_compute_response_get, 1u);
      backing.PORT_RDY_compute_response_get = PORT_RDY_compute_response_get;
      vcd_write_val(sim_hdl, num++, PORT_compute_request_put, 32u);
      backing.PORT_compute_request_put = PORT_compute_request_put;
      vcd_write_val(sim_hdl, num++, PORT_compute_response_get, 17u);
      backing.PORT_compute_response_get = PORT_compute_response_get;
    }
}

void MOD_mkPNE_test::vcd_prims(tVCDDumpType dt, MOD_mkPNE_test &backing)
{
  INST_adder1_fifo_input_reg.dump_VCD(dt, backing.INST_adder1_fifo_input_reg);
  INST_adder1_fifo_output_reg.dump_VCD(dt, backing.INST_adder1_fifo_output_reg);
  INST_adder1_fifo_stage0_reg.dump_VCD(dt, backing.INST_adder1_fifo_stage0_reg);
  INST_adder1_fifo_stage1_reg.dump_VCD(dt, backing.INST_adder1_fifo_stage1_reg);
  INST_extracter1_fifo_input_reg.dump_VCD(dt, backing.INST_extracter1_fifo_input_reg);
  INST_extracter1_fifo_output_reg.dump_VCD(dt, backing.INST_extracter1_fifo_output_reg);
  INST_extracter1_fifo_stage0_reg.dump_VCD(dt, backing.INST_extracter1_fifo_stage0_reg);
  INST_extracter1_fifo_stage1_reg.dump_VCD(dt, backing.INST_extracter1_fifo_stage1_reg);
  INST_extracter1_fifo_stage2_reg.dump_VCD(dt, backing.INST_extracter1_fifo_stage2_reg);
  INST_extracter2_fifo_input_reg.dump_VCD(dt, backing.INST_extracter2_fifo_input_reg);
  INST_extracter2_fifo_output_reg.dump_VCD(dt, backing.INST_extracter2_fifo_output_reg);
  INST_extracter2_fifo_stage0_reg.dump_VCD(dt, backing.INST_extracter2_fifo_stage0_reg);
  INST_extracter2_fifo_stage1_reg.dump_VCD(dt, backing.INST_extracter2_fifo_stage1_reg);
  INST_extracter2_fifo_stage2_reg.dump_VCD(dt, backing.INST_extracter2_fifo_stage2_reg);
  INST_ffI.dump_VCD(dt, backing.INST_ffI);
  INST_ffO.dump_VCD(dt, backing.INST_ffO);
  INST_ffm.dump_VCD(dt, backing.INST_ffm);
  INST_normalizer_fifo_input_reg.dump_VCD(dt, backing.INST_normalizer_fifo_input_reg);
  INST_normalizer_fifo_output_reg.dump_VCD(dt, backing.INST_normalizer_fifo_output_reg);
  INST_normalizer_fifo_stage0_reg.dump_VCD(dt, backing.INST_normalizer_fifo_stage0_reg);
  INST_normalizer_fifo_stage1_reg.dump_VCD(dt, backing.INST_normalizer_fifo_stage1_reg);
  INST_normalizer_fifo_stage2_reg.dump_VCD(dt, backing.INST_normalizer_fifo_stage2_reg);
}
