<stg><name>ff_snow_horizontal_compose97i</name>


<trans_list>

<trans id="242" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="8" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="14" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="14" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="18" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="19" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %width_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %width) nounwind

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln18 = add nsw i32 1, %width_read

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %trunc_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln18, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="31">
<![CDATA[
:11  %sext_ln21 = sext i31 %trunc_ln to i64

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %b_addr_1 = getelementptr [1000 x i32]* %b, i64 0, i64 %sext_ln21

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="10">
<![CDATA[
:13  %b_load_1 = load i32* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %trunc_ln2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %width_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %trunc_ln23_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %width_read, i32 1, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %width_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:25  %icmp = icmp sgt i30 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
:26  %x = select i1 %icmp, i30 %trunc_ln23_1, i30 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %b_addr = getelementptr [1000 x i32]* %b, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="10">
<![CDATA[
:10  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="10">
<![CDATA[
:13  %b_load_1 = load i32* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %shl_ln21 = shl i32 %b_load_1, 2

]]></Node>
<StgValue><ssdm name="shl_ln21"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %sub_ln21_1 = sub i32 %shl_ln21, %b_load_1

]]></Node>
<StgValue><ssdm name="sub_ln21_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %add_ln21 = add nsw i32 2, %sub_ln21_1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %trunc_ln1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln21, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %b) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %temp) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %width) nounwind, !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %temp_addr = getelementptr [1000 x i32]* %temp, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([30 x i8]* @ff_snow_horizontal_c) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="31">
<![CDATA[
:9  %w2 = sext i31 %trunc_ln to i32

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="10">
<![CDATA[
:10  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="30">
<![CDATA[
:18  %sext_ln21_1 = sext i30 %trunc_ln1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln21_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sub_ln21 = sub nsw i32 %b_load, %sext_ln21_1

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:20  store i32 %sub_ln21, i32* %temp_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %add_ln23 = add i32 -1, %w2

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="30">
<![CDATA[
:27  %zext_ln22 = zext i30 %x to i32

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:0  %x_0 = phi i30 [ 1, %0 ], [ %add_ln22, %2 ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="30">
<![CDATA[
:1  %zext_ln22_1 = zext i30 %x_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="30">
<![CDATA[
:2  %zext_ln22_2 = zext i30 %x_0 to i31

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %icmp_ln22 = icmp slt i31 %zext_ln22_2, %trunc_ln2

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln22, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="30">
<![CDATA[
:0  %zext_ln23 = zext i30 %x_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %b_addr_2 = getelementptr [1000 x i32]* %b, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
:2  %b_load_2 = load i32* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln23_1 = add i32 %add_ln23, %zext_ln22_1

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln23_2 = add nsw i32 %zext_ln22_1, %w2

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32">
<![CDATA[
:0  %trunc_ln26 = trunc i32 %width_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %trunc_ln26, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln30 = add i32 %zext_ln22, %add_ln23

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln30 = sext i32 %add_ln30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %b_addr_5 = getelementptr [1000 x i32]* %b, i64 0, i64 %sext_ln30

]]></Node>
<StgValue><ssdm name="b_addr_5"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="10">
<![CDATA[
:3  %b_load_5 = load i32* %b_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:4  %shl_ln3 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %x, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5  %add_ln30_1 = add i31 -2, %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="31">
<![CDATA[
:6  %zext_ln30 = zext i31 %add_ln30_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %temp_addr_4 = getelementptr [1000 x i32]* %temp, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="temp_addr_4"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="10">
<![CDATA[
:8  %temp_load_1 = load i32* %temp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="30">
<![CDATA[
:0  %zext_ln27 = zext i30 %x to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %b_addr_6 = getelementptr [1000 x i32]* %b, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="b_addr_6"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="10">
<![CDATA[
:2  %b_load_6 = load i32* %b_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln27 = add i32 %zext_ln22, %add_ln23

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
:4  %sext_ln27 = sext i32 %add_ln27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %b_addr_7 = getelementptr [1000 x i32]* %b, i64 0, i64 %sext_ln27

]]></Node>
<StgValue><ssdm name="b_addr_7"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="10">
<![CDATA[
:6  %b_load_7 = load i32* %b_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
:2  %b_load_2 = load i32* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
:4  %sext_ln23 = sext i32 %add_ln23_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %b_addr_3 = getelementptr [1000 x i32]* %b, i64 0, i64 %sext_ln23

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
:6  %b_load_3 = load i32* %b_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
:8  %sext_ln23_1 = sext i32 %add_ln23_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %b_addr_4 = getelementptr [1000 x i32]* %b, i64 0, i64 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="b_addr_4"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="10">
<![CDATA[
:10  %b_load_4 = load i32* %b_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
:6  %b_load_3 = load i32* %b_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="10">
<![CDATA[
:10  %b_load_4 = load i32* %b_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %add_ln23_3 = add nsw i32 %b_load_3, %b_load_4

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %shl_ln23 = shl i32 %add_ln23_3, 2

]]></Node>
<StgValue><ssdm name="shl_ln23"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sub_ln23_1 = sub i32 %shl_ln23, %add_ln23_3

]]></Node>
<StgValue><ssdm name="sub_ln23_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %add_ln23_4 = add nsw i32 4, %sub_ln23_1

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %trunc_ln3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln23_4, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:18  %shl_ln1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %x_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:22  %add_ln24 = add i31 -2, %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="31">
<![CDATA[
:23  %zext_ln24 = zext i31 %add_ln24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %temp_addr_2 = getelementptr [1000 x i32]* %temp, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="temp_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="10">
<![CDATA[
:25  %temp_load = load i32* %temp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:32  %add_ln22 = add i30 1, %x_0

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="29">
<![CDATA[
:16  %sext_ln23_2 = sext i29 %trunc_ln3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_2"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sub_ln23 = sub nsw i32 %b_load_2, %sext_ln23_2

]]></Node>
<StgValue><ssdm name="sub_ln23"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="31">
<![CDATA[
:19  %zext_ln23_1 = zext i31 %shl_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %temp_addr_1 = getelementptr [1000 x i32]* %temp, i64 0, i64 %zext_ln23_1

]]></Node>
<StgValue><ssdm name="temp_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:21  store i32 %sub_ln23, i32* %temp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="10">
<![CDATA[
:25  %temp_load = load i32* %temp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %sub_ln24 = sub i32 %b_load_3, %temp_load

]]></Node>
<StgValue><ssdm name="sub_ln24"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %sub_ln24_1 = sub i32 %sub_ln24, %sub_ln23

]]></Node>
<StgValue><ssdm name="sub_ln24_1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:28  %add_ln24_1 = add i31 -1, %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="31">
<![CDATA[
:29  %zext_ln24_1 = zext i31 %add_ln24_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %temp_addr_3 = getelementptr [1000 x i32]* %temp, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="temp_addr_3"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:31  store i32 %sub_ln24_1, i32* %temp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="114" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="10">
<![CDATA[
:3  %b_load_5 = load i32* %b_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="10">
<![CDATA[
:8  %temp_load_1 = load i32* %temp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %shl_ln30 = shl i32 %temp_load_1, 1

]]></Node>
<StgValue><ssdm name="shl_ln30"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sub_ln30 = sub nsw i32 %b_load_5, %shl_ln30

]]></Node>
<StgValue><ssdm name="sub_ln30"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:11  %add_ln30_2 = add i31 -1, %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="31">
<![CDATA[
:12  %zext_ln30_1 = zext i31 %add_ln30_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %temp_addr_5 = getelementptr [1000 x i32]* %temp, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="temp_addr_5"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:14  store i32 %sub_ln30, i32* %temp_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="10">
<![CDATA[
:2  %b_load_6 = load i32* %b_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="10">
<![CDATA[
:6  %b_load_7 = load i32* %b_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %shl_ln27 = shl i32 %b_load_7, 2

]]></Node>
<StgValue><ssdm name="shl_ln27"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sub_ln27_1 = sub i32 %shl_ln27, %b_load_7

]]></Node>
<StgValue><ssdm name="sub_ln27_1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln27_1 = add nsw i32 2, %sub_ln27_1

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %trunc_ln5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln27_1, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="30">
<![CDATA[
:11  %sext_ln27_1 = sext i30 %trunc_ln5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln27_1"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %sub_ln27 = sub nsw i32 %b_load_6, %sext_ln27_1

]]></Node>
<StgValue><ssdm name="sub_ln27"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:13  %shl_ln2 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %x, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:17  %add_ln28 = add i31 -2, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="31">
<![CDATA[
:18  %zext_ln28 = zext i31 %add_ln28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %temp_addr_7 = getelementptr [1000 x i32]* %temp, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="temp_addr_7"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
:20  %temp_load_2 = load i32* %temp_addr_7, align 4

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="31">
<![CDATA[
:14  %zext_ln27_1 = zext i31 %shl_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %temp_addr_6 = getelementptr [1000 x i32]* %temp, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="temp_addr_6"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:16  store i32 %sub_ln27, i32* %temp_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
:20  %temp_load_2 = load i32* %temp_addr_7, align 4

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sub_ln28 = sub i32 %b_load_7, %sub_ln27

]]></Node>
<StgValue><ssdm name="sub_ln28"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sub_ln28_1 = sub i32 %sub_ln28, %temp_load_2

]]></Node>
<StgValue><ssdm name="sub_ln28_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:23  %add_ln28_1 = add i31 -1, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="31">
<![CDATA[
:24  %zext_ln28_1 = zext i31 %add_ln28_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %temp_addr_8 = getelementptr [1000 x i32]* %temp, i64 0, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="temp_addr_8"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:26  store i32 %sub_ln28_1, i32* %temp_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %6

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="147" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0  %temp_load_3 = load i32* %temp_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_load_3"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_addr_9 = getelementptr [1000 x i32]* %temp, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_addr_9"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:3  %temp_load_4 = load i32* %temp_addr_9, align 4

]]></Node>
<StgValue><ssdm name="temp_load_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="150" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0  %temp_load_3 = load i32* %temp_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_load_3"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %shl_ln32 = shl i32 %temp_load_3, 1

]]></Node>
<StgValue><ssdm name="shl_ln32"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:3  %temp_load_4 = load i32* %temp_addr_9, align 4

]]></Node>
<StgValue><ssdm name="temp_load_4"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln32 = add i32 4, %shl_ln32

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln32_1 = add i32 %temp_load_4, %add_ln32

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %trunc_ln6 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln32_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="29">
<![CDATA[
:7  %sext_ln32 = sext i29 %trunc_ln6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln32_2 = add nsw i32 %sext_ln32, %temp_load_3

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="158" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:9  store i32 %add_ln32_2, i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln33 = add nsw i32 -1, %width_read

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %7

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %empty = phi i32 [ %add_ln32_2, %6 ], [ %add_ln34_4, %8 ]

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %x_1 = phi i32 [ 2, %6 ], [ %x_2, %8 ]

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln33 = icmp slt i32 %x_1, %add_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln33, label %8, label %9

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln34 = sext i32 %x_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %temp_addr_10 = getelementptr [1000 x i32]* %temp, i64 0, i64 %sext_ln34

]]></Node>
<StgValue><ssdm name="temp_addr_10"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="10">
<![CDATA[
:2  %temp_load_5 = load i32* %temp_addr_10, align 4

]]></Node>
<StgValue><ssdm name="temp_load_5"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %trunc_ln26, label %10, label %11

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln41 = add nsw i32 -1, %x_1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln41 = sext i32 %add_ln41 to i64

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_addr_13 = getelementptr [1000 x i32]* %temp, i64 0, i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="temp_addr_13"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="10">
<![CDATA[
:3  %temp_load_8 = load i32* %temp_addr_13, align 4

]]></Node>
<StgValue><ssdm name="temp_load_8"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln38 = sext i32 %x_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %temp_addr_14 = getelementptr [1000 x i32]* %temp, i64 0, i64 %sext_ln38

]]></Node>
<StgValue><ssdm name="temp_addr_14"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
:2  %temp_load_9 = load i32* %temp_addr_14, align 4

]]></Node>
<StgValue><ssdm name="temp_load_9"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln38 = add nsw i32 -1, %x_1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="32">
<![CDATA[
:5  %sext_ln38_1 = sext i32 %add_ln38 to i64

]]></Node>
<StgValue><ssdm name="sext_ln38_1"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_addr_15 = getelementptr [1000 x i32]* %temp, i64 0, i64 %sext_ln38_1

]]></Node>
<StgValue><ssdm name="temp_addr_15"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
:7  %temp_load_10 = load i32* %temp_addr_15, align 4

]]></Node>
<StgValue><ssdm name="temp_load_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="180" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="10">
<![CDATA[
:2  %temp_load_5 = load i32* %temp_addr_10, align 4

]]></Node>
<StgValue><ssdm name="temp_load_5"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln34 = add nsw i32 -1, %x_1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="32">
<![CDATA[
:5  %sext_ln34_1 = sext i32 %add_ln34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln34_1"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_addr_11 = getelementptr [1000 x i32]* %temp, i64 0, i64 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="temp_addr_11"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
:7  %temp_load_6 = load i32* %temp_addr_11, align 4

]]></Node>
<StgValue><ssdm name="temp_load_6"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %or_ln34 = or i32 %x_1, 1

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
:9  %sext_ln34_2 = sext i32 %or_ln34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln34_2"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %temp_addr_12 = getelementptr [1000 x i32]* %temp, i64 0, i64 %sext_ln34_2

]]></Node>
<StgValue><ssdm name="temp_addr_12"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
:11  %temp_load_7 = load i32* %temp_addr_12, align 4

]]></Node>
<StgValue><ssdm name="temp_load_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %shl_ln34 = shl i32 %temp_load_5, 2

]]></Node>
<StgValue><ssdm name="shl_ln34"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
:7  %temp_load_6 = load i32* %temp_addr_11, align 4

]]></Node>
<StgValue><ssdm name="temp_load_6"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
:11  %temp_load_7 = load i32* %temp_addr_12, align 4

]]></Node>
<StgValue><ssdm name="temp_load_7"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %add_ln34_1 = add i32 %temp_load_7, %temp_load_6

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %add_ln34_2 = add i32 8, %shl_ln34

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %add_ln34_3 = add i32 %add_ln34_1, %add_ln34_2

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %trunc_ln7 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %add_ln34_3, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %add_ln35 = add nsw i32 -2, %x_1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
:21  %sext_ln35 = sext i32 %add_ln35 to i64

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %b_addr_9 = getelementptr [1000 x i32]* %b, i64 0, i64 %sext_ln35

]]></Node>
<StgValue><ssdm name="b_addr_9"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
:23  %b_load_8 = load i32* %b_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %x_2 = add nsw i32 2, %x_1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="28">
<![CDATA[
:16  %sext_ln34_3 = sext i28 %trunc_ln7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln34_3"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %add_ln34_4 = add nsw i32 %sext_ln34_3, %temp_load_5

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %b_addr_8 = getelementptr [1000 x i32]* %b, i64 0, i64 %sext_ln34

]]></Node>
<StgValue><ssdm name="b_addr_8"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:19  store i32 %add_ln34_4, i32* %b_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
:23  %b_load_8 = load i32* %b_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %add_ln35_1 = add nsw i32 %add_ln34_4, %b_load_8

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %shl_ln35 = shl i32 %add_ln35_1, 2

]]></Node>
<StgValue><ssdm name="shl_ln35"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %sub_ln35 = sub i32 %shl_ln35, %add_ln35_1

]]></Node>
<StgValue><ssdm name="sub_ln35"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %trunc_ln8 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln35, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="31">
<![CDATA[
:28  %sext_ln35_1 = sext i31 %trunc_ln8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln35_1"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %add_ln35_2 = add nsw i32 %sext_ln35_1, %temp_load_6

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %b_addr_10 = getelementptr [1000 x i32]* %b, i64 0, i64 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="b_addr_10"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:31  store i32 %add_ln35_2, i32* %b_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %7

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="215" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="10">
<![CDATA[
:3  %temp_load_8 = load i32* %temp_addr_13, align 4

]]></Node>
<StgValue><ssdm name="temp_load_8"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %shl_ln41 = shl i32 %empty, 2

]]></Node>
<StgValue><ssdm name="shl_ln41"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sub_ln41 = sub i32 %shl_ln41, %empty

]]></Node>
<StgValue><ssdm name="sub_ln41"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln41_1 = add nsw i32 %temp_load_8, %sub_ln41

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %b_addr_11 = getelementptr [1000 x i32]* %b, i64 0, i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="b_addr_11"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:8  store i32 %add_ln41_1, i32* %b_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="222" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
:2  %temp_load_9 = load i32* %temp_addr_14, align 4

]]></Node>
<StgValue><ssdm name="temp_load_9"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %shl_ln38 = shl i32 %temp_load_9, 1

]]></Node>
<StgValue><ssdm name="shl_ln38"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
:7  %temp_load_10 = load i32* %temp_addr_15, align 4

]]></Node>
<StgValue><ssdm name="temp_load_10"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln38_1 = add i32 4, %shl_ln38

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln38_2 = add i32 %temp_load_10, %add_ln38_1

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %trunc_ln9 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln38_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="29">
<![CDATA[
:11  %sext_ln38_2 = sext i29 %trunc_ln9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln38_2"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %add_ln38_3 = add nsw i32 %sext_ln38_2, %temp_load_9

]]></Node>
<StgValue><ssdm name="add_ln38_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %b_addr_12 = getelementptr [1000 x i32]* %b, i64 0, i64 %sext_ln38

]]></Node>
<StgValue><ssdm name="b_addr_12"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:14  store i32 %add_ln38_3, i32* %b_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %add_ln39 = add nsw i32 %add_ln38_3, %empty

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %shl_ln39 = shl i32 %add_ln39, 2

]]></Node>
<StgValue><ssdm name="shl_ln39"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sub_ln39 = sub i32 %shl_ln39, %add_ln39

]]></Node>
<StgValue><ssdm name="sub_ln39"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %trunc_ln4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln39, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="31">
<![CDATA[
:19  %sext_ln39 = sext i31 %trunc_ln4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %add_ln39_1 = add nsw i32 %sext_ln39, %temp_load_10

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %b_addr_13 = getelementptr [1000 x i32]* %b, i64 0, i64 %sext_ln38_1

]]></Node>
<StgValue><ssdm name="b_addr_13"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:22  store i32 %add_ln39_1, i32* %b_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %12

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
