soc:
	../../soc/python/power_area_Gen.py --design ./design.json --mode verilog --database add
soc_macro:
	../../soc/python/power_area_Gen.py --design ./design.json --mode macro --database add
soc_full:
	../../soc/python/power_area_Gen.py --design ./design.json --mode full --database add
