/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2014 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Tuesday 7/29/14 09:09:34
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -S fxr_perfmon -o /p/slx/pvesv/fxr_autogen/fxr /p/slx/pvesv/fxr_autogen/Fox_River/xml/300_Memory_Map.xml /p/slx/pvesv/fxr_autogen/Fox_River/xml/350_Memory_Map_PerfMon.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_FXR_PERFMON_SW_DEF
#define DEF_FXR_PERFMON_SW_DEF

#define FXR_NUM_CONTEXTS			256
#define FXR_NUM_PIDS				4096
#define FXR_MAX_CONTEXT				255
#define FXR_TX_CONTEXT_ENTRIES			128
#define FXR_TX_CONTEXT_MAX			127
#define FXR_RX_CONTEXT_ENTRIES			16
#define FXR_RX_CONTEXT_MAX			15
#define FXR_NUM_SL				32
#define FXR_MAX_SL				31
#define FXR_PMON_CSR_OFFSET			0x0000000
#define FXR_PMON_ARRAY_OFFSET			0x0080000
#define FXR_PMON_ARRAY_ENTRIES			512
#define FXR_PMON_TIME_CSR_OFFSET		0x0001000
/*
* Table #3 of 350_Memory_Map_PerfMon.xml - PMON_CONTROL
* This is the control register for the performance monitor counter 
* array.
*/
#define FXR_PMON_CONTROL			(FXR_PMON + 0x000000000000)
#define FXR_PMON_CONTROL_RESETCSR		0x0000000000000000ull
#define FXR_PMON_CONTROL_INT_OVERFLOW_SHIFT	3
#define FXR_PMON_CONTROL_INT_OVERFLOW_MASK	0x1ull
#define FXR_PMON_CONTROL_INT_OVERFLOW_SMASK	0x8ull
#define FXR_PMON_CONTROL_LOG_OVERFLOW_SHIFT	2
#define FXR_PMON_CONTROL_LOG_OVERFLOW_MASK	0x1ull
#define FXR_PMON_CONTROL_LOG_OVERFLOW_SMASK	0x4ull
#define FXR_PMON_CONTROL_RESET_CTRS_SHIFT	1
#define FXR_PMON_CONTROL_RESET_CTRS_MASK	0x1ull
#define FXR_PMON_CONTROL_RESET_CTRS_SMASK	0x2ull
#define FXR_PMON_CONTROL_FREEZE_SHIFT		0
#define FXR_PMON_CONTROL_FREEZE_MASK		0x1ull
#define FXR_PMON_CONTROL_FREEZE_SMASK		0x1ull
/*
* Table #4 of 350_Memory_Map_PerfMon.xml - PMON_FREEZE_TIME
* This is the synchronized time at which the performance monitor counter array 
* was frozen.
*/
#define FXR_PMON_FREEZE_TIME			(FXR_PMON + 0x000000000008)
#define FXR_PMON_FREEZE_TIME_RESETCSR		0x0000000000000000ull
#define FXR_PMON_FREEZE_TIME_FREEZE_TIME_SHIFT	0
#define FXR_PMON_FREEZE_TIME_FREEZE_TIME_MASK	0xFFFFFFFFFFFFFFFFull
#define FXR_PMON_FREEZE_TIME_FREEZE_TIME_SMASK	0xFFFFFFFFFFFFFFFFull
/*
* Table #5 of 350_Memory_Map_PerfMon.xml - PMON_ENABLE_TIME
* This is the synchronized time at which the performance monitor counter array 
* was released from the freeze state.
*/
#define FXR_PMON_ENABLE_TIME			(FXR_PMON + 0x000000000010)
#define FXR_PMON_ENABLE_TIME_RESETCSR		0x0000000000000000ull
#define FXR_PMON_ENABLE_TIME_ENABLE_TIME_SHIFT	0
#define FXR_PMON_ENABLE_TIME_ENABLE_TIME_MASK	0xFFFFFFFFFFFFFFFFull
#define FXR_PMON_ENABLE_TIME_ENABLE_TIME_SMASK	0xFFFFFFFFFFFFFFFFull
/*
* Table #6 of 350_Memory_Map_PerfMon.xml - PMON_NETWORK_TIME
* This is the network synchronized time. When this register is read, a snapshot 
* of the local TSC on the HFI is captured.
*/
#define FXR_PMON_NETWORK_TIME			(FXR_PMON + 0x000000001000)
#define FXR_PMON_NETWORK_TIME_RESETCSR		0x0000000000000000ull
#define FXR_PMON_NETWORK_TIME_NET_TIME_SHIFT	0
#define FXR_PMON_NETWORK_TIME_NET_TIME_MASK	0xFFFFFFFFFFFFFFFFull
#define FXR_PMON_NETWORK_TIME_NET_TIME_SMASK	0xFFFFFFFFFFFFFFFFull
/*
* Table #7 of 350_Memory_Map_PerfMon.xml - PMON_LOCAL_TSC
* This is the HFI based TSC time at the time the network time was 
* read.
*/
#define FXR_PMON_LOCAL_TSC			(FXR_PMON + 0x000000001008)
#define FXR_PMON_LOCAL_TSC_RESETCSR		0x0000000000000000ull
#define FXR_PMON_LOCAL_TSC_HFI_TSC_SHIFT	0
#define FXR_PMON_LOCAL_TSC_HFI_TSC_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_PMON_LOCAL_TSC_HFI_TSC_SMASK	0xFFFFFFFFFFFFFFFFull
/*
* Table #8 of 350_Memory_Map_PerfMon.xml - PMON_ARRAY
* This CSR is used to describe the address region that is mapped to the array of 
* performance counters.
*/
#define FXR_PMON_ARRAY				(FXR_PMON + 0x000000080000)
#define FXR_PMON_ARRAY_RESETCSR			0x0000000000000000ull
#define FXR_PMON_ARRAY_OVERFLOW_SHIFT		48
#define FXR_PMON_ARRAY_OVERFLOW_MASK		0x1ull
#define FXR_PMON_ARRAY_OVERFLOW_SMASK		0x1000000000000ull
#define FXR_PMON_ARRAY_COUNT_SHIFT		0
#define FXR_PMON_ARRAY_COUNT_MASK		0xFFFFFFFFFFFFull
#define FXR_PMON_ARRAY_COUNT_SMASK		0xFFFFFFFFFFFFull

#endif 		/* DEF_FXR_PERFMON_SW_DEF */
