<?xml version="1.0" encoding="utf-8"?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" >
 <name>XXXX</name>
 <version>1.00</version>
 <description>for test</description>
 <addressUnitBits>8</addressUnitBits>
 <width>32</width>
 <size>32</size>
 <resetValue>0x00000000</resetValue>
 <resetMask>0xFFFFFFFF</resetMask>
 <peripherals>
  <peripheral>
  <name>RISC_CFG</name>
  <description>RISC-V core configuration register</description>
  <baseAddress>0x06010000</baseAddress>
  <registers>
   <register>
    <name>RISC_STA_ADD0_REG</name>
    <displayName>RISC_STA_ADD0_REG</displayName>
    <description>RISC Start Address0 Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_STA_ADD1_REG</name>
    <displayName>RISC_STA_ADD1_REG</displayName>
    <description>RISC Start Address1 Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RF1P_CFG_REG</name>
    <displayName>RF1P_CFG_REG</displayName>
    <description>RF1P Configuration Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROM_CFG_REG</name>
    <displayName>ROM_CFG_REG</displayName>
    <description>ROM Configuration Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WAKEUP_EN_REG</name>
    <displayName>WAKEUP_EN_REG</displayName>
    <description>Wakeup Enable Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WAKEUP_MASK0_REG</name>
    <displayName>WAKEUP_MASK0_REG</displayName>
    <description>Wakeup Mask0 Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WAKEUP_MASK1_REG</name>
    <displayName>WAKEUP_MASK1_REG</displayName>
    <description>Wakeup Mask1 Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WAKEUP_MASK2_REG</name>
    <displayName>WAKEUP_MASK2_REG</displayName>
    <description>Wakeup Mask2 Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WAKEUP_MASK3_REG</name>
    <displayName>WAKEUP_MASK3_REG</displayName>
    <description>Wakeup Mask3 Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WAKEUP_MASK4_REG</name>
    <displayName>WAKEUP_MASK4_REG</displayName>
    <description>Wakeup Mask4 Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TS_TMODE_SEL_REG</name>
    <displayName>TS_TMODE_SEL_REG</displayName>
    <description>Timestamp Test Mode Select Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SRAM_ADDR_TWIST_REG</name>
    <displayName>SRAM_ADDR_TWIST_REG</displayName>
    <description>SRAM Address Twist Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WORK_MODE_REG</name>
    <displayName>WORK_MODE_REG</displayName>
    <description>Work Mode Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RETITE_PC0_REG</name>
    <displayName>RETITE_PC0_REG</displayName>
    <description>Retire PC0 Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RETITE_PC1_REG</name>
    <displayName>RETITE_PC1_REG</displayName>
    <description>Retire PC1 Register</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRQ_MODE0_REG</name>
    <displayName>IRQ_MODE0_REG</displayName>
    <description>IRQ Mode0 Register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRQ_MODE1_REG</name>
    <displayName>IRQ_MODE1_REG</displayName>
    <description>IRQ Mode1 Register</description>
    <addressOffset>0x064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRQ_MODE2_REG</name>
    <displayName>IRQ_MODE2_REG</displayName>
    <description>IRQ Mode2 Register</description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRQ_MODE3_REG</name>
    <displayName>IRQ_MODE3_REG</displayName>
    <description>IRQ Mode3 Register</description>
    <addressOffset>0x06C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRQ_MODE4_REG</name>
    <displayName>IRQ_MODE4_REG</displayName>
    <description>IRQ Mode4 Register</description>
    <addressOffset>0x070</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_AXI_PMU_CTRL</name>
    <displayName>RISC_AXI_PMU_CTRL</displayName>
    <description>RISC AXI PMU Control Register</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_AXI_PMU_PRD</name>
    <displayName>RISC_AXI_PMU_PRD</displayName>
    <description>RISC AXI PMU Period Register</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_AXI_PMU_LAT_RD</name>
    <displayName>RISC_AXI_PMU_LAT_RD</displayName>
    <description>RISC AXI PMU Read Latency Register</description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_AXI_PMU_LAT_WR</name>
    <displayName>RISC_AXI_PMU_LAT_WR</displayName>
    <description>RISC AXI PMU Write Latency Register</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_AXI_PMU_REQ_RD</name>
    <displayName>RISC_AXI_PMU_REQ_RD</displayName>
    <description>RISC AXI PMU Read Request Register</description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_AXI_PMU_REQ_WR</name>
    <displayName>RISC_AXI_PMU_REQ_WR</displayName>
    <description>RISC AXI PMU Write Request Register</description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_AXI_PMU_BW_RD</name>
    <displayName>RISC_AXI_PMU_BW_RD</displayName>
    <description>RISC AXI PMU Read Bandwidth Register</description>
    <addressOffset>0x11C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_AXI_PMU_BW_WR</name>
    <displayName>RISC_AXI_PMU_BW_WR</displayName>
    <description>RISC AXI PMU Write Bandwidth Register</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CCU</name>
  <description></description>
  <baseAddress>0x02001000</baseAddress>
  <interrupt>
   <name>CCU_FERR</name>
   <value>64</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>PLL_CPU_CTRL_REG</name>
    <displayName>PLL_CPU_CTRL_REG</displayName>
    <description>PLL_CPU Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR_CTRL_REG</name>
    <displayName>PLL_DDR_CTRL_REG</displayName>
    <description>PLL_DDR Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI_CTRL_REG</name>
    <displayName>PLL_PERI_CTRL_REG</displayName>
    <description>PLL_PERI Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_CTRL_REG</name>
    <displayName>PLL_VIDEO0_CTRL_REG</displayName>
    <description>PLL_VIDEO0 Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_CTRL_REG</name>
    <displayName>PLL_VIDEO1_CTRL_REG</displayName>
    <description>PLL_VIDEO1 Control Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_CTRL_REG</name>
    <displayName>PLL_VE_CTRL_REG</displayName>
    <description>PLL_VE Control Register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO0_CTRL_REG</name>
    <displayName>PLL_AUDIO0_CTRL_REG</displayName>
    <description>PLL_AUDIO0 Control Register</description>
    <addressOffset>0x078</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO1_CTRL_REG</name>
    <displayName>PLL_AUDIO1_CTRL_REG</displayName>
    <description>PLL_AUDIO1 Control Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR_PAT0_CTRL_REG</name>
    <displayName>PLL_DDR_PAT0_CTRL_REG</displayName>
    <description>PLL_DDR Pattern0 Control Register</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR_PAT1_CTRL_REG</name>
    <displayName>PLL_DDR_PAT1_CTRL_REG</displayName>
    <description>PLL_DDR Pattern1 Control Register</description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI_PAT0_CTRL_REG</name>
    <displayName>PLL_PERI_PAT0_CTRL_REG</displayName>
    <description>PLL_PERI Pattern0 Control Register</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI_PAT1_CTRL_REG</name>
    <displayName>PLL_PERI_PAT1_CTRL_REG</displayName>
    <description>PLL_PERI Pattern1 Control Register</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_PAT0_CTRL_REG</name>
    <displayName>PLL_VIDEO0_PAT0_CTRL_REG</displayName>
    <description>PLL_VIDEO0 Pattern0 Control Register</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_PAT1_CTRL_REG</name>
    <displayName>PLL_VIDEO0_PAT1_CTRL_REG</displayName>
    <description>PLL_VIDEO0 Pattern1 Control Register</description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_PAT0_CTRL_REG</name>
    <displayName>PLL_VIDEO1_PAT0_CTRL_REG</displayName>
    <description>PLL_VIDEO1 Pattern0 Control Register</description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_PAT1_CTRL_REG</name>
    <displayName>PLL_VIDEO1_PAT1_CTRL_REG</displayName>
    <description>PLL_VIDEO1 Pattern1 Control Register</description>
    <addressOffset>0x14C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_PAT0_CTRL_REG</name>
    <displayName>PLL_VE_PAT0_CTRL_REG</displayName>
    <description>PLL_VE Pattern0 Control Register</description>
    <addressOffset>0x158</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_PAT1_CTRL_REG</name>
    <displayName>PLL_VE_PAT1_CTRL_REG</displayName>
    <description>PLL_VE Pattern1 Control Register</description>
    <addressOffset>0x15C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO0_PAT0_CTRL_REG</name>
    <displayName>PLL_AUDIO0_PAT0_CTRL_REG</displayName>
    <description>PLL_AUDIO0 Pattern0 Control Register</description>
    <addressOffset>0x178</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO0_PAT1_CTRL_REG</name>
    <displayName>PLL_AUDIO0_PAT1_CTRL_REG</displayName>
    <description>PLL_AUDIO0 Pattern1 Control Register</description>
    <addressOffset>0x17C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO1_PAT0_CTRL_REG</name>
    <displayName>PLL_AUDIO1_PAT0_CTRL_REG</displayName>
    <description>PLL_AUDIO1 Pattern0 Control Register</description>
    <addressOffset>0x180</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO1_PAT1_CTRL_REG</name>
    <displayName>PLL_AUDIO1_PAT1_CTRL_REG</displayName>
    <description>PLL_AUDIO1 Pattern1 Control Register</description>
    <addressOffset>0x184</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CPU_BIAS_REG</name>
    <displayName>PLL_CPU_BIAS_REG</displayName>
    <description>PLL_CPU Bias Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR_BIAS_REG</name>
    <displayName>PLL_DDR_BIAS_REG</displayName>
    <description>PLL_DDR Bias Register</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI_BIAS_REG</name>
    <displayName>PLL_PERI_BIAS_REG</displayName>
    <description>PLL_PERI Bias Register</description>
    <addressOffset>0x320</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_BIAS_REG</name>
    <displayName>PLL_VIDEO0_BIAS_REG</displayName>
    <description>PLL_VIDEO0 Bias Register</description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_BIAS_REG</name>
    <displayName>PLL_VIDEO1_BIAS_REG</displayName>
    <description>PLL_VIDEO1 Bias Register</description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_BIAS_REG</name>
    <displayName>PLL_VE_BIAS_REG</displayName>
    <description>PLL_VE Bias Register</description>
    <addressOffset>0x358</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO0_BIAS_REG</name>
    <displayName>PLL_AUDIO0_BIAS_REG</displayName>
    <description>PLL_AUDIO0 Bias Register</description>
    <addressOffset>0x378</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO1_BIAS_REG</name>
    <displayName>PLL_AUDIO1_BIAS_REG</displayName>
    <description>PLL_AUDIO1 Bias Register</description>
    <addressOffset>0x380</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CPU_TUN_REG</name>
    <displayName>PLL_CPU_TUN_REG</displayName>
    <description>PLL_CPU Tuning Register</description>
    <addressOffset>0x400</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PSI_CLK_REG</name>
    <displayName>PSI_CLK_REG</displayName>
    <description>PSI Clock Register</description>
    <addressOffset>0x510</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>APB0_CLK_REG</name>
    <displayName>APB0_CLK_REG</displayName>
    <description>APB0 Clock Register</description>
    <addressOffset>0x520</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>APB1_CLK_REG</name>
    <displayName>APB1_CLK_REG</displayName>
    <description>APB1 Clock Register</description>
    <addressOffset>0x524</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MBUS_CLK_REG</name>
    <displayName>MBUS_CLK_REG</displayName>
    <description>MBUS Clock Register</description>
    <addressOffset>0x540</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_CLK_REG</name>
    <displayName>DE_CLK_REG</displayName>
    <description>DE Clock Register</description>
    <addressOffset>0x600</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_BGR_REG</name>
    <displayName>DE_BGR_REG</displayName>
    <description>DE Bus Gating Reset Register</description>
    <addressOffset>0x60C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DI_CLK_REG</name>
    <displayName>DI_CLK_REG</displayName>
    <description>DI Clock Register</description>
    <addressOffset>0x620</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DI_BGR_REG</name>
    <displayName>DI_BGR_REG</displayName>
    <description>DI Bus Gating Reset Register</description>
    <addressOffset>0x62C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_CLK_REG</name>
    <displayName>G2D_CLK_REG</displayName>
    <description>G2D Clock Register</description>
    <addressOffset>0x630</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_BGR_REG</name>
    <displayName>G2D_BGR_REG</displayName>
    <description>G2D Bus Gating Reset Register</description>
    <addressOffset>0x63C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_CLK_REG</name>
    <displayName>CE_CLK_REG</displayName>
    <description>CE Clock Register</description>
    <addressOffset>0x680</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_BGR_REG</name>
    <displayName>CE_BGR_REG</displayName>
    <description>CE Bus Gating Reset Register</description>
    <addressOffset>0x68C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_CLK_REG</name>
    <displayName>VE_CLK_REG</displayName>
    <description>VE Clock Register</description>
    <addressOffset>0x690</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_BGR_REG</name>
    <displayName>VE_BGR_REG</displayName>
    <description>VE Bus Gating Reset Register</description>
    <addressOffset>0x69C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMA_BGR_REG</name>
    <displayName>DMA_BGR_REG</displayName>
    <description>DMA Bus Gating Reset Register</description>
    <addressOffset>0x70C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HSTIMER_BGR_REG</name>
    <displayName>HSTIMER_BGR_REG</displayName>
    <description>HSTIMER Bus Gating Reset Register</description>
    <addressOffset>0x73C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CLK_REG</name>
    <displayName>AVS_CLK_REG</displayName>
    <description>AVS Clock Register</description>
    <addressOffset>0x740</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBGSYS_BGR_REG</name>
    <displayName>DBGSYS_BGR_REG</displayName>
    <description>DBGSYS Bus Gating Reset Register</description>
    <addressOffset>0x78C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PWM_BGR_REG</name>
    <displayName>PWM_BGR_REG</displayName>
    <description>PWM Bus Gating Reset Register</description>
    <addressOffset>0x7AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_BGR_REG</name>
    <displayName>IOMMU_BGR_REG</displayName>
    <description>IOMMU Bus Gating Reset Register</description>
    <addressOffset>0x7BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DRAM_CLK_REG</name>
    <displayName>DRAM_CLK_REG</displayName>
    <description>DRAM Clock Register</description>
    <addressOffset>0x800</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MBUS_MAT_CLK_GATING_REG</name>
    <displayName>MBUS_MAT_CLK_GATING_REG</displayName>
    <description>MBUS Master Clock Gating Register</description>
    <addressOffset>0x804</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DRAM_BGR_REG</name>
    <displayName>DRAM_BGR_REG</displayName>
    <description>DRAM Bus Gating Reset Register</description>
    <addressOffset>0x80C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC0_CLK_REG</name>
    <displayName>SMHC0_CLK_REG</displayName>
    <description>SMHC0 Clock Register</description>
    <addressOffset>0x830</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC1_CLK_REG</name>
    <displayName>SMHC1_CLK_REG</displayName>
    <description>SMHC1 Clock Register</description>
    <addressOffset>0x834</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC2_CLK_REG</name>
    <displayName>SMHC2_CLK_REG</displayName>
    <description>SMHC2 Clock Register</description>
    <addressOffset>0x838</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_BGR_REG</name>
    <displayName>SMHC_BGR_REG</displayName>
    <description>SMHC Bus Gating Reset Register</description>
    <addressOffset>0x84C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_BGR_REG</name>
    <displayName>UART_BGR_REG</displayName>
    <description>UART Bus Gating Reset Register</description>
    <addressOffset>0x90C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_BGR_REG</name>
    <displayName>TWI_BGR_REG</displayName>
    <description>TWI Bus Gating Reset Register</description>
    <addressOffset>0x91C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_BGR_REG</name>
    <displayName>CAN_BGR_REG</displayName>
    <description>CAN Bus Gating Reset Register</description>
    <addressOffset>0x92C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI0_CLK_REG</name>
    <displayName>SPI0_CLK_REG</displayName>
    <description>SPI0 Clock Register</description>
    <addressOffset>0x940</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI1_CLK_REG</name>
    <displayName>SPI1_CLK_REG</displayName>
    <description>SPI1 Clock Register</description>
    <addressOffset>0x944</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_BGR_REG</name>
    <displayName>SPI_BGR_REG</displayName>
    <description>SPI Bus Gating Reset Register</description>
    <addressOffset>0x96C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_25M_CLK_REG</name>
    <displayName>EMAC_25M_CLK_REG</displayName>
    <description>EMAC_25M Clock Register</description>
    <addressOffset>0x970</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_BGR_REG</name>
    <displayName>EMAC_BGR_REG</displayName>
    <description>EMAC Bus Gating Reset Register</description>
    <addressOffset>0x97C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRTX_CLK_REG</name>
    <displayName>IRTX_CLK_REG</displayName>
    <description>IRTX Clock Register</description>
    <addressOffset>0x9C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRTX_BGR_REG</name>
    <displayName>IRTX_BGR_REG</displayName>
    <description>IRTX Bus Gating Reset Register</description>
    <addressOffset>0x9CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPADC_BGR_REG</name>
    <displayName>GPADC_BGR_REG</displayName>
    <description>GPADC Bus Gating Reset Register</description>
    <addressOffset>0x9EC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_BGR_REG</name>
    <displayName>THS_BGR_REG</displayName>
    <description>THS Bus Gating Reset Register</description>
    <addressOffset>0x9FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S1_CLK_REG</name>
    <displayName>I2S1_CLK_REG</displayName>
    <description>I2S1 Clock Register</description>
    <addressOffset>0xA14</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S2_CLK_REG</name>
    <displayName>I2S2_CLK_REG</displayName>
    <description>I2S2 Clock Register</description>
    <addressOffset>0xA18</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S2_ASRC_CLK_REG</name>
    <displayName>I2S2_ASRC_CLK_REG</displayName>
    <description>I2S2_ASRC Clock Register</description>
    <addressOffset>0xA1C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_BGR_REG</name>
    <displayName>I2S_BGR_REG</displayName>
    <description>I2S Bus Gating Reset Register</description>
    <addressOffset>0xA20</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CLK_REG</name>
    <displayName>OWA_TX_CLK_REG</displayName>
    <description>OWA_TX Clock Register</description>
    <addressOffset>0xA24</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_RX_CLK_REG</name>
    <displayName>OWA_RX_CLK_REG</displayName>
    <description>OWA_RX Clock Register</description>
    <addressOffset>0xA28</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_BGR_REG</name>
    <displayName>OWA_BGR_REG</displayName>
    <description>OWA Bus Gating Reset Register</description>
    <addressOffset>0xA2C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CLK_REG</name>
    <displayName>DMIC_CLK_REG</displayName>
    <description>DMIC Clock Register</description>
    <addressOffset>0xA40</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_BGR_REG</name>
    <displayName>DMIC_BGR_REG</displayName>
    <description>DMIC Bus Gating Reset Register</description>
    <addressOffset>0xA4C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AUDIO_CODEC_DAC_CLK_REG</name>
    <displayName>AUDIO_CODEC_DAC_CLK_REG</displayName>
    <description>AUDIO_CODEC_DAC Clock Register</description>
    <addressOffset>0xA50</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AUDIO_CODEC_ADC_CLK_REG</name>
    <displayName>AUDIO_CODEC_ADC_CLK_REG</displayName>
    <description>AUDIO_CODEC_ADC Clock Register</description>
    <addressOffset>0xA54</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AUDIO_CODEC_BGR_REG</name>
    <displayName>AUDIO_CODEC_BGR_REG</displayName>
    <description>AUDIO_CODEC Bus Gating Reset Register</description>
    <addressOffset>0xA5C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB0_CLK_REG</name>
    <displayName>USB0_CLK_REG</displayName>
    <description>USB0 Clock Register</description>
    <addressOffset>0xA70</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB1_CLK_REG</name>
    <displayName>USB1_CLK_REG</displayName>
    <description>USB1 Clock Register</description>
    <addressOffset>0xA74</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_BGR_REG</name>
    <displayName>USB_BGR_REG</displayName>
    <description>USB Bus Gating Reset Register</description>
    <addressOffset>0xA8C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPSS_TOP_BGR_REG</name>
    <displayName>DPSS_TOP_BGR_REG</displayName>
    <description>DPSS_TOP Bus Gating Reset Register</description>
    <addressOffset>0xABC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_CLK_REG</name>
    <displayName>DSI_CLK_REG</displayName>
    <description>DSI Clock Register</description>
    <addressOffset>0xB24</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BGR_REG</name>
    <displayName>DSI_BGR_REG</displayName>
    <description>DSI Bus Gating Reset Register</description>
    <addressOffset>0xB4C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCONLCD_CLK_REG</name>
    <displayName>TCONLCD_CLK_REG</displayName>
    <description>TCONLCD Clock Register</description>
    <addressOffset>0xB60</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCONLCD_BGR_REG</name>
    <displayName>TCONLCD_BGR_REG</displayName>
    <description>TCONLCD Bus Gating Reset Register</description>
    <addressOffset>0xB7C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCONTV_CLK_REG</name>
    <displayName>TCONTV_CLK_REG</displayName>
    <description>TCONTV Clock Register</description>
    <addressOffset>0xB80</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCONTV_BGR_REG</name>
    <displayName>TCONTV_BGR_REG</displayName>
    <description>TCONTV Bus Gating Reset Register</description>
    <addressOffset>0xB9C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LVDS_BGR_REG</name>
    <displayName>LVDS_BGR_REG</displayName>
    <description>LVDS Bus Gating Reset Register</description>
    <addressOffset>0xBAC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TVE_CLK_REG</name>
    <displayName>TVE_CLK_REG</displayName>
    <description>TVE Clock Register</description>
    <addressOffset>0xBB0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TVE_BGR_REG</name>
    <displayName>TVE_BGR_REG</displayName>
    <description>TVE Bus Gating Reset Register</description>
    <addressOffset>0xBBC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TVD_CLK_REG</name>
    <displayName>TVD_CLK_REG</displayName>
    <description>TVD Clock Register</description>
    <addressOffset>0xBC0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TVD_BGR_REG</name>
    <displayName>TVD_BGR_REG</displayName>
    <description>TVD Bus Gating Reset Register</description>
    <addressOffset>0xBDC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LEDC_CLK_REG</name>
    <displayName>LEDC_CLK_REG</displayName>
    <description>LEDC Clock Register</description>
    <addressOffset>0xBF0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LEDC_BGR_REG</name>
    <displayName>LEDC_BGR_REG</displayName>
    <description>LEDC Bus Gating Reset Register</description>
    <addressOffset>0xBFC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI_CLK_REG</name>
    <displayName>CSI_CLK_REG</displayName>
    <description>CSI Clock Register</description>
    <addressOffset>0xC04</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI_MASTER_CLK_REG</name>
    <displayName>CSI_MASTER_CLK_REG</displayName>
    <description>CSI Master Clock Register</description>
    <addressOffset>0xC08</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI_BGR_REG</name>
    <displayName>CSI_BGR_REG</displayName>
    <description>CSI Bus Gating Reset Register</description>
    <addressOffset>0xC1C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TPADC_CLK_REG</name>
    <displayName>TPADC_CLK_REG</displayName>
    <description>TPADC Clock Register</description>
    <addressOffset>0xC50</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TPADC_BGR_REG</name>
    <displayName>TPADC_BGR_REG</displayName>
    <description>TPADC Bus Gating Reset Register</description>
    <addressOffset>0xC5C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_CLK_REG</name>
    <displayName>RISC_CLK_REG</displayName>
    <description>RISC Clock Register</description>
    <addressOffset>0xD00</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_GATING_REG</name>
    <displayName>RISC_GATING_REG</displayName>
    <description>RISC Gating Configuration Register</description>
    <addressOffset>0xD04</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_CFG_BGR_REG</name>
    <displayName>RISC_CFG_BGR_REG</displayName>
    <description>RISC_CFG Bus Gating Reset Register</description>
    <addressOffset>0xD0C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_LOCK_DBG_CTRL_REG</name>
    <displayName>PLL_LOCK_DBG_CTRL_REG</displayName>
    <description></description>
    <addressOffset>0xF04</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FRE_DET_CTRL_REG</name>
    <displayName>FRE_DET_CTRL_REG</displayName>
    <description>Frequency Detect Control Register</description>
    <addressOffset>0xF08</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FRE_UP_LIM_REG</name>
    <displayName>FRE_UP_LIM_REG</displayName>
    <description>Frequency Up Limit Register</description>
    <addressOffset>0xF0C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FRE_DOWN_LIM_REG</name>
    <displayName>FRE_DOWN_LIM_REG</displayName>
    <description>Frequency Down Limit Register</description>
    <addressOffset>0xF10</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RISC_RST_REG</name>
    <displayName>RISC_RST_REG</displayName>
    <description>RISC LOCK RESET Register</description>
    <addressOffset>0xF20</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CCU_FAN_GATE_REG</name>
    <displayName>CCU_FAN_GATE_REG</displayName>
    <description>CCU FANOUT CLOCK GATE Register</description>
    <addressOffset>0xF30</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CLK27M_FAN_REG</name>
    <displayName>CLK27M_FAN_REG</displayName>
    <description>CLK27M FANOUT Register</description>
    <addressOffset>0xF34</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PCLK_FAN_REG</name>
    <displayName>PCLK_FAN_REG</displayName>
    <description>PCLK FANOUT Register</description>
    <addressOffset>0xF38</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CCU_FAN_REG</name>
    <displayName>CCU_FAN_REG</displayName>
    <description>CCU FANOUT Register</description>
    <addressOffset>0xF3C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>PLIC</name>
  <description></description>
  <baseAddress>0x10000000</baseAddress>
  <registers>
   <cluster>
    <dim>1024</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>PLIC_PRIO_REGn</name>
     <displayName>PLIC_PRIO_REGn</displayName>
     <description>(0<n<256) PLIC Priority Register n - Interrupt Source Priority</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>32</dim>
    <addressOffset>0x00001000</addressOffset>
    <register>
     <name>PLIC_IP_REGn</name>
     <displayName>PLIC_IP_REGn</displayName>
     <description>(0≤n<9) PLIC Interrupt Pending Register n - Interrupt Pending Bits</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>32</dim>
    <addressOffset>0x00002000</addressOffset>
    <register>
     <name>PLIC_MIE_REGn</name>
     <displayName>PLIC_MIE_REGn</displayName>
     <description>(0≤n<9) PLIC Machine Mode Interrupt Enable Register n - Machine Interrupt Enable Bits</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>32</dim>
    <addressOffset>0x00002080</addressOffset>
    <register>
     <name>PLIC_SIE_REGn</name>
     <displayName>PLIC_SIE_REGn</displayName>
     <description>(0≤n<9) PLIC Superuser Mode Interrupt Enable Register n - Superuser Interrupt Enable Bits</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>PLIC_CTRL_REG</name>
    <displayName>PLIC_CTRL_REG</displayName>
    <description>PLIC Control Register</description>
    <addressOffset>0x1FFFFC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLIC_MTH_REG</name>
    <displayName>PLIC_MTH_REG</displayName>
    <description>PLIC Machine Threshold Register - Priority Threshold  for context 0</description>
    <addressOffset>0x200000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLIC_MCLAIM_REG</name>
    <displayName>PLIC_MCLAIM_REG</displayName>
    <description>PLIC Machine Claim Register (EOI) - Interrupt Claim Process for context 0</description>
    <addressOffset>0x200004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLIC_STH_REG</name>
    <displayName>PLIC_STH_REG</displayName>
    <description>PLIC Superuser Threshold Register - Priority Threshold  for context 1</description>
    <addressOffset>0x201000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLIC_SCLAIM_REG</name>
    <displayName>PLIC_SCLAIM_REG</displayName>
    <description>PLIC Superuser Claim Register (EOI) - Interrupt Claim Process for context 1</description>
    <addressOffset>0x201004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>SYS_CFG</name>
  <description></description>
  <baseAddress>0x03000000</baseAddress>
  <registers>
   <register>
    <name>DSP_BOOT_RAMMAP_REG</name>
    <displayName>DSP_BOOT_RAMMAP_REG</displayName>
    <description>DSP Boot SRAM Remap Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VER_REG</name>
    <displayName>VER_REG</displayName>
    <description>Version Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_EPHY_CLK_REG0</name>
    <displayName>EMAC_EPHY_CLK_REG0</displayName>
    <description>EMAC-EPHY Clock Register 0</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SYS_LDO_CTRL_REG</name>
    <displayName>SYS_LDO_CTRL_REG</displayName>
    <description>System LDO Control Register</description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RESCAL_CTRL_REG</name>
    <displayName>RESCAL_CTRL_REG</displayName>
    <description>Resistor Calibration Control Register</description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RES240_CTRL_REG</name>
    <displayName>RES240_CTRL_REG</displayName>
    <description>240ohms Resistor Manual Control Register</description>
    <addressOffset>0x168</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RESCAL_STATUS_REG</name>
    <displayName>RESCAL_STATUS_REG</displayName>
    <description>Resistor Calibration Status Register</description>
    <addressOffset>0x16C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>UART0</name>
  <description></description>
  <baseAddress>0x02500000</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>18</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>19</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>20</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>21</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>22</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>23</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>DATA</name>
    <displayName>DATA</displayName>
    <description>UART Receive Buffer Register/Transmit Holding Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DLH_IER</name>
    <displayName>DLH_IER</displayName>
    <description>UART Divisor Latch High Register/UART Interrupt Enable Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IIR_FCR</name>
    <displayName>IIR_FCR</displayName>
    <description>UART Interrupt Identity Register/UART FIFO Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_LCR</name>
    <displayName>UART_LCR</displayName>
    <description>UART Line Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_MCR</name>
    <displayName>UART_MCR</displayName>
    <description>UART Modem Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_LSR</name>
    <displayName>UART_LSR</displayName>
    <description>UART Line Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_MSR</name>
    <displayName>UART_MSR</displayName>
    <description>UART Modem Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_SCH</name>
    <displayName>UART_SCH</displayName>
    <description>UART Scratch Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_USR</name>
    <displayName>UART_USR</displayName>
    <description>UART Status Register</description>
    <addressOffset>0x07C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_TFL</name>
    <displayName>UART_TFL</displayName>
    <description>UART Transmit FIFO Level Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_RFL</name>
    <displayName>UART_RFL</displayName>
    <description>UART Receive FIFO Level Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_HSK</name>
    <displayName>UART_HSK</displayName>
    <description>UART DMA Handshake Configuration Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DMA_REQ_EN</name>
    <displayName>UART_DMA_REQ_EN</displayName>
    <description>UART DMA Request Enable Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_HALT</name>
    <displayName>UART_HALT</displayName>
    <description>UART Halt TX Register</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DBG_DLL</name>
    <displayName>UART_DBG_DLL</displayName>
    <description>UART Debug DLL Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DBG_DLH</name>
    <displayName>UART_DBG_DLH</displayName>
    <description>UART Debug DLH Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_FCC</name>
    <displayName>UART_A_FCC</displayName>
    <description>UART FIFO Clock Control Register</description>
    <addressOffset>0x0F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_CTRL</name>
    <displayName>UART_A_RXDMA_CTRL</displayName>
    <description>UART RXDMA Control Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_STR</name>
    <displayName>UART_A_RXDMA_STR</displayName>
    <description>UART RXDMA Start Register</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_STA</name>
    <displayName>UART_A_RXDMA_STA</displayName>
    <description>UART RXDMA Status Register</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_LMT</name>
    <displayName>UART_A_RXDMA_LMT</displayName>
    <description>UART RXDMA Limit Register</description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_SADDRL</name>
    <displayName>UART_A_RXDMA_SADDRL</displayName>
    <description>UART RXDMA Buffer Start Address Low Register</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_SADDRH</name>
    <displayName>UART_A_RXDMA_SADDRH</displayName>
    <description>UART RXDMA Buffer Start Address High Register</description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_BL</name>
    <displayName>UART_A_RXDMA_BL</displayName>
    <description>UART RXDMA Buffer Length Register</description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_IE</name>
    <displayName>UART_A_RXDMA_IE</displayName>
    <description>UART RXDMA Interrupt Enable Register</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_IS</name>
    <displayName>UART_A_RXDMA_IS</displayName>
    <description>UART RXDMA Interrupt Status Register</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_WADDRL</name>
    <displayName>UART_A_RXDMA_WADDRL</displayName>
    <description>UART RXDMA Write Address Low Register</description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_WADDRH</name>
    <displayName>UART_A_RXDMA_WADDRH</displayName>
    <description>UART RXDMA Write Address high Register</description>
    <addressOffset>0x12C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_RADDRL</name>
    <displayName>UART_A_RXDMA_RADDRL</displayName>
    <description>UART RXDMA Read Address Low Register</description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_RADDRH</name>
    <displayName>UART_A_RXDMA_RADDRH</displayName>
    <description>UART RXDMA Read Address high Register</description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_DCNT</name>
    <displayName>UART_A_RXDMA_DCNT</displayName>
    <description>UART RADMA Data Count Register</description>
    <addressOffset>0x138</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART1</name>
  <baseAddress>0x02500400</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>18</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>19</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>20</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>21</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>22</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>23</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART2</name>
  <baseAddress>0x02500800</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>18</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>19</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>20</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>21</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>22</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>23</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART3</name>
  <baseAddress>0x02500C00</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>18</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>19</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>20</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>21</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>22</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>23</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART4</name>
  <baseAddress>0x02501000</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>18</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>19</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>20</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>21</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>22</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>23</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART5</name>
  <baseAddress>0x02501400</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>18</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>19</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>20</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>21</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>22</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART5</name>
   <value>23</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>GPIOB</name>
  <description></description>
  <baseAddress>0x02000030</baseAddress>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>CFG</name>
     <displayName>CFG</displayName>
     <description>Configure Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>DATA</name>
    <displayName>DATA</displayName>
    <description>Data Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000014</addressOffset>
    <register>
     <name>DRV</name>
     <displayName>DRV</displayName>
     <description>Multi_Driving Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x00000024</addressOffset>
    <register>
     <name>PULL</name>
     <displayName>PULL</displayName>
     <description>Pull Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
  <name>GPIOC</name>
  <baseAddress>0x02000060</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
  <name>GPIOD</name>
  <baseAddress>0x02000090</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
  <name>GPIOE</name>
  <baseAddress>0x020000C0</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
  <name>GPIOF</name>
  <baseAddress>0x020000F0</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
  <name>GPIOG</name>
  <baseAddress>0x02000120</baseAddress>
  </peripheral>
  <peripheral>
  <name>GPIOINTB</name>
  <description></description>
  <baseAddress>0x02000220</baseAddress>
  <interrupt>
   <name>GPIOB_NS</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC_NS</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD_NS</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE_NS</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF_NS</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG_NS</name>
   <value>95</value>
   <description></description>
  </interrupt>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>EINT_CFG</name>
     <displayName>EINT_CFG</displayName>
     <description>External Interrupt Configure Registers</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>EINT_CTL</name>
    <displayName>EINT_CTL</displayName>
    <description>External Interrupt Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EINT_STATUS</name>
    <displayName>EINT_STATUS</displayName>
    <description>External Interrupt Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EINT_DEB</name>
    <displayName>EINT_DEB</displayName>
    <description>External Interrupt Debounce Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="GPIOINTB">
  <name>GPIOINTC</name>
  <baseAddress>0x02000240</baseAddress>
  <interrupt>
   <name>GPIOB_NS</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC_NS</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD_NS</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE_NS</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF_NS</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG_NS</name>
   <value>95</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTB">
  <name>GPIOINTD</name>
  <baseAddress>0x02000260</baseAddress>
  <interrupt>
   <name>GPIOB_NS</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC_NS</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD_NS</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE_NS</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF_NS</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG_NS</name>
   <value>95</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTB">
  <name>GPIOINTE</name>
  <baseAddress>0x02000280</baseAddress>
  <interrupt>
   <name>GPIOB_NS</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC_NS</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD_NS</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE_NS</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF_NS</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG_NS</name>
   <value>95</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTB">
  <name>GPIOINTF</name>
  <baseAddress>0x020002A0</baseAddress>
  <interrupt>
   <name>GPIOB_NS</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC_NS</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD_NS</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE_NS</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF_NS</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG_NS</name>
   <value>95</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTB">
  <name>GPIOINTG</name>
  <baseAddress>0x020002C0</baseAddress>
  <interrupt>
   <name>GPIOB_NS</name>
   <value>85</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC_NS</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD_NS</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE_NS</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF_NS</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG_NS</name>
   <value>95</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>GPIOBLOCK</name>
  <description></description>
  <baseAddress>0x02000000</baseAddress>
  <registers>
   <cluster>
    <dim>7</dim>
    <addressOffset>0x00000000</addressOffset>
    <registers>
     <cluster>
      <dim>4</dim>
      <addressOffset>0x00000000</addressOffset>
      <register>
       <name>CFG</name>
       <displayName>CFG</displayName>
       <description>Configure Register</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
     </cluster>
     <register>
      <name>DATA</name>
      <displayName>DATA</displayName>
      <description>Data Register</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <cluster>
      <dim>4</dim>
      <addressOffset>0x00000014</addressOffset>
      <register>
       <name>DRV</name>
       <displayName>DRV</displayName>
       <description>Multi_Driving Register</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
     </cluster>
     <cluster>
      <dim>2</dim>
      <addressOffset>0x00000024</addressOffset>
      <register>
       <name>PULL</name>
       <displayName>PULL</displayName>
       <description>Pull Register</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
     </cluster>
    </registers>
   </cluster>
   <cluster>
    <dim>7</dim>
    <addressOffset>0x00000200</addressOffset>
    <registers>
     <cluster>
      <dim>4</dim>
      <addressOffset>0x00000000</addressOffset>
      <register>
       <name>EINT_CFG</name>
       <displayName>EINT_CFG</displayName>
       <description>External Interrupt Configure Registers</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
     </cluster>
     <register>
      <name>EINT_CTL</name>
      <displayName>EINT_CTL</displayName>
      <description>External Interrupt Control Register</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>EINT_STATUS</name>
      <displayName>EINT_STATUS</displayName>
      <description>External Interrupt Status Register</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>EINT_DEB</name>
      <displayName>EINT_DEB</displayName>
      <description>External Interrupt Debounce Register</description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
   </cluster>
   <register>
    <name>PIO_POW_MOD_SEL</name>
    <displayName>PIO_POW_MOD_SEL</displayName>
    <description>PIO Group Withstand Voltage Mode Select Register</description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PIO_POW_MS_CTL</name>
    <displayName>PIO_POW_MS_CTL</displayName>
    <description>PIO Group Withstand Voltage Mode Select Control Register</description>
    <addressOffset>0x344</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PIO_POW_VAL</name>
    <displayName>PIO_POW_VAL</displayName>
    <description>PIO Group Power Value Register</description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>SMHC0</name>
  <description></description>
  <baseAddress>0x04020000</baseAddress>
  <registers>
   <register>
    <name>SMHC_CTRL</name>
    <displayName>SMHC_CTRL</displayName>
    <description>Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CLKDIV</name>
    <displayName>SMHC_CLKDIV</displayName>
    <description>Clock Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_TMOUT</name>
    <displayName>SMHC_TMOUT</displayName>
    <description>Time Out Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CTYPE</name>
    <displayName>SMHC_CTYPE</displayName>
    <description>Bus Width Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_BLKSIZ</name>
    <displayName>SMHC_BLKSIZ</displayName>
    <description>Block Size Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_BYTCNT</name>
    <displayName>SMHC_BYTCNT</displayName>
    <description>Byte Count Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CMD</name>
    <displayName>SMHC_CMD</displayName>
    <description>Command Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CMDARG</name>
    <displayName>SMHC_CMDARG</displayName>
    <description>Command Argument Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RESP0</name>
    <displayName>SMHC_RESP0</displayName>
    <description>Response 0 Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RESP1</name>
    <displayName>SMHC_RESP1</displayName>
    <description>Response 1 Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RESP2</name>
    <displayName>SMHC_RESP2</displayName>
    <description>Response 2 Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RESP3</name>
    <displayName>SMHC_RESP3</displayName>
    <description>Response 3 Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_INTMASK</name>
    <displayName>SMHC_INTMASK</displayName>
    <description>Interrupt Mask Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_MINTSTS</name>
    <displayName>SMHC_MINTSTS</displayName>
    <description>Masked Interrupt Status Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RINTSTS</name>
    <displayName>SMHC_RINTSTS</displayName>
    <description>Raw Interrupt Status Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_STATUS</name>
    <displayName>SMHC_STATUS</displayName>
    <description>Status Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_FIFOTH</name>
    <displayName>SMHC_FIFOTH</displayName>
    <description>FIFO Water Level Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_FUNS</name>
    <displayName>SMHC_FUNS</displayName>
    <description>FIFO Function Select Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_TCBCNT</name>
    <displayName>SMHC_TCBCNT</displayName>
    <description>Transferred Byte Count between Controller and Card</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_TBBCNT</name>
    <displayName>SMHC_TBBCNT</displayName>
    <description>Transferred Byte Count between Host Memory and Internal FIFO</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_DBGC</name>
    <displayName>SMHC_DBGC</displayName>
    <description>Current Debug Control Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CSDC</name>
    <displayName>SMHC_CSDC</displayName>
    <description>CRC Status Detect Control Registers</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_A12A</name>
    <displayName>SMHC_A12A</displayName>
    <description>Auto Command 12 Argument Register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_NTSR</name>
    <displayName>SMHC_NTSR</displayName>
    <description>SD New Timing Set Register</description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_HWRST</name>
    <displayName>SMHC_HWRST</displayName>
    <description>Hardware Reset Register</description>
    <addressOffset>0x078</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_IDMAC</name>
    <displayName>SMHC_IDMAC</displayName>
    <description>IDMAC Control Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_DLBA</name>
    <displayName>SMHC_DLBA</displayName>
    <description>Descriptor List Base Address Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_IDST</name>
    <displayName>SMHC_IDST</displayName>
    <description>IDMAC Status Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_IDIE</name>
    <displayName>SMHC_IDIE</displayName>
    <description>IDMAC Interrupt Enable Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_THLD</name>
    <displayName>SMHC_THLD</displayName>
    <description>Card Threshold Control Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_SFC</name>
    <displayName>SMHC_SFC</displayName>
    <description>Sample FIFO Control Register</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_A23A</name>
    <displayName>SMHC_A23A</displayName>
    <description>Auto Command 23 Argument Register</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMMC_DDR_SBIT_DET</name>
    <displayName>EMMC_DDR_SBIT_DET</displayName>
    <description>eMMC4.5 DDR Start Bit Detection Control Register</description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_EXT_CMD</name>
    <displayName>SMHC_EXT_CMD</displayName>
    <description>Extended Command Register</description>
    <addressOffset>0x138</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_EXT_RESP</name>
    <displayName>SMHC_EXT_RESP</displayName>
    <description>Extended Response Register</description>
    <addressOffset>0x13C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_DRV_DL</name>
    <displayName>SMHC_DRV_DL</displayName>
    <description>Drive Delay Control Register</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_SMAP_DL</name>
    <displayName>SMHC_SMAP_DL</displayName>
    <description>Sample Delay Control Register</description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_DS_DL</name>
    <displayName>SMHC_DS_DL</displayName>
    <description>Data Strobe Delay Control Register</description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_HS400_DL</name>
    <displayName>SMHC_HS400_DL</displayName>
    <description>HS400 Delay Control Register</description>
    <addressOffset>0x14C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_FIFO</name>
    <displayName>SMHC_FIFO</displayName>
    <description>Read/Write FIFO</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="SMHC0">
  <name>SMHC1</name>
  <baseAddress>0x04021000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="SMHC0">
  <name>SMHC2</name>
  <baseAddress>0x04022000</baseAddress>
  </peripheral>
  <peripheral>
  <name>I2S1</name>
  <description></description>
  <baseAddress>0x02033000</baseAddress>
  <interrupt>
   <name>I2S_PCM1</name>
   <value>43</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S_PCM2</name>
   <value>44</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>I2S_PCM_CTL</name>
    <displayName>I2S_PCM_CTL</displayName>
    <description>I2S/PCM Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_FMT0</name>
    <displayName>I2S_PCM_FMT0</displayName>
    <description>I2S/PCM Format Register 0</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_FMT1</name>
    <displayName>I2S_PCM_FMT1</displayName>
    <description>I2S/PCM Format Register 1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_ISTA</name>
    <displayName>I2S_PCM_ISTA</displayName>
    <description>I2S/PCM Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXFIFO</name>
    <displayName>I2S_PCM_RXFIFO</displayName>
    <description>I2S/PCM RXFIFO Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_FCTL</name>
    <displayName>I2S_PCM_FCTL</displayName>
    <description>I2S/PCM FIFO Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_FSTA</name>
    <displayName>I2S_PCM_FSTA</displayName>
    <description>I2S/PCM FIFO Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_INT</name>
    <displayName>I2S_PCM_INT</displayName>
    <description>I2S/PCM DMA & Interrupt Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TXFIFO</name>
    <displayName>I2S_PCM_TXFIFO</displayName>
    <description>I2S/PCM TXFIFO Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_CLKD</name>
    <displayName>I2S_PCM_CLKD</displayName>
    <description>I2S/PCM Clock Divide Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TXCNT</name>
    <displayName>I2S_PCM_TXCNT</displayName>
    <description>I2S/PCM TX Sample Counter Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXCNT</name>
    <displayName>I2S_PCM_RXCNT</displayName>
    <description>I2S/PCM RX Sample Counter Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_CHCFG</name>
    <displayName>I2S_PCM_CHCFG</displayName>
    <description>I2S/PCM Channel Configuration Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX0CHSEL</name>
    <displayName>I2S_PCM_TX0CHSEL</displayName>
    <description>I2S/PCM TX0 Channel Select Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX1CHSEL</name>
    <displayName>I2S_PCM_TX1CHSEL</displayName>
    <description>I2S/PCM TX1 Channel Select Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX2CHSEL</name>
    <displayName>I2S_PCM_TX2CHSEL</displayName>
    <description>I2S/PCM TX2 Channel Select Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX3CHSEL</name>
    <displayName>I2S_PCM_TX3CHSEL</displayName>
    <description>I2S/PCM TX3 Channel Select Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX0CHMAP0</name>
    <displayName>I2S_PCM_TX0CHMAP0</displayName>
    <description>I2S/PCM TX0 Channel Mapping Register0</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX0CHMAP1</name>
    <displayName>I2S_PCM_TX0CHMAP1</displayName>
    <description>I2S/PCM TX0 Channel Mapping Register1</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX1CHMAP0</name>
    <displayName>I2S_PCM_TX1CHMAP0</displayName>
    <description>I2S/PCM TX1 Channel Mapping Register0</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX1CHMAP1</name>
    <displayName>I2S_PCM_TX1CHMAP1</displayName>
    <description>I2S/PCM TX1 Channel Mapping Register1</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX2CHMAP0</name>
    <displayName>I2S_PCM_TX2CHMAP0</displayName>
    <description>I2S/PCM TX2 Channel Mapping Register0</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX2CHMAP1</name>
    <displayName>I2S_PCM_TX2CHMAP1</displayName>
    <description>I2S/PCM TX2 Channel Mapping Register1</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX3CHMAP0</name>
    <displayName>I2S_PCM_TX3CHMAP0</displayName>
    <description>I2S/PCM TX3 Channel Mapping Register0</description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX3CHMAP1</name>
    <displayName>I2S_PCM_TX3CHMAP1</displayName>
    <description>I2S/PCM TX3 Channel Mapping Register1</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXCHSEL</name>
    <displayName>I2S_PCM_RXCHSEL</displayName>
    <description>I2S/PCM RX Channel Select Register</description>
    <addressOffset>0x064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXCHMAP0</name>
    <displayName>I2S_PCM_RXCHMAP0</displayName>
    <description>I2S/PCM RX Channel Mapping Register0</description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXCHMAP1</name>
    <displayName>I2S_PCM_RXCHMAP1</displayName>
    <description>I2S/PCM RX Channel Mapping Register1</description>
    <addressOffset>0x06C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXCHMAP2</name>
    <displayName>I2S_PCM_RXCHMAP2</displayName>
    <description>I2S/PCM RX Channel Mapping Register2</description>
    <addressOffset>0x070</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXCHMAP3</name>
    <displayName>I2S_PCM_RXCHMAP3</displayName>
    <description>I2S/PCM RX Channel Mapping Register3</description>
    <addressOffset>0x074</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCLKCFG</name>
    <displayName>MCLKCFG</displayName>
    <description>ASRC MCLK Configuration Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FsoutCFG</name>
    <displayName>FsoutCFG</displayName>
    <description>ASRC Out Sample Rate Configuration Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FsinEXTCFG</name>
    <displayName>FsinEXTCFG</displayName>
    <description>ASRC Input Sample Pulse Extend Configuration Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASRCCFG</name>
    <displayName>ASRCCFG</displayName>
    <description>ASRC Enable Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASRCMANCFG</name>
    <displayName>ASRCMANCFG</displayName>
    <description>ASRC Manual Ratio Configuration Register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASRCRATIOSTAT</name>
    <displayName>ASRCRATIOSTAT</displayName>
    <description>ASRC Status Register</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASRCFIFOSTAT</name>
    <displayName>ASRCFIFOSTAT</displayName>
    <description>ASRC FIFO Level Status Register</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASRCMBISTCFG</name>
    <displayName>ASRCMBISTCFG</displayName>
    <description>ASRC MBIST Test Configuration Register</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASRCMBISTSTAT</name>
    <displayName>ASRCMBISTSTAT</displayName>
    <description>ASRC MBIST Test Status Register</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="I2S1">
  <name>I2S2</name>
  <baseAddress>0x02034000</baseAddress>
  <interrupt>
   <name>I2S_PCM1</name>
   <value>43</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S_PCM2</name>
   <value>44</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>DMIC</name>
  <description></description>
  <baseAddress>0x02031000</baseAddress>
  <registers>
   <register>
    <name>DMIC_EN</name>
    <displayName>DMIC_EN</displayName>
    <description>DMIC Enable Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_SR</name>
    <displayName>DMIC_SR</displayName>
    <description>DMIC Sample Rate Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CTR</name>
    <displayName>DMIC_CTR</displayName>
    <description>DMIC Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_DATA</name>
    <displayName>DMIC_DATA</displayName>
    <description>DMIC Data Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_INTC</name>
    <displayName>DMIC_INTC</displayName>
    <description>MIC Interrupt Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_INTS</name>
    <displayName>DMIC_INTS</displayName>
    <description>DMIC Interrupt Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_RXFIFO_CTR</name>
    <displayName>DMIC_RXFIFO_CTR</displayName>
    <description>DMIC RXFIFO Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_RXFIFO_STA</name>
    <displayName>DMIC_RXFIFO_STA</displayName>
    <description>DMIC RXFIFO Status Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CH_NUM</name>
    <displayName>DMIC_CH_NUM</displayName>
    <description>DMIC Channel Numbers Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CH_MAP</name>
    <displayName>DMIC_CH_MAP</displayName>
    <description>DMIC Channel Mapping Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CNT</name>
    <displayName>DMIC_CNT</displayName>
    <description>DMIC Counter Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DATA0_DATA1_VOL_CTR</name>
    <displayName>DATA0_DATA1_VOL_CTR</displayName>
    <description>Data0 and Data1 Volume Control Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DATA2_DATA3_VOL_CTR</name>
    <displayName>DATA2_DATA3_VOL_CTR</displayName>
    <description>Data2 And Data3 Volume Control Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HPF_EN_CTR</name>
    <displayName>HPF_EN_CTR</displayName>
    <description>High Pass Filter Enable Control Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HPF_COEF_REG</name>
    <displayName>HPF_COEF_REG</displayName>
    <description>High Pass Filter Coefficient Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HPF_GAIN_REG</name>
    <displayName>HPF_GAIN_REG</displayName>
    <description>High Pass Filter Gain Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>OWA</name>
  <description>One Wire Audio</description>
  <baseAddress>0x02036000</baseAddress>
  <interrupt>
   <name>OWA</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>OWA_GEN_CTL</name>
    <displayName>OWA_GEN_CTL</displayName>
    <description>OWA General Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CFIG</name>
    <displayName>OWA_TX_CFIG</displayName>
    <description>OWA TX Configuration Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_RX_CFIG</name>
    <displayName>OWA_RX_CFIG</displayName>
    <description>OWA RX Configuration Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_ISTA</name>
    <displayName>OWA_ISTA</displayName>
    <description>OWA Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_RXFIFO</name>
    <displayName>OWA_RXFIFO</displayName>
    <description>OWA RXFIFO Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_FCTL</name>
    <displayName>OWA_FCTL</displayName>
    <description>OWA FIFO Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_FSTA</name>
    <displayName>OWA_FSTA</displayName>
    <description>OWA FIFO Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_INT</name>
    <displayName>OWA_INT</displayName>
    <description>OWA Interrupt Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_FIFO</name>
    <displayName>OWA_TX_FIFO</displayName>
    <description>OWA TX FIFO Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CNT</name>
    <displayName>OWA_TX_CNT</displayName>
    <description>OWA TX Counter Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_RX_CNT</name>
    <displayName>OWA_RX_CNT</displayName>
    <description>OWA RX Counter Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CHSTA0</name>
    <displayName>OWA_TX_CHSTA0</displayName>
    <description>OWA TX Channel Status Register0</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CHSTA1</name>
    <displayName>OWA_TX_CHSTA1</displayName>
    <description>OWA TX Channel Status Register1</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_RXCHSTA0</name>
    <displayName>OWA_RXCHSTA0</displayName>
    <description>OWA RX Channel Status Register0</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_RXCHSTA1</name>
    <displayName>OWA_RXCHSTA1</displayName>
    <description>OWA RX Channel Status Register1</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_EXP_CTL</name>
    <displayName>OWA_EXP_CTL</displayName>
    <description>OWA Expand Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_EXP_ISTA</name>
    <displayName>OWA_EXP_ISTA</displayName>
    <description>OWA Expand Interrupt Status Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_EXP_INFO_0</name>
    <displayName>OWA_EXP_INFO_0</displayName>
    <description>OWA Expand Infomation Register0</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_EXP_INFO_1</name>
    <displayName>OWA_EXP_INFO_1</displayName>
    <description>OWA Expand Infomation Register1</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_EXP_DBG_0</name>
    <displayName>OWA_EXP_DBG_0</displayName>
    <description>OWA Expand Debug Register0</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_EXP_DBG_1</name>
    <displayName>OWA_EXP_DBG_1</displayName>
    <description>OWA Expand Debug Register1</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>AUDIO_CODEC</name>
  <description></description>
  <baseAddress>0x02030000</baseAddress>
  <interrupt>
   <name>AUDIO_CODEC</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>AC_DAC_DPC</name>
    <displayName>AC_DAC_DPC</displayName>
    <description>DAC Digital Part Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DAC_VOL_CTRL</name>
    <displayName>DAC_VOL_CTRL</displayName>
    <description>DAC Volume Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_FIFOC</name>
    <displayName>AC_DAC_FIFOC</displayName>
    <description>DAC FIFO Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_FIFOS</name>
    <displayName>AC_DAC_FIFOS</displayName>
    <description>DAC FIFO Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_TXDATA</name>
    <displayName>AC_DAC_TXDATA</displayName>
    <description>DAC TX DATA Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_CNT</name>
    <displayName>AC_DAC_CNT</displayName>
    <description>DAC TX FIFO Counter Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DG</name>
    <displayName>AC_DAC_DG</displayName>
    <description>DAC Debug Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_FIFOC</name>
    <displayName>AC_ADC_FIFOC</displayName>
    <description>ADC FIFO Control Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ADC_VOL_CTRL1</name>
    <displayName>ADC_VOL_CTRL1</displayName>
    <description>ADC Volume Control1 Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_FIFOS</name>
    <displayName>AC_ADC_FIFOS</displayName>
    <description>ADC FIFO Status Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_RXDATA</name>
    <displayName>AC_ADC_RXDATA</displayName>
    <description>ADC RX Data Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_CNT</name>
    <displayName>AC_ADC_CNT</displayName>
    <description>ADC RX Counter Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DG</name>
    <displayName>AC_ADC_DG</displayName>
    <description>ADC Debug Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ADC_DIG_CTRL</name>
    <displayName>ADC_DIG_CTRL</displayName>
    <description>ADC Digtial Control Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VRA1SPEEDUP_DOWN_CTRL</name>
    <displayName>VRA1SPEEDUP_DOWN_CTRL</displayName>
    <description>VRA1 Speedup Down Control Register</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DAP_CTRL</name>
    <displayName>AC_DAC_DAP_CTRL</displayName>
    <description>DAC DAP Control Register</description>
    <addressOffset>0x0F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAP_CTR</name>
    <displayName>AC_ADC_DAP_CTR</displayName>
    <description>ADC DAP Control Register</description>
    <addressOffset>0x0F8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HHPFC</name>
    <displayName>AC_DAC_DRC_HHPFC</displayName>
    <description>DAC DRC High HPF Coef Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LHPFC</name>
    <displayName>AC_DAC_DRC_LHPFC</displayName>
    <description>DAC DRC Low HPF Coef Register</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_CTRL</name>
    <displayName>AC_DAC_DRC_CTRL</displayName>
    <description>DAC DRC Control Register</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LPFHAT</name>
    <displayName>AC_DAC_DRC_LPFHAT</displayName>
    <description>DAC DRC Left Peak Filter High Attack Time Coef Register</description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LPFLAT</name>
    <displayName>AC_DAC_DRC_LPFLAT</displayName>
    <description>DAC DRC Left Peak Filter Low Attack Time Coef Register</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_RPFHAT</name>
    <displayName>AC_DAC_DRC_RPFHAT</displayName>
    <description>DAC DRC Right Peak Filter High Attack Time Coef Register</description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_RPFLAT</name>
    <displayName>AC_DAC_DRC_RPFLAT</displayName>
    <description>DAC DRC Peak Filter Low Attack Time Coef Register</description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LPFHRT</name>
    <displayName>AC_DAC_DRC_LPFHRT</displayName>
    <description>DAC DRC Left Peak Filter High Release Time Coef Register</description>
    <addressOffset>0x11C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LPFLRT</name>
    <displayName>AC_DAC_DRC_LPFLRT</displayName>
    <description>DAC DRC Left Peak Filter Low Release Time Coef Register</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_RPFHRT</name>
    <displayName>AC_DAC_DRC_RPFHRT</displayName>
    <description>DAC DRC Right Peak filter High Release Time Coef Register</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_RPFLRT</name>
    <displayName>AC_DAC_DRC_RPFLRT</displayName>
    <description>DAC DRC Right Peak filter Low Release Time Coef Register</description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LRMSHAT</name>
    <displayName>AC_DAC_DRC_LRMSHAT</displayName>
    <description>DAC DRC Left RMS Filter High Coef Register</description>
    <addressOffset>0x12C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LRMSLAT</name>
    <displayName>AC_DAC_DRC_LRMSLAT</displayName>
    <description>DAC DRC Left RMS Filter Low Coef Register</description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_RRMSHAT</name>
    <displayName>AC_DAC_DRC_RRMSHAT</displayName>
    <description>DAC DRC Right RMS Filter High Coef Register</description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_RRMSLAT</name>
    <displayName>AC_DAC_DRC_RRMSLAT</displayName>
    <description>DAC DRC Right RMS Filter Low Coef Register</description>
    <addressOffset>0x138</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HCT</name>
    <displayName>AC_DAC_DRC_HCT</displayName>
    <description>DAC DRC Compressor Threshold High Setting Register</description>
    <addressOffset>0x13C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LCT</name>
    <displayName>AC_DAC_DRC_LCT</displayName>
    <description>DAC DRC Compressor Slope High Setting Register</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HKC</name>
    <displayName>AC_DAC_DRC_HKC</displayName>
    <description>DAC DRC Compressor Slope High Setting Register</description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LKC</name>
    <displayName>AC_DAC_DRC_LKC</displayName>
    <description>DAC DRC Compressor Slope Low Setting Register</description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HOPC</name>
    <displayName>AC_DAC_DRC_HOPC</displayName>
    <description>DAC DRC Compresso</description>
    <addressOffset>0x14C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LOPC</name>
    <displayName>AC_DAC_DRC_LOPC</displayName>
    <description>DAC DRC Compressor Low Output at Compressor Threshold Register</description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HLT</name>
    <displayName>AC_DAC_DRC_HLT</displayName>
    <description>DAC DRC Limiter Threshold High Setting Register</description>
    <addressOffset>0x154</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LLT</name>
    <displayName>AC_DAC_DRC_LLT</displayName>
    <description>DAC DRC Limiter Threshold Low Setting Register</description>
    <addressOffset>0x158</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HKl</name>
    <displayName>AC_DAC_DRC_HKl</displayName>
    <description>DAC DRC Limiter Slope High Setting Register</description>
    <addressOffset>0x15C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LKl</name>
    <displayName>AC_DAC_DRC_LKl</displayName>
    <description>DAC DRC Limiter Slope Low Setting Register</description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HOPL</name>
    <displayName>AC_DAC_DRC_HOPL</displayName>
    <description>DAC DRC Limiter High Output at Limiter Threshold</description>
    <addressOffset>0x164</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LOPL</name>
    <displayName>AC_DAC_DRC_LOPL</displayName>
    <description>DAC DRC Limiter Low Output at Limiter Threshold</description>
    <addressOffset>0x168</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HET</name>
    <displayName>AC_DAC_DRC_HET</displayName>
    <description>DAC DRC Expander Threshold High Setting Register</description>
    <addressOffset>0x16C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LET</name>
    <displayName>AC_DAC_DRC_LET</displayName>
    <description>DAC DRC Expander Threshold Low Setting Register</description>
    <addressOffset>0x170</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HKE</name>
    <displayName>AC_DAC_DRC_HKE</displayName>
    <description>DAC DRC Expander Slope High Setting Register</description>
    <addressOffset>0x174</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LKE</name>
    <displayName>AC_DAC_DRC_LKE</displayName>
    <description>DAC DRC Expander Slope Low Setting Register</description>
    <addressOffset>0x178</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HOPE</name>
    <displayName>AC_DAC_DRC_HOPE</displayName>
    <description>DAC DRC Expander High Output at Expander Threshold</description>
    <addressOffset>0x17C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LOPE</name>
    <displayName>AC_DAC_DRC_LOPE</displayName>
    <description>DAC DRC Expander Low Output at Expander Threshold</description>
    <addressOffset>0x180</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HKN</name>
    <displayName>AC_DAC_DRC_HKN</displayName>
    <description>DAC DRC Linear Slope High Setting Register</description>
    <addressOffset>0x184</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_LKN</name>
    <displayName>AC_DAC_DRC_LKN</displayName>
    <description>DAC DRC Linear Slope Low Setting Register</description>
    <addressOffset>0x188</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_SFHAT</name>
    <displayName>AC_DAC_DRC_SFHAT</displayName>
    <description>DAC DRC Smooth filter Gain High Attack Time Coef Register</description>
    <addressOffset>0x18C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_SFLAT</name>
    <displayName>AC_DAC_DRC_SFLAT</displayName>
    <description>DAC DRC Smooth filter Gain Low Attack Time Coef Register</description>
    <addressOffset>0x190</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_SFHRT</name>
    <displayName>AC_DAC_DRC_SFHRT</displayName>
    <description>DAC DRC Smooth filter Gain High Release Time Coef Register</description>
    <addressOffset>0x194</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_SFLRT</name>
    <displayName>AC_DAC_DRC_SFLRT</displayName>
    <description>DAC DRC Smooth filter Gain Low Release Time Coef Register</description>
    <addressOffset>0x198</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_MXGHS</name>
    <displayName>AC_DAC_DRC_MXGHS</displayName>
    <description>DAC DRC MAX Gain High Setting Register</description>
    <addressOffset>0x19C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_MXGLS</name>
    <displayName>AC_DAC_DRC_MXGLS</displayName>
    <description>DAC DRC MAX Gain Low Setting Register</description>
    <addressOffset>0x1A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_MNGHS</name>
    <displayName>AC_DAC_DRC_MNGHS</displayName>
    <description>DAC DRC MIN Gain High Setting Register</description>
    <addressOffset>0x1A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_MNGLS</name>
    <displayName>AC_DAC_DRC_MNGLS</displayName>
    <description>DAC DRC MIN Gain Low Setting Register</description>
    <addressOffset>0x1A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_EPSHC</name>
    <displayName>AC_DAC_DRC_EPSHC</displayName>
    <description>DAC DRC Expander Smooth Time High Coef Register</description>
    <addressOffset>0x1AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_EPSLC</name>
    <displayName>AC_DAC_DRC_EPSLC</displayName>
    <description>DAC DRC Expander Smooth Time Low Coef Register</description>
    <addressOffset>0x1B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HPFHGAIN</name>
    <displayName>AC_DAC_DRC_HPFHGAIN</displayName>
    <description>DAC DRC HPF Gain High Coef Register</description>
    <addressOffset>0x1B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DRC_HPFLGAIN</name>
    <displayName>AC_DAC_DRC_HPFLGAIN</displayName>
    <description>DAC DRC HPF Gain Low Coef Register</description>
    <addressOffset>0x1BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HHPFC</name>
    <displayName>AC_ADC_DRC_HHPFC</displayName>
    <description>ADC DRC High HPF Coef Register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LHPFC</name>
    <displayName>AC_ADC_DRC_LHPFC</displayName>
    <description>ADC DRC Low HPF Coef Register</description>
    <addressOffset>0x204</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_CTRL</name>
    <displayName>AC_ADC_DRC_CTRL</displayName>
    <description>ADC DRC Control Register</description>
    <addressOffset>0x208</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LPFHAT</name>
    <displayName>AC_ADC_DRC_LPFHAT</displayName>
    <description>ADC DRC Left Peak Filter High Attack Time Coef Register</description>
    <addressOffset>0x20C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LPFLAT</name>
    <displayName>AC_ADC_DRC_LPFLAT</displayName>
    <description>ADC DRC Left Peak Filter Low Attack Time Coef Register</description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_RPFHAT</name>
    <displayName>AC_ADC_DRC_RPFHAT</displayName>
    <description>ADC DRC Right Peak Filter High Attack Time Coef Register</description>
    <addressOffset>0x214</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_RPFLAT</name>
    <displayName>AC_ADC_DRC_RPFLAT</displayName>
    <description>ADC DRC Right Peak Filter Low Attack Time Coef Register</description>
    <addressOffset>0x218</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LPFHRT</name>
    <displayName>AC_ADC_DRC_LPFHRT</displayName>
    <description>ADC DRC Left Peak Filter High Release Time Coef Register</description>
    <addressOffset>0x21C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LPFLRT</name>
    <displayName>AC_ADC_DRC_LPFLRT</displayName>
    <description>ADC DRC Left Peak Filter Low Release Time Coef Register</description>
    <addressOffset>0x220</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_RPFHRT</name>
    <displayName>AC_ADC_DRC_RPFHRT</displayName>
    <description>ADC DRC Right Peak Filter High Release Time Coef Register</description>
    <addressOffset>0x224</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_RPFLRT</name>
    <displayName>AC_ADC_DRC_RPFLRT</displayName>
    <description>ADC DRC Right Peak Filter Low Release Time Coef Register</description>
    <addressOffset>0x228</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LRMSHAT</name>
    <displayName>AC_ADC_DRC_LRMSHAT</displayName>
    <description>ADC DRC Left RMS Filter High Coef Register</description>
    <addressOffset>0x22C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LRMSLAT</name>
    <displayName>AC_ADC_DRC_LRMSLAT</displayName>
    <description>ADC DRC Left RMS Filter Low Coef Register</description>
    <addressOffset>0x230</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_RRMSHAT</name>
    <displayName>AC_ADC_DRC_RRMSHAT</displayName>
    <description>ADC DRC Right RMS Filter High Coef Register</description>
    <addressOffset>0x234</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_RRMSLAT</name>
    <displayName>AC_ADC_DRC_RRMSLAT</displayName>
    <description>ADC DRC Right RMS Filter Low Coef Register</description>
    <addressOffset>0x238</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HCT</name>
    <displayName>AC_ADC_DRC_HCT</displayName>
    <description>ADC DRC Compressor Threshold High Setting Register</description>
    <addressOffset>0x23C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LCT</name>
    <displayName>AC_ADC_DRC_LCT</displayName>
    <description>ADC DRC Compressor Slope High Setting Register</description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HKC</name>
    <displayName>AC_ADC_DRC_HKC</displayName>
    <description>ADC DRC Compressor Slope High Setting Register</description>
    <addressOffset>0x244</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LKC</name>
    <displayName>AC_ADC_DRC_LKC</displayName>
    <description>ADC DRC Compressor Slope Low Setting Register</description>
    <addressOffset>0x248</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HOPC</name>
    <displayName>AC_ADC_DRC_HOPC</displayName>
    <description>ADC DRC Compressor High Output at Compressor Threshold Register</description>
    <addressOffset>0x24C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LOPC</name>
    <displayName>AC_ADC_DRC_LOPC</displayName>
    <description>ADC DRC Compressor Low Output at Compressor Threshold Register</description>
    <addressOffset>0x250</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HLT</name>
    <displayName>AC_ADC_DRC_HLT</displayName>
    <description>ADC DRC Limiter Threshold High Setting Register</description>
    <addressOffset>0x254</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LLT</name>
    <displayName>AC_ADC_DRC_LLT</displayName>
    <description>ADC DRC Limiter Threshold Low Setting Register</description>
    <addressOffset>0x258</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HKl</name>
    <displayName>AC_ADC_DRC_HKl</displayName>
    <description>ADC DRC Limiter Slope High Setting Register</description>
    <addressOffset>0x25C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LKl</name>
    <displayName>AC_ADC_DRC_LKl</displayName>
    <description>ADC DRC Limiter Slope Low Setting Register</description>
    <addressOffset>0x260</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HOPL</name>
    <displayName>AC_ADC_DRC_HOPL</displayName>
    <description>ADC DRC Limiter High Output at Limiter Threshold</description>
    <addressOffset>0x264</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LOPL</name>
    <displayName>AC_ADC_DRC_LOPL</displayName>
    <description>ADC DRC Limiter Low Output at Limiter Threshold</description>
    <addressOffset>0x268</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HET</name>
    <displayName>AC_ADC_DRC_HET</displayName>
    <description>ADC DRC Expander Threshold High Setting Register</description>
    <addressOffset>0x26C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LET</name>
    <displayName>AC_ADC_DRC_LET</displayName>
    <description>ADC DRC Expander Threshold Low Setting Register</description>
    <addressOffset>0x270</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HKE</name>
    <displayName>AC_ADC_DRC_HKE</displayName>
    <description>ADC DRC Expander Slope High Setting Register</description>
    <addressOffset>0x274</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LKE</name>
    <displayName>AC_ADC_DRC_LKE</displayName>
    <description>ADC DRC Expander Slope Low Setting Register</description>
    <addressOffset>0x278</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HOPE</name>
    <displayName>AC_ADC_DRC_HOPE</displayName>
    <description>ADC DRC Expander High Output at Expander Threshold</description>
    <addressOffset>0x27C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LOPE</name>
    <displayName>AC_ADC_DRC_LOPE</displayName>
    <description>ADC DRC Expander Low Output at Expander Threshold</description>
    <addressOffset>0x280</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HKN</name>
    <displayName>AC_ADC_DRC_HKN</displayName>
    <description>ADC DRC Linear Slope High Setting Register</description>
    <addressOffset>0x284</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_LKN</name>
    <displayName>AC_ADC_DRC_LKN</displayName>
    <description>ADC DRC Linear Slope Low Setting Register</description>
    <addressOffset>0x288</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_SFHAT</name>
    <displayName>AC_ADC_DRC_SFHAT</displayName>
    <description>ADC DRC Smooth filter Gain High Attack Time Coef Register</description>
    <addressOffset>0x28C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_SFLAT</name>
    <displayName>AC_ADC_DRC_SFLAT</displayName>
    <description>ADC DRC Smooth filter Gain Low Attack Time Coef Register</description>
    <addressOffset>0x290</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_SFHRT</name>
    <displayName>AC_ADC_DRC_SFHRT</displayName>
    <description>ADC DRC Smooth filter Gain High Release Time Coef Register</description>
    <addressOffset>0x294</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_SFLRT</name>
    <displayName>AC_ADC_DRC_SFLRT</displayName>
    <description>ADC DRC Smooth filter Gain Low Release Time Coef Register</description>
    <addressOffset>0x298</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_MXGHS</name>
    <displayName>AC_ADC_DRC_MXGHS</displayName>
    <description>ADC DRC MAX Gain High Setting Register</description>
    <addressOffset>0x29C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_MXGLS</name>
    <displayName>AC_ADC_DRC_MXGLS</displayName>
    <description>ADC DRC MAX Gain Low Setting Register</description>
    <addressOffset>0x2A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_MNGHS</name>
    <displayName>AC_ADC_DRC_MNGHS</displayName>
    <description>ADC DRC MIN Gain High Setting Register</description>
    <addressOffset>0x2A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_MNGLS</name>
    <displayName>AC_ADC_DRC_MNGLS</displayName>
    <description>ADC DRC MIN Gain Low Setting Register</description>
    <addressOffset>0x2A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_EPSHC</name>
    <displayName>AC_ADC_DRC_EPSHC</displayName>
    <description>ADC DRC Expander Smooth Time High Coef Register</description>
    <addressOffset>0x2AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_EPSLC</name>
    <displayName>AC_ADC_DRC_EPSLC</displayName>
    <description>ADC DRC Expander Smooth Time Low Coef Register</description>
    <addressOffset>0x2B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HPFHGAIN</name>
    <displayName>AC_ADC_DRC_HPFHGAIN</displayName>
    <description>ADC DRC HPF Gain High Coef Register</description>
    <addressOffset>0x2B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DRC_HPFLGAIN</name>
    <displayName>AC_ADC_DRC_HPFLGAIN</displayName>
    <description>ADC DRC HPF Gain Low Coef Register</description>
    <addressOffset>0x2BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ADC1_REG</name>
    <displayName>ADC1_REG</displayName>
    <description>ADC1 Analog Control Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ADC2_REG</name>
    <displayName>ADC2_REG</displayName>
    <description>ADC2 Analog Control Register</description>
    <addressOffset>0x304</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ADC3_REG</name>
    <displayName>ADC3_REG</displayName>
    <description>ADC3 Analog Control Register</description>
    <addressOffset>0x308</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DAC_REG</name>
    <displayName>DAC_REG</displayName>
    <description>DAC Analog Control Register</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MICBIAS_REG</name>
    <displayName>MICBIAS_REG</displayName>
    <description>MICBIAS Analog Control Register</description>
    <addressOffset>0x318</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RAMP_REG</name>
    <displayName>RAMP_REG</displayName>
    <description>BIAS Analog Control Register</description>
    <addressOffset>0x31C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BIAS_REG</name>
    <displayName>BIAS_REG</displayName>
    <description>BIAS Analog Control Register</description>
    <addressOffset>0x320</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HMIC_CTRL</name>
    <displayName>HMIC_CTRL</displayName>
    <description>* HMIC Control Register</description>
    <addressOffset>0x328</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HMIC_STS</name>
    <displayName>HMIC_STS</displayName>
    <description>* HMIC Status Register (</description>
    <addressOffset>0x32C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ADC5_REG</name>
    <displayName>ADC5_REG</displayName>
    <description>ADC5 Analog Control Register</description>
    <addressOffset>0x330</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HP2_REG</name>
    <displayName>HP2_REG</displayName>
    <description>* Headphone2 Analog Control Register</description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>POWER_REG</name>
    <displayName>POWER_REG</displayName>
    <description>* POWER Analog Control Register</description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ADC_CUR_REG</name>
    <displayName>ADC_CUR_REG</displayName>
    <description>* ADC Current Analog Control Register</description>
    <addressOffset>0x34C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TWI0</name>
  <description></description>
  <baseAddress>0x02502000</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>25</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>26</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>27</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>28</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>TWI_ADDR</name>
    <displayName>TWI_ADDR</displayName>
    <description>TWI Slave Address Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_XADDR</name>
    <displayName>TWI_XADDR</displayName>
    <description>TWI Extended Slave Address Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DATA</name>
    <displayName>TWI_DATA</displayName>
    <description>TWI Data Byte Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_CNTR</name>
    <displayName>TWI_CNTR</displayName>
    <description>TWI Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_STAT</name>
    <displayName>TWI_STAT</displayName>
    <description>TWI Status Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_CCR</name>
    <displayName>TWI_CCR</displayName>
    <description>TWI Clock Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_SRST</name>
    <displayName>TWI_SRST</displayName>
    <description>TWI Software Reset Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_EFR</name>
    <displayName>TWI_EFR</displayName>
    <description>TWI Enhance Feature Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_LCR</name>
    <displayName>TWI_LCR</displayName>
    <description>TWI Line Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_CTRL</name>
    <displayName>TWI_DRV_CTRL</displayName>
    <description>TWI_DRV Control Register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_CFG</name>
    <displayName>TWI_DRV_CFG</displayName>
    <description>TWI_DRV Transmission Configuration Register</description>
    <addressOffset>0x204</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_SLV</name>
    <displayName>TWI_DRV_SLV</displayName>
    <description>TWI_DRV Slave ID Register</description>
    <addressOffset>0x208</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_FMT</name>
    <displayName>TWI_DRV_FMT</displayName>
    <description>TWI_DRV Packet Format Register</description>
    <addressOffset>0x20C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_BUS_CTRL</name>
    <displayName>TWI_DRV_BUS_CTRL</displayName>
    <description>TWI_DRV Bus Control Register</description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_INT_CTRL</name>
    <displayName>TWI_DRV_INT_CTRL</displayName>
    <description>TWI_DRV Interrupt Control Register</description>
    <addressOffset>0x214</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_DMA_CFG</name>
    <displayName>TWI_DRV_DMA_CFG</displayName>
    <description>TWI_DRV DMA Configure Register</description>
    <addressOffset>0x218</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_FIFO_CON</name>
    <displayName>TWI_DRV_FIFO_CON</displayName>
    <description>TWI_DRV FIFO Content Register</description>
    <addressOffset>0x21C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_SEND_FIFO_ACC</name>
    <displayName>TWI_DRV_SEND_FIFO_ACC</displayName>
    <description>TWI_DRV Send Data FIFO Access Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_RECV_FIFO_ACC</name>
    <displayName>TWI_DRV_RECV_FIFO_ACC</displayName>
    <description>TWI_DRV Receive Data FIFO Access Register</description>
    <addressOffset>0x304</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>TWI1</name>
  <baseAddress>0x02502400</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>25</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>26</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>27</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>28</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>TWI2</name>
  <baseAddress>0x02502800</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>25</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>26</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>27</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>28</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>TWI3</name>
  <baseAddress>0x02502C00</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>25</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>26</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>27</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>28</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>SPI0</name>
  <description>Serial Peripheral Interface</description>
  <baseAddress>0x04025000</baseAddress>
  <interrupt>
   <name>SPI0</name>
   <value>31</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>SPI_GCR</name>
    <displayName>SPI_GCR</displayName>
    <description>SPI Global Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_TCR</name>
    <displayName>SPI_TCR</displayName>
    <description>SPI Transfer Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_IER</name>
    <displayName>SPI_IER</displayName>
    <description>SPI Interrupt Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_ISR</name>
    <displayName>SPI_ISR</displayName>
    <description>SPI Interrupt Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_FCR</name>
    <displayName>SPI_FCR</displayName>
    <description>SPI FIFO Control Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_FSR</name>
    <displayName>SPI_FSR</displayName>
    <description>SPI FIFO Status Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_WCR</name>
    <displayName>SPI_WCR</displayName>
    <description>SPI Wait Clock Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_SAMP_DL</name>
    <displayName>SPI_SAMP_DL</displayName>
    <description>SPI Sample Delay Control Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_MBC</name>
    <displayName>SPI_MBC</displayName>
    <description>SPI Master Burst Counter Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_MTC</name>
    <displayName>SPI_MTC</displayName>
    <description>SPI Master Transmit Counter Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_BCC</name>
    <displayName>SPI_BCC</displayName>
    <description>SPI Master Burst Control Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_BATCR</name>
    <displayName>SPI_BATCR</displayName>
    <description>SPI Bit-Aligned Transfer Configure Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_BA_CCR</name>
    <displayName>SPI_BA_CCR</displayName>
    <description>SPI Bit-Aligned Clock Configuration Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_TBR</name>
    <displayName>SPI_TBR</displayName>
    <description>SPI TX Bit Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_RBR</name>
    <displayName>SPI_RBR</displayName>
    <description>SPI RX Bit Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_NDMA_MODE_CTL</name>
    <displayName>SPI_NDMA_MODE_CTL</displayName>
    <description>SPI Normal DMA Mode Control Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_TXD</name>
    <displayName>SPI_TXD</displayName>
    <description>SPI TX Data Register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_RXD</name>
    <displayName>SPI_RXD</displayName>
    <description>SPI RX Data Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CIR_RX</name>
  <description></description>
  <baseAddress>0x07040000</baseAddress>
  <registers>
   <register>
    <name>CIR_CTL</name>
    <displayName>CIR_CTL</displayName>
    <description>CIR Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_RXPCFG</name>
    <displayName>CIR_RXPCFG</displayName>
    <description>CIR Receiver Pulse Configure Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_RXFIFO</name>
    <displayName>CIR_RXFIFO</displayName>
    <description>CIR Receiver FIFO Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_RXINT</name>
    <displayName>CIR_RXINT</displayName>
    <description>CIR Receiver Interrupt Control Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_RXSTA</name>
    <displayName>CIR_RXSTA</displayName>
    <description>CIR Receiver Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_RXCFG</name>
    <displayName>CIR_RXCFG</displayName>
    <description>CIR Receiver Configure Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CIR_TX</name>
  <description></description>
  <baseAddress>0x02003000</baseAddress>
  <registers>
   <register>
    <name>CIR_TGLR</name>
    <displayName>CIR_TGLR</displayName>
    <description>CIR Transmit Global Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_TMCR</name>
    <displayName>CIR_TMCR</displayName>
    <description>CIR Transmit Modulation Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_TCR</name>
    <displayName>CIR_TCR</displayName>
    <description>CIR Transmit Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_IDC_H</name>
    <displayName>CIR_IDC_H</displayName>
    <description>CIR Transmit Idle Duration Threshold High Bit Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_IDC_L</name>
    <displayName>CIR_IDC_L</displayName>
    <description>CIR Transmit Idle Duration Threshold Low Bit Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_TICR_H</name>
    <displayName>CIR_TICR_H</displayName>
    <description>CIR Transmit Idle Counter High Bit Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_TICR_L</name>
    <displayName>CIR_TICR_L</displayName>
    <description>CIR Transmit Idle Counter Low Bit Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_TEL</name>
    <displayName>CIR_TEL</displayName>
    <description>CIR TX FIFO Empty Level Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_TXINT</name>
    <displayName>CIR_TXINT</displayName>
    <description>CIR Transmit Interrupt Control Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_TAC</name>
    <displayName>CIR_TAC</displayName>
    <description>CIR Transmit FIFO Available Counter Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_TXSTA</name>
    <displayName>CIR_TXSTA</displayName>
    <description>CIR Transmit Status Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_TXT</name>
    <displayName>CIR_TXT</displayName>
    <description>CIR Transmit Threshold Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_DMA</name>
    <displayName>CIR_DMA</displayName>
    <description>CIR DMA Control Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_TXFIFO</name>
    <displayName>CIR_TXFIFO</displayName>
    <description>CIR Transmit FIFO Data Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>LEDC</name>
  <description>LED Lamp Controller</description>
  <baseAddress>0x02008000</baseAddress>
  <interrupt>
   <name>LEDC</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>LEDC_CTRL_REG</name>
    <displayName>LEDC_CTRL_REG</displayName>
    <description>LEDC Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LED_T01_TIMING_CTRL_REG</name>
    <displayName>LED_T01_TIMING_CTRL_REG</displayName>
    <description>LEDC T0 & T1 Timing Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LEDC_DATA_FINISH_CNT_REG</name>
    <displayName>LEDC_DATA_FINISH_CNT_REG</displayName>
    <description>LEDC Data Finish Counter Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LED_RESET_TIMING_CTRL_REG</name>
    <displayName>LED_RESET_TIMING_CTRL_REG</displayName>
    <description>LEDC Reset Timing Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LEDC_WAIT_TIME0_CTRL_REG</name>
    <displayName>LEDC_WAIT_TIME0_CTRL_REG</displayName>
    <description>LEDC Wait Time0 Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LEDC_DATA_REG</name>
    <displayName>LEDC_DATA_REG</displayName>
    <description>LEDC Data Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LEDC_DMA_CTRL_REG</name>
    <displayName>LEDC_DMA_CTRL_REG</displayName>
    <description>LEDC DMA Control Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LEDC_INT_CTRL_REG</name>
    <displayName>LEDC_INT_CTRL_REG</displayName>
    <description>LEDC Interrupt Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LEDC_INT_STS_REG</name>
    <displayName>LEDC_INT_STS_REG</displayName>
    <description>LEDC Interrupt Status Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LEDC_WAIT_TIME1_CTRL_REG</name>
    <displayName>LEDC_WAIT_TIME1_CTRL_REG</displayName>
    <description>LEDC Wait Time1 Control Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>32</dim>
    <addressOffset>0x00000030</addressOffset>
    <register>
     <name>LEDC_FIFO_DATA_REG</name>
     <displayName>LEDC_FIFO_DATA_REG</displayName>
     <description>LEDC FIFO Data Registers array</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>TPADC</name>
  <description></description>
  <baseAddress>0x02009C00</baseAddress>
  <interrupt>
   <name>TPADC</name>
   <value>78</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>TP_CTRL_REG0</name>
    <displayName>TP_CTRL_REG0</displayName>
    <description>TP Control Register 0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_CTRL_REG1</name>
    <displayName>TP_CTRL_REG1</displayName>
    <description>TP Control Register 1</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_CTRL_REG2</name>
    <displayName>TP_CTRL_REG2</displayName>
    <description>TP Control Register 2</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_CTRL_REG3</name>
    <displayName>TP_CTRL_REG3</displayName>
    <description>TP Control Register 3</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_INT_FIFO_CTRL_REG</name>
    <displayName>TP_INT_FIFO_CTRL_REG</displayName>
    <description>TP Interrupt FIFO Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_INT_FIFO_STAT_REG</name>
    <displayName>TP_INT_FIFO_STAT_REG</displayName>
    <description>TP Interrupt FIFO Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_CALI_DATA_REG</name>
    <displayName>TP_CALI_DATA_REG</displayName>
    <description>TP Calibration Data Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_DATA_REG</name>
    <displayName>TP_DATA_REG</displayName>
    <description>TP Data Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>GPADC</name>
  <description></description>
  <baseAddress>0x02009000</baseAddress>
  <interrupt>
   <name>GPADC</name>
   <value>73</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>GP_SR_CON</name>
    <displayName>GP_SR_CON</displayName>
    <description>GPADC Sample Rate Configure Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CTRL</name>
    <displayName>GP_CTRL</displayName>
    <description>GPADC Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CS_EN</name>
    <displayName>GP_CS_EN</displayName>
    <description>GPADC Compare and Select Enable Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_FIFO_INTC</name>
    <displayName>GP_FIFO_INTC</displayName>
    <description>GPADC FIFO Interrupt Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_FIFO_INTS</name>
    <displayName>GP_FIFO_INTS</displayName>
    <description>GPADC FIFO Interrupt Status Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_FIFO_DATA</name>
    <displayName>GP_FIFO_DATA</displayName>
    <description>GPADC FIFO Data Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CDATA</name>
    <displayName>GP_CDATA</displayName>
    <description>GPADC Calibration Data Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATAL_INTC</name>
    <displayName>GP_DATAL_INTC</displayName>
    <description>GPADC Data Low Interrupt Configure Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATAH_INTC</name>
    <displayName>GP_DATAH_INTC</displayName>
    <description>GPADC Data High Interrupt Configure Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATA_INTC</name>
    <displayName>GP_DATA_INTC</displayName>
    <description>GPADC Data Interrupt Configure Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATAL_INTS</name>
    <displayName>GP_DATAL_INTS</displayName>
    <description>GPADC Data Low Interrupt Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATAH_INTS</name>
    <displayName>GP_DATAH_INTS</displayName>
    <description>GPADC Data High Interrupt Status Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATA_INTS</name>
    <displayName>GP_DATA_INTS</displayName>
    <description>GPADC Data Interrupt Status Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CH0_CMP_DATA</name>
    <displayName>GP_CH0_CMP_DATA</displayName>
    <description>GPADC CH0 Compare Data Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CH0_DATA</name>
    <displayName>GP_CH0_DATA</displayName>
    <description>GPADC CH0 Data Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>SPI_DBI</name>
  <description>Serial Peripheral Interface</description>
  <baseAddress>0x04026000</baseAddress>
  <interrupt>
   <name>SPI1</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>SPI_GCR</name>
    <displayName>SPI_GCR</displayName>
    <description>SPI Global Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_TCR</name>
    <displayName>SPI_TCR</displayName>
    <description>SPI Transfer Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_IER</name>
    <displayName>SPI_IER</displayName>
    <description>SPI Interrupt Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_ISR</name>
    <displayName>SPI_ISR</displayName>
    <description>SPI Interrupt Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_FCR</name>
    <displayName>SPI_FCR</displayName>
    <description>SPI FIFO Control Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_FSR</name>
    <displayName>SPI_FSR</displayName>
    <description>SPI FIFO Status Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_WCR</name>
    <displayName>SPI_WCR</displayName>
    <description>SPI Wait Clock Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_SAMP_DL</name>
    <displayName>SPI_SAMP_DL</displayName>
    <description>SPI Sample Delay Control Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_MBC</name>
    <displayName>SPI_MBC</displayName>
    <description>SPI Master Burst Counter Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_MTC</name>
    <displayName>SPI_MTC</displayName>
    <description>SPI Master Transmit Counter Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_BCC</name>
    <displayName>SPI_BCC</displayName>
    <description>SPI Master Burst Control Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_BATCR</name>
    <displayName>SPI_BATCR</displayName>
    <description>SPI Bit-Aligned Transfer Configure Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_BA_CCR</name>
    <displayName>SPI_BA_CCR</displayName>
    <description>SPI Bit-Aligned Clock Configuration Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_TBR</name>
    <displayName>SPI_TBR</displayName>
    <description>SPI TX Bit Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_RBR</name>
    <displayName>SPI_RBR</displayName>
    <description>SPI RX Bit Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_NDMA_MODE_CTL</name>
    <displayName>SPI_NDMA_MODE_CTL</displayName>
    <description>SPI Normal DMA Mode Control Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBI_CTL_0</name>
    <displayName>DBI_CTL_0</displayName>
    <description>DBI Control Register 0</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBI_CTL_1</name>
    <displayName>DBI_CTL_1</displayName>
    <description>DBI Control Register 1</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBI_CTL_2</name>
    <displayName>DBI_CTL_2</displayName>
    <description>DBI Control Register 2</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBI_TIMER</name>
    <displayName>DBI_TIMER</displayName>
    <description>DBI Timer Control Register</description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBI_VIDEO_SZIE</name>
    <displayName>DBI_VIDEO_SZIE</displayName>
    <description>DBI Video Size Configuration Register</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBI_INT</name>
    <displayName>DBI_INT</displayName>
    <description>DBI Interrupt Register</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBI_DEBUG_0</name>
    <displayName>DBI_DEBUG_0</displayName>
    <description>DBI BEBUG 0 Register</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBI_DEBUG_1</name>
    <displayName>DBI_DEBUG_1</displayName>
    <description>DBI BEBUG 1 Register</description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_TXD</name>
    <displayName>SPI_TXD</displayName>
    <description>SPI TX Data register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_RXD</name>
    <displayName>SPI_RXD</displayName>
    <description>SPI RX Data register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CE_NS</name>
  <description></description>
  <baseAddress>0x03040000</baseAddress>
  <interrupt>
   <name>CE_NS</name>
   <value>68</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>CE_TDA</name>
    <displayName>CE_TDA</displayName>
    <description>Task Descriptor Address</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_ICR</name>
    <displayName>CE_ICR</displayName>
    <description>Interrupt Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_ISR</name>
    <displayName>CE_ISR</displayName>
    <description>Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_TLR</name>
    <displayName>CE_TLR</displayName>
    <description>Task Load Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_TSR</name>
    <displayName>CE_TSR</displayName>
    <description>Task Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_ESR</name>
    <displayName>CE_ESR</displayName>
    <description>Error Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_CSA</name>
    <displayName>CE_CSA</displayName>
    <description>DMA Current Source Address</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_CDA</name>
    <displayName>CE_CDA</displayName>
    <description>DMA Current Destination Address</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_TPR</name>
    <displayName>CE_TPR</displayName>
    <description>Throughput Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="CE_NS">
  <name>CE_S</name>
  <baseAddress>0x03040800</baseAddress>
  <interrupt>
   <name>CE_NS</name>
   <value>68</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>RTC</name>
  <description>Real Time Clock</description>
  <baseAddress>0x07090000</baseAddress>
  <registers>
   <register>
    <name>LOSC_CTRL_REG</name>
    <displayName>LOSC_CTRL_REG</displayName>
    <description>Low Oscillator Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LOSC_AUTO_SWT_STA_REG</name>
    <displayName>LOSC_AUTO_SWT_STA_REG</displayName>
    <description>Low Oscillator Auto Switch Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>INTOSC_CLK_PRESCAL_REG</name>
    <displayName>INTOSC_CLK_PRESCAL_REG</displayName>
    <description>Internal OSC Clock Pre-scaler Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTC_DAY_REG</name>
    <displayName>RTC_DAY_REG</displayName>
    <description>RTC Year-Month-Day Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTC_HH_MM_SS_REG</name>
    <displayName>RTC_HH_MM_SS_REG</displayName>
    <description>RTC Hour-Minute-Second Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_DAY_SET_REG</name>
    <displayName>ALARM0_DAY_SET_REG</displayName>
    <description>Alarm 0 Day Setting Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_CUR_VLU_REG</name>
    <displayName>ALARM0_CUR_VLU_REG</displayName>
    <description>Alarm 0 Counter Current Value Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_ENABLE_REG</name>
    <displayName>ALARM0_ENABLE_REG</displayName>
    <description>Alarm 0 Enable Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_IRQ_EN</name>
    <displayName>ALARM0_IRQ_EN</displayName>
    <description>Alarm 0 IRQ Enable Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_IRQ_STA_REG</name>
    <displayName>ALARM0_IRQ_STA_REG</displayName>
    <description>Alarm 0 IRQ Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM_CONFIG_REG</name>
    <displayName>ALARM_CONFIG_REG</displayName>
    <description>Alarm Configuration Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>F32K_FOUT_CTRL_GATING_REG</name>
    <displayName>F32K_FOUT_CTRL_GATING_REG</displayName>
    <description>32K Fanout Control Gating Register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000100</addressOffset>
    <register>
     <name>GP_DATA_REG</name>
     <displayName>GP_DATA_REG</displayName>
     <description>General Purpose Register (N=0 to 7)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>FBOOT_INFO_REG0</name>
    <displayName>FBOOT_INFO_REG0</displayName>
    <description>Fast Boot Information Register0</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FBOOT_INFO_REG1</name>
    <displayName>FBOOT_INFO_REG1</displayName>
    <description>Fast Boot Information Register1</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DCXO_CTRL_REG</name>
    <displayName>DCXO_CTRL_REG</displayName>
    <description>DCXO Control Register</description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTC_VIO_REG</name>
    <displayName>RTC_VIO_REG</displayName>
    <description>RTC_VIO Regulation Register</description>
    <addressOffset>0x190</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IC_CHARA_REG</name>
    <displayName>IC_CHARA_REG</displayName>
    <description>IC Characteristic Register</description>
    <addressOffset>0x1F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VDD_OFF_GATING_CTRL_REG</name>
    <displayName>VDD_OFF_GATING_CTRL_REG</displayName>
    <description>VDD Off Gating Control Register</description>
    <addressOffset>0x1F4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EFUSE_HV_PWRSWT_CTRL_REG</name>
    <displayName>EFUSE_HV_PWRSWT_CTRL_REG</displayName>
    <description>Efuse High Voltage Power Switch Control Register</description>
    <addressOffset>0x204</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTC_SPI_CLK_CTRL_REG</name>
    <displayName>RTC_SPI_CLK_CTRL_REG</displayName>
    <description>RTC SPI Clock Control Register</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>IOMMU</name>
  <description></description>
  <baseAddress>0x02010000</baseAddress>
  <interrupt>
   <name>IOMMU</name>
   <value>80</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>IOMMU_RESET_REG</name>
    <displayName>IOMMU_RESET_REG</displayName>
    <description>IOMMU Reset Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_ENABLE_REG</name>
    <displayName>IOMMU_ENABLE_REG</displayName>
    <description>IOMMU Enable Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_BYPASS_REG</name>
    <displayName>IOMMU_BYPASS_REG</displayName>
    <description>IOMMU Bypass Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_AUTO_GATING_REG</name>
    <displayName>IOMMU_AUTO_GATING_REG</displayName>
    <description>IOMMU Auto Gating Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_WBUF_CTRL_REG</name>
    <displayName>IOMMU_WBUF_CTRL_REG</displayName>
    <description>IOMMU Write Buffer Control Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_OOO_CTRL_REG</name>
    <displayName>IOMMU_OOO_CTRL_REG</displayName>
    <description>IOMMU Out of Order Control Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_4KB_BDY_PRT_CTRL_REG</name>
    <displayName>IOMMU_4KB_BDY_PRT_CTRL_REG</displayName>
    <description>IOMMU 4KB Boundary Protect Control Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TTB_REG</name>
    <displayName>IOMMU_TTB_REG</displayName>
    <description>IOMMU Translation Table Base Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_ENABLE_REG</name>
    <displayName>IOMMU_TLB_ENABLE_REG</displayName>
    <description>IOMMU TLB Enable Register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_PREFETCH_REG</name>
    <displayName>IOMMU_TLB_PREFETCH_REG</displayName>
    <description>IOMMU TLB Prefetch Register</description>
    <addressOffset>0x070</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_FLUSH_ENABLE_REG</name>
    <displayName>IOMMU_TLB_FLUSH_ENABLE_REG</displayName>
    <description>IOMMU TLB Flush Enable Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_MODE_SEL_REG</name>
    <displayName>IOMMU_TLB_IVLD_MODE_SEL_REG</displayName>
    <description>IOMMU TLB Invalidation Mode Select Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_STA_ADDR_REG</name>
    <displayName>IOMMU_TLB_IVLD_STA_ADDR_REG</displayName>
    <description>IOMMU TLB Invalidation Start Address Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_END_ADDR_REG</name>
    <displayName>IOMMU_TLB_IVLD_END_ADDR_REG</displayName>
    <description>IOMMU TLB Invalidation End Address Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_ADDR_REG</name>
    <displayName>IOMMU_TLB_IVLD_ADDR_REG</displayName>
    <description>IOMMU TLB Invalidation Address Register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_ADDR_MASK_REG</name>
    <displayName>IOMMU_TLB_IVLD_ADDR_MASK_REG</displayName>
    <description>IOMMU TLB Invalidation Address Mask Register</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_ENABLE_REG</name>
    <displayName>IOMMU_TLB_IVLD_ENABLE_REG</displayName>
    <description>IOMMU TLB Invalidation Enable Register</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PC_IVLD_MODE_SEL_REG</name>
    <displayName>IOMMU_PC_IVLD_MODE_SEL_REG</displayName>
    <description>IOMMU PC Invalidation Mode Select Register</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PC_IVLD_ADDR_REG</name>
    <displayName>IOMMU_PC_IVLD_ADDR_REG</displayName>
    <description>IOMMU PC Invalidation Address Register</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PC_IVLD_STA_ADDR_REG</name>
    <displayName>IOMMU_PC_IVLD_STA_ADDR_REG</displayName>
    <description>IOMMU PC Invalidation Start Address Register</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PC_IVLD_ENABLE_REG</name>
    <displayName>IOMMU_PC_IVLD_ENABLE_REG</displayName>
    <description>IOMMU PC Invalidation Enable Register</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PC_IVLD_END_ADDR_REG</name>
    <displayName>IOMMU_PC_IVLD_END_ADDR_REG</displayName>
    <description>IOMMU PC Invalidation End Address Register</description>
    <addressOffset>0x0AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL0_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL0_REG</displayName>
    <description>IOMMU Domain Authority Control 0 Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL1_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL1_REG</displayName>
    <description>IOMMU Domain Authority Control 1 Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL2_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL2_REG</displayName>
    <description>IOMMU Domain Authority Control 2 Register</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL3_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL3_REG</displayName>
    <description>IOMMU Domain Authority Control 3 Register</description>
    <addressOffset>0x0BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL4_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL4_REG</displayName>
    <description>IOMMU Domain Authority Control 4 Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL5_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL5_REG</displayName>
    <description>IOMMU Domain Authority Control 5 Register</description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL6_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL6_REG</displayName>
    <description>IOMMU Domain Authority Control 6 Register</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL7_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL7_REG</displayName>
    <description>IOMMU Domain Authority Control 7 Register</description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_OVWT_REG</name>
    <displayName>IOMMU_DM_AUT_OVWT_REG</displayName>
    <description>IOMMU Domain Authority Overwrite Register</description>
    <addressOffset>0x0D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ENABLE_REG</name>
    <displayName>IOMMU_INT_ENABLE_REG</displayName>
    <description>IOMMU Interrupt Enable Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_CLR_REG</name>
    <displayName>IOMMU_INT_CLR_REG</displayName>
    <description>IOMMU Interrupt Clear Register</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_STA_REG</name>
    <displayName>IOMMU_INT_STA_REG</displayName>
    <description>IOMMU Interrupt Status Register</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR0_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR0_REG</displayName>
    <description>IOMMU Interrupt Error Address 0 Register</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR1_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR1_REG</displayName>
    <description>IOMMU Interrupt Error Address 1 Register</description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR2_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR2_REG</displayName>
    <description>IOMMU Interrupt Error Address 2 Register</description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR3_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR3_REG</displayName>
    <description>IOMMU Interrupt Error Address 3 Register</description>
    <addressOffset>0x11C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR4_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR4_REG</displayName>
    <description>IOMMU Interrupt Error Address 4 Register</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR5_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR5_REG</displayName>
    <description>IOMMU Interrupt Error Address 5 Register</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR6_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR6_REG</displayName>
    <description>IOMMU Interrupt Error Address 6 Register</description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR7_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR7_REG</displayName>
    <description>IOMMU Interrupt Error Address 7 Register</description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR8_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR8_REG</displayName>
    <description>IOMMU Interrupt Error Address 8 Register</description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA0_REG</name>
    <displayName>IOMMU_INT_ERR_DATA0_REG</displayName>
    <description>IOMMU Interrupt Error Data 0 Register</description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA1_REG</name>
    <displayName>IOMMU_INT_ERR_DATA1_REG</displayName>
    <description>IOMMU Interrupt Error Data 1 Register</description>
    <addressOffset>0x154</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA2_REG</name>
    <displayName>IOMMU_INT_ERR_DATA2_REG</displayName>
    <description>IOMMU Interrupt Error Data 2 Register</description>
    <addressOffset>0x158</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA3_REG</name>
    <displayName>IOMMU_INT_ERR_DATA3_REG</displayName>
    <description>IOMMU Interrupt Error Data 3 Register</description>
    <addressOffset>0x15C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA4_REG</name>
    <displayName>IOMMU_INT_ERR_DATA4_REG</displayName>
    <description>IOMMU Interrupt Error Data 4 Register</description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA5_REG</name>
    <displayName>IOMMU_INT_ERR_DATA5_REG</displayName>
    <description>IOMMU Interrupt Error Data 5 Register</description>
    <addressOffset>0x164</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA6_REG</name>
    <displayName>IOMMU_INT_ERR_DATA6_REG</displayName>
    <description>IOMMU Interrupt Error Data 6 Register</description>
    <addressOffset>0x168</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA7_REG</name>
    <displayName>IOMMU_INT_ERR_DATA7_REG</displayName>
    <description>IOMMU Interrupt Error Data 7 Register</description>
    <addressOffset>0x170</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA8_REG</name>
    <displayName>IOMMU_INT_ERR_DATA8_REG</displayName>
    <description>IOMMU Interrupt Error Data 8 Register</description>
    <addressOffset>0x174</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_L1PG_INT_REG</name>
    <displayName>IOMMU_L1PG_INT_REG</displayName>
    <description>IOMMU L1 Page Table Interrupt Register</description>
    <addressOffset>0x180</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_L2PG_INT_REG</name>
    <displayName>IOMMU_L2PG_INT_REG</displayName>
    <description>IOMMU L2 Page Table Interrupt Register</description>
    <addressOffset>0x184</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_VA_REG</name>
    <displayName>IOMMU_VA_REG</displayName>
    <description>IOMMU Virtual Address Register</description>
    <addressOffset>0x190</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_VA_DATA_REG</name>
    <displayName>IOMMU_VA_DATA_REG</displayName>
    <description>IOMMU Virtual Address Data Register</description>
    <addressOffset>0x194</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_VA_CONFIG_REG</name>
    <displayName>IOMMU_VA_CONFIG_REG</displayName>
    <description>IOMMU Virtual Address Configuration Register</description>
    <addressOffset>0x198</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ENABLE_REG</name>
    <displayName>IOMMU_PMU_ENABLE_REG</displayName>
    <description>IOMMU PMU Enable Register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_CLR_REG</name>
    <displayName>IOMMU_PMU_CLR_REG</displayName>
    <description>IOMMU PMU Clear Register</description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW0_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW0_REG</displayName>
    <description>IOMMU PMU Access Low 0 Register</description>
    <addressOffset>0x230</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH0_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH0_REG</displayName>
    <description>IOMMU PMU Access High 0 Register</description>
    <addressOffset>0x234</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW0_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW0_REG</displayName>
    <description>IOMMU PMU Hit Low 0 Register</description>
    <addressOffset>0x238</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH0_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH0_REG</displayName>
    <description>IOMMU PMU Hit High 0 Register</description>
    <addressOffset>0x23C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW1_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW1_REG</displayName>
    <description>IOMMU PMU Access Low 1 Register</description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH1_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH1_REG</displayName>
    <description>IOMMU PMU Access High 1 Register</description>
    <addressOffset>0x244</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW1_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW1_REG</displayName>
    <description>IOMMU PMU Hit Low 1 Register</description>
    <addressOffset>0x248</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH1_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH1_REG</displayName>
    <description>IOMMU PMU Hit High 1 Register</description>
    <addressOffset>0x24C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW2_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW2_REG</displayName>
    <description>IOMMU PMU Access Low 2 Register</description>
    <addressOffset>0x250</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH2_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH2_REG</displayName>
    <description>IOMMU PMU Access High 2 Register</description>
    <addressOffset>0x254</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW2_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW2_REG</displayName>
    <description>IOMMU PMU Hit Low 2 Register</description>
    <addressOffset>0x258</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH2_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH2_REG</displayName>
    <description>IOMMU PMU Hit High 2 Register</description>
    <addressOffset>0x25C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW3_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW3_REG</displayName>
    <description>IOMMU PMU Access Low 3 Register</description>
    <addressOffset>0x260</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH3_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH3_REG</displayName>
    <description>IOMMU PMU Access High 3 Register</description>
    <addressOffset>0x264</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW3_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW3_REG</displayName>
    <description>IOMMU PMU Hit Low 3 Register</description>
    <addressOffset>0x268</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH3_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH3_REG</displayName>
    <description>IOMMU PMU Hit High 3 Register</description>
    <addressOffset>0x26C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW4_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW4_REG</displayName>
    <description>IOMMU PMU Access Low 4 Register</description>
    <addressOffset>0x270</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH4_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH4_REG</displayName>
    <description>IOMMU PMU Access High 4 Register</description>
    <addressOffset>0x274</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW4_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW4_REG</displayName>
    <description>IOMMU PMU Hit Low 4 Register</description>
    <addressOffset>0x278</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH4_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH4_REG</displayName>
    <description>IOMMU PMU Hit High 4 Register</description>
    <addressOffset>0x27C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW5_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW5_REG</displayName>
    <description>IOMMU PMU Access Low 5 Register</description>
    <addressOffset>0x280</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH5_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH5_REG</displayName>
    <description>IOMMU PMU Access High 5 Register</description>
    <addressOffset>0x284</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW5_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW5_REG</displayName>
    <description>IOMMU PMU Hit Low 5 Register</description>
    <addressOffset>0x288</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH5_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH5_REG</displayName>
    <description>IOMMU PMU Hit High 5 Register</description>
    <addressOffset>0x28C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW6_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW6_REG</displayName>
    <description>IOMMU PMU Access Low 6 Register</description>
    <addressOffset>0x290</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH6_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH6_REG</displayName>
    <description>IOMMU PMU Access High 6 Register</description>
    <addressOffset>0x294</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW6_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW6_REG</displayName>
    <description>IOMMU PMU Hit Low 6 Register</description>
    <addressOffset>0x298</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH6_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH6_REG</displayName>
    <description>IOMMU PMU Hit High 6 Register</description>
    <addressOffset>0x29C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW7_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW7_REG</displayName>
    <description>IOMMU PMU Access Low 7 Register</description>
    <addressOffset>0x2D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH7_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH7_REG</displayName>
    <description>IOMMU PMU Access High 7 Register</description>
    <addressOffset>0x2D4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW7_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW7_REG</displayName>
    <description>IOMMU PMU Hit Low 7 Register</description>
    <addressOffset>0x2D8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH7_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH7_REG</displayName>
    <description>IOMMU PMU Hit High 7 Register</description>
    <addressOffset>0x2DC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW8_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW8_REG</displayName>
    <description>IOMMU PMU Access Low 8 Register</description>
    <addressOffset>0x2E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH8_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH8_REG</displayName>
    <description>IOMMU PMU Access High 8 Register</description>
    <addressOffset>0x2E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW8_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW8_REG</displayName>
    <description>IOMMU PMU Hit Low 8 Register</description>
    <addressOffset>0x2E8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH8_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH8_REG</displayName>
    <description>IOMMU PMU Hit High 8 Register</description>
    <addressOffset>0x2EC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW0_REG</name>
    <displayName>IOMMU_PMU_TL_LOW0_REG</displayName>
    <description>IOMMU Total Latency Low 0 Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH0_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH0_REG</displayName>
    <description>IOMMU Total Latency High 0 Register</description>
    <addressOffset>0x304</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML0_REG</name>
    <displayName>IOMMU_PMU_ML0_REG</displayName>
    <description>IOMMU Max Latency 0 Register</description>
    <addressOffset>0x308</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW1_REG</name>
    <displayName>IOMMU_PMU_TL_LOW1_REG</displayName>
    <description>IOMMU Total Latency Low 1 Register</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH1_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH1_REG</displayName>
    <description>IOMMU Total Latency High 1 Register</description>
    <addressOffset>0x314</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML1_REG</name>
    <displayName>IOMMU_PMU_ML1_REG</displayName>
    <description>IOMMU Max Latency 1 Register</description>
    <addressOffset>0x318</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW2_REG</name>
    <displayName>IOMMU_PMU_TL_LOW2_REG</displayName>
    <description>IOMMU Total Latency Low 2 Register</description>
    <addressOffset>0x320</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH2_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH2_REG</displayName>
    <description>IOMMU Total Latency High 2 Register</description>
    <addressOffset>0x324</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML2_REG</name>
    <displayName>IOMMU_PMU_ML2_REG</displayName>
    <description>IOMMU Max Latency 2 Register</description>
    <addressOffset>0x328</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW3_REG</name>
    <displayName>IOMMU_PMU_TL_LOW3_REG</displayName>
    <description>IOMMU Total Latency Low 3 Register</description>
    <addressOffset>0x330</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH3_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH3_REG</displayName>
    <description>IOMMU Total Latency High 3 Register</description>
    <addressOffset>0x334</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML3_REG</name>
    <displayName>IOMMU_PMU_ML3_REG</displayName>
    <description>IOMMU Max Latency 3 Register</description>
    <addressOffset>0x338</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW4_REG</name>
    <displayName>IOMMU_PMU_TL_LOW4_REG</displayName>
    <description>IOMMU Total Latency Low 4 Register</description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH4_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH4_REG</displayName>
    <description>IOMMU Total Latency High 4 Register</description>
    <addressOffset>0x344</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML4_REG</name>
    <displayName>IOMMU_PMU_ML4_REG</displayName>
    <description>IOMMU Max Latency 4 Register</description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW5_REG</name>
    <displayName>IOMMU_PMU_TL_LOW5_REG</displayName>
    <description>IOMMU Total Latency Low 5 Register</description>
    <addressOffset>0x350</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH5_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH5_REG</displayName>
    <description>IOMMU Total Latency High 5 Register</description>
    <addressOffset>0x354</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML5_REG</name>
    <displayName>IOMMU_PMU_ML5_REG</displayName>
    <description>IOMMU Max Latency 5 Register</description>
    <addressOffset>0x358</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW6_REG</name>
    <displayName>IOMMU_PMU_TL_LOW6_REG</displayName>
    <description>IOMMU Total Latency Low 6 Register</description>
    <addressOffset>0x360</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH6_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH6_REG</displayName>
    <description>IOMMU Total Latency High 6 Register</description>
    <addressOffset>0x364</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML6_REG</name>
    <displayName>IOMMU_PMU_ML6_REG</displayName>
    <description>IOMMU Max Latency 6 Register</description>
    <addressOffset>0x368</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>THS</name>
  <description>Thermal Sensor</description>
  <baseAddress>0x02009400</baseAddress>
  <interrupt>
   <name>THS</name>
   <value>74</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>THS_CTRL</name>
    <displayName>THS_CTRL</displayName>
    <description>THS Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_EN</name>
    <displayName>THS_EN</displayName>
    <description>THS Enable Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_PER</name>
    <displayName>THS_PER</displayName>
    <description>THS Period Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_DATA_INTC</name>
    <displayName>THS_DATA_INTC</displayName>
    <description>THS Data Interrupt Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_SHUT_INTC</name>
    <displayName>THS_SHUT_INTC</displayName>
    <description>THS Shut Interrupt Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_ALARM_INTC</name>
    <displayName>THS_ALARM_INTC</displayName>
    <description>THS Alarm Interrupt Control Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_DATA_INTS</name>
    <displayName>THS_DATA_INTS</displayName>
    <description>THS Data Interrupt Status Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_SHUT_INTS</name>
    <displayName>THS_SHUT_INTS</displayName>
    <description>THS Shut Interrupt Status Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_ALARMO_INTS</name>
    <displayName>THS_ALARMO_INTS</displayName>
    <description>THS Alarm off Interrupt Status Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_ALARM_INTS</name>
    <displayName>THS_ALARM_INTS</displayName>
    <description>THS Alarm Interrupt Status Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_FILTER</name>
    <displayName>THS_FILTER</displayName>
    <description>THS Median Filter Control Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_ALARM_CTRL</name>
    <displayName>THS_ALARM_CTRL</displayName>
    <description>THS Alarm Threshold Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_SHUTDOWN_CTRL</name>
    <displayName>THS_SHUTDOWN_CTRL</displayName>
    <description>THS Shutdown Threshold Control Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_CDATA</name>
    <displayName>THS_CDATA</displayName>
    <description>THS Calibration Data</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_DATA</name>
    <displayName>THS_DATA</displayName>
    <description>THS Data Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TIMER</name>
  <description></description>
  <baseAddress>0x02050000</baseAddress>
  <interrupt>
   <name>TIMER0</name>
   <value>75</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TIMER1</name>
   <value>76</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>TMR_IRQ_EN_REG</name>
    <displayName>TMR_IRQ_EN_REG</displayName>
    <description>Timer IRQ Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR_IRQ_STA_REG</name>
    <displayName>TMR_IRQ_STA_REG</displayName>
    <description>Timer Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR0_CTRL_REG</name>
    <displayName>TMR0_CTRL_REG</displayName>
    <description>Timer0 Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR0_INTV_VALUE_REG</name>
    <displayName>TMR0_INTV_VALUE_REG</displayName>
    <description>Timer0 Interval Value Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR0_CUR_VALUE_REG</name>
    <displayName>TMR0_CUR_VALUE_REG</displayName>
    <description>Timer0 Current Value Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR1_CTRL_REG</name>
    <displayName>TMR1_CTRL_REG</displayName>
    <description>Timer1 Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR1_INTV_VALUE_REG</name>
    <displayName>TMR1_INTV_VALUE_REG</displayName>
    <description>Timer1 Interval Value Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR1_CUR_VALUE_REG</name>
    <displayName>TMR1_CUR_VALUE_REG</displayName>
    <description>Timer1 Current Value Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_IRQ_EN_REG</name>
    <displayName>WDOG_IRQ_EN_REG</displayName>
    <description>Watchdog IRQ Enable Register</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_IRQ_STA_REG</name>
    <displayName>WDOG_IRQ_STA_REG</displayName>
    <description>Watchdog Status Register</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_SOFT_RST_REG</name>
    <displayName>WDOG_SOFT_RST_REG</displayName>
    <description>Watchdog Software Reset Register</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_CTRL_REG</name>
    <displayName>WDOG_CTRL_REG</displayName>
    <description>Watchdog Control Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_CFG_REG</name>
    <displayName>WDOG_CFG_REG</displayName>
    <description>Watchdog Configuration Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_MODE_REG</name>
    <displayName>WDOG_MODE_REG</displayName>
    <description>Watchdog Mode Register</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_OUTPUT_CFG_REG</name>
    <displayName>WDOG_OUTPUT_CFG_REG</displayName>
    <description>Watchdog Output Configuration Register</description>
    <addressOffset>0x0BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT_CTL_REG</name>
    <displayName>AVS_CNT_CTL_REG</displayName>
    <description>AVS Control Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT0_REG</name>
    <displayName>AVS_CNT0_REG</displayName>
    <description>AVS Counter 0 Register</description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT1_REG</name>
    <displayName>AVS_CNT1_REG</displayName>
    <description>AVS Counter 1 Register</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT_DIV_REG</name>
    <displayName>AVS_CNT_DIV_REG</displayName>
    <description>AVS Divisor Register</description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CAN0</name>
  <description></description>
  <baseAddress>0x02504000</baseAddress>
  <interrupt>
   <name>CAN0</name>
   <value>37</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>CAN1</name>
   <value>38</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>CAN_MSEL</name>
    <displayName>CAN_MSEL</displayName>
    <description>CAN mode select register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_CMD</name>
    <displayName>CAN_CMD</displayName>
    <description>CAN command register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_STA</name>
    <displayName>CAN_STA</displayName>
    <description>CAN status register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_INT</name>
    <displayName>CAN_INT</displayName>
    <description>CAN interrupt register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_INTEN</name>
    <displayName>CAN_INTEN</displayName>
    <description>CAN interrupt enable register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_BUSTIME</name>
    <displayName>CAN_BUSTIME</displayName>
    <description>CAN bus timing register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_TEWL</name>
    <displayName>CAN_TEWL</displayName>
    <description>CAN TX error warning limit register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_ERRC</name>
    <displayName>CAN_ERRC</displayName>
    <description>CAN error counter register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_RMCNT</name>
    <displayName>CAN_RMCNT</displayName>
    <description>CAN receive message counter register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_RBUF_SADDR</name>
    <displayName>CAN_RBUF_SADDR</displayName>
    <description>CAN receive buffer start address register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_ACPC</name>
    <displayName>CAN_ACPC</displayName>
    <description>CAN acceptance code 0 register(reset mode)</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CAN_ACPM</name>
    <displayName>CAN_ACPM</displayName>
    <description>CAN acceptance mask 0 register(reset mode)</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>13</dim>
    <addressOffset>0x00000040</addressOffset>
    <register>
     <name>CAN_TRBUF</name>
     <displayName>CAN_TRBUF</displayName>
     <description>CAN TX/RX message buffer N (n=0..12) register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>48</dim>
    <addressOffset>0x00000180</addressOffset>
    <register>
     <name>CAN_RBUF_RBACK</name>
     <displayName>CAN_RBUF_RBACK</displayName>
     <description>CAN transmit buffer for read back register (0x0180 ~0x1b0)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>CAN_VERSION</name>
    <displayName>CAN_VERSION</displayName>
    <description>CAN Version Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="CAN0">
  <name>CAN1</name>
  <baseAddress>0x02504400</baseAddress>
  <interrupt>
   <name>CAN0</name>
   <value>37</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>CAN1</name>
   <value>38</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>USBOTG0</name>
  <description></description>
  <baseAddress>0x04100000</baseAddress>
  <interrupt>
   <name>USB0_DEVICE</name>
   <value>45</value>
   <description></description>
  </interrupt>
  <registers>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>USB_EPFIFO</name>
     <displayName>USB_EPFIFO</displayName>
     <description>USB_EPFIFO [0..5]</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>USB_POWER</name>
    <displayName>USB_POWER</displayName>
    <description>USB_POWER</description>
    <addressOffset>0x040</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_DEVCTL</name>
    <displayName>USB_DEVCTL</displayName>
    <description>USB_DEVCTL</description>
    <addressOffset>0x041</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_EPINDEX</name>
    <displayName>USB_EPINDEX</displayName>
    <description>USB_EPINDEX</description>
    <addressOffset>0x042</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_DMACTL</name>
    <displayName>USB_DMACTL</displayName>
    <description>USB_DMACTL</description>
    <addressOffset>0x043</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTTX</name>
    <displayName>USB_INTTX</displayName>
    <description>USB_INTTX</description>
    <addressOffset>0x044</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTRX</name>
    <displayName>USB_INTRX</displayName>
    <description>USB_INTRX</description>
    <addressOffset>0x046</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTTXE</name>
    <displayName>USB_INTTXE</displayName>
    <description>USB_INTTXE</description>
    <addressOffset>0x048</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTRXE</name>
    <displayName>USB_INTRXE</displayName>
    <description>USB_INTRXE</description>
    <addressOffset>0x04A</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTUSB</name>
    <displayName>USB_INTUSB</displayName>
    <description>USB_INTUSB</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTUSBE</name>
    <displayName>USB_INTUSBE</displayName>
    <description>USB_INTUSBE</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_FRAME</name>
    <displayName>USB_FRAME</displayName>
    <description>USB_FRAME</description>
    <addressOffset>0x054</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TESTMODE</name>
    <displayName>USB_TESTMODE</displayName>
    <description>USB_TESTMODE</description>
    <addressOffset>0x07C</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_FSM</name>
    <displayName>USB_FSM</displayName>
    <description>USB_FSM</description>
    <addressOffset>0x07E</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXMAXP</name>
    <displayName>USB_TXMAXP</displayName>
    <description>USB_TXMAXP</description>
    <addressOffset>0x080</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_CSR0</name>
    <displayName>USB_CSR0</displayName>
    <description>[15:8]: USB_TXCSRH, [7:0]: USB_TXCSRL</description>
    <addressOffset>0x082</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXMAXP</name>
    <displayName>USB_RXMAXP</displayName>
    <description>USB_RXMAXP</description>
    <addressOffset>0x084</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXCSR</name>
    <displayName>USB_RXCSR</displayName>
    <description>USB_RXCSR</description>
    <addressOffset>0x086</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXCOUNT</name>
    <displayName>USB_RXCOUNT</displayName>
    <description>USB_RXCOUNT</description>
    <addressOffset>0x088</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXPKTCNT</name>
    <displayName>USB_RXPKTCNT</displayName>
    <description>USB_RXPKTCNT</description>
    <addressOffset>0x08A</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXTI</name>
    <displayName>USB_TXTI</displayName>
    <description>USB_TXTI</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXNAKLIMIT</name>
    <displayName>USB_TXNAKLIMIT</displayName>
    <description>USB_TXNAKLIMIT</description>
    <addressOffset>0x08D</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXTI</name>
    <displayName>USB_RXTI</displayName>
    <description>USB_RXTI</description>
    <addressOffset>0x08E</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXNAKLIMIT</name>
    <displayName>USB_RXNAKLIMIT</displayName>
    <description>USB_RXNAKLIMIT</description>
    <addressOffset>0x08F</addressOffset>
    <size>0x08</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXFIFOSZ</name>
    <displayName>USB_TXFIFOSZ</displayName>
    <description>USB_TXFIFOSZ</description>
    <addressOffset>0x090</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXFIFOADD</name>
    <displayName>USB_TXFIFOADD</displayName>
    <description>USB_TXFIFOADD</description>
    <addressOffset>0x092</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXFIFOSZ</name>
    <displayName>USB_RXFIFOSZ</displayName>
    <description>USB_RXFIFOSZ</description>
    <addressOffset>0x094</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXFIFOADD</name>
    <displayName>USB_RXFIFOADD</displayName>
    <description>USB_RXFIFOADD</description>
    <addressOffset>0x096</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000098</addressOffset>
    <registers>
     <register>
      <name>USB_TXFADDR</name>
      <displayName>USB_TXFADDR</displayName>
      <description>USB_TXFADDR</description>
      <addressOffset>0x000</addressOffset>
      <size>0x10</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_TXHADDR</name>
      <displayName>USB_TXHADDR</displayName>
      <description>USB_TXHADDR</description>
      <addressOffset>0x002</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_TXHUBPORT</name>
      <displayName>USB_TXHUBPORT</displayName>
      <description>USB_TXHUBPORT</description>
      <addressOffset>0x003</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_RXFADDR</name>
      <displayName>USB_RXFADDR</displayName>
      <description>USB_RXFADDR</description>
      <addressOffset>0x004</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_RXHADDR</name>
      <displayName>USB_RXHADDR</displayName>
      <description>USB_RXHADDR</description>
      <addressOffset>0x006</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_RXHUBPORT</name>
      <displayName>USB_RXHUBPORT</displayName>
      <description>USB_RXHUBPORT</description>
      <addressOffset>0x007</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
   </cluster>
   <register>
    <name>USB_ISCR</name>
    <displayName>USB_ISCR</displayName>
    <description>HCI Interface Register (HCI_Interface)</description>
    <addressOffset>0x400</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBPHY_PHYCTL</name>
    <displayName>USBPHY_PHYCTL</displayName>
    <description>USBPHY_PHYCTL</description>
    <addressOffset>0x404</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCI_CTRL3</name>
    <displayName>HCI_CTRL3</displayName>
    <description>HCI Control 3 Register (bist)</description>
    <addressOffset>0x408</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_CTRL</name>
    <displayName>PHY_CTRL</displayName>
    <description>PHY Control Register (PHY_Control)</description>
    <addressOffset>0x410</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_OTGCTL</name>
    <displayName>PHY_OTGCTL</displayName>
    <description>Control PHY routing to EHCI or OTG</description>
    <addressOffset>0x420</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_STATUS</name>
    <displayName>PHY_STATUS</displayName>
    <description>PHY Status Register</description>
    <addressOffset>0x424</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_SPDCR</name>
    <displayName>USB_SPDCR</displayName>
    <description>HCI SIE Port Disable Control Register</description>
    <addressOffset>0x428</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>USBPHY0</name>
  <description></description>
  <baseAddress>0x04100400</baseAddress>
  <registers>
   <register>
    <name>USB_CTRL</name>
    <displayName>USB_CTRL</displayName>
    <description>HCI Interface Register (HCI_Interface)</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBPHY_PHYCTL</name>
    <displayName>USBPHY_PHYCTL</displayName>
    <description>USBPHY_PHYCTL</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCI_CTRL3</name>
    <displayName>HCI_CTRL3</displayName>
    <description>HCI Control 3 Register (bist)</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_CTRL</name>
    <displayName>PHY_CTRL</displayName>
    <description>PHY Control Register (PHY_Control)</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_OTGCTL</name>
    <displayName>PHY_OTGCTL</displayName>
    <description>Control PHY routing to EHCI or OTG</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_STATUS</name>
    <displayName>PHY_STATUS</displayName>
    <description>PHY Status Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_SPDCR</name>
    <displayName>USB_SPDCR</displayName>
    <description>HCI SIE Port Disable Control Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="USBPHY0">
  <name>USBPHY1</name>
  <baseAddress>0x04200800</baseAddress>
  </peripheral>
  <peripheral>
  <name>DE_GLB</name>
  <description></description>
  <baseAddress>0x05100000</baseAddress>
  <registers>
   <register>
    <name>GLB_CTL</name>
    <displayName>GLB_CTL</displayName>
    <description>Global control register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GLB_STS</name>
    <displayName>GLB_STS</displayName>
    <description>Global status register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GLB_DBUFFER</name>
    <displayName>GLB_DBUFFER</displayName>
    <description>Global double buffer control register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GLB_SIZE</name>
    <displayName>GLB_SIZE</displayName>
    <description>Global size register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>DE_TOP</name>
  <description></description>
  <baseAddress>0x05000000</baseAddress>
  <registers>
   <register>
    <name>GATE_CFG</name>
    <displayName>GATE_CFG</displayName>
    <description>SCLK_GATE DE SCLK Gating Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_CFG</name>
    <displayName>BUS_CFG</displayName>
    <description>? HCLK_GATE ? DE HCLK Gating Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RST_CFG</name>
    <displayName>RST_CFG</displayName>
    <description>AHB_RESET DE AHB Reset register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DIV_CFG</name>
    <displayName>DIV_CFG</displayName>
    <description>SCLK_DIV DE SCLK Division register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SEL_CFG</name>
    <displayName>SEL_CFG</displayName>
    <description>? DE2TCON ? MUX register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>DE_BLD</name>
  <description></description>
  <baseAddress>0x05101000</baseAddress>
  <registers>
   <register>
    <name>fcolor_ctl</name>
    <displayName>fcolor_ctl</displayName>
    <description>BLD_FILL_COLOR_CTL Offset 0x000 BLD fill color control register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000004</addressOffset>
    <registers>
     <register>
      <name>fcolor</name>
      <displayName>fcolor</displayName>
      <description>BLD fill color register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>insize</name>
      <displayName>insize</displayName>
      <description>BLD input memory size register</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>offset</name>
      <displayName>offset</displayName>
      <description>BLD input memory offset register</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
   </cluster>
   <register>
    <name>route</name>
    <displayName>route</displayName>
    <description>BLD_CH_RTCTL Offset 0x080 BLD routing control register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>premultiply</name>
    <displayName>premultiply</displayName>
    <description>Offset 0x080 BLD pre-multiply control register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>bkcolor</name>
    <displayName>bkcolor</displayName>
    <description></description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>output_size</name>
    <displayName>output_size</displayName>
    <description></description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000090</addressOffset>
    <register>
     <name>bld_mode</name>
     <displayName>bld_mode</displayName>
     <description>BLD_CTL</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>ck_ctl</name>
    <displayName>ck_ctl</displayName>
    <description></description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ck_cfg</name>
    <displayName>ck_cfg</displayName>
    <description></description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x000000C0</addressOffset>
    <register>
     <name>ck_max</name>
     <displayName>ck_max</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x000000E0</addressOffset>
    <register>
     <name>ck_min</name>
     <displayName>ck_min</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>out_ctl</name>
    <displayName>out_ctl</displayName>
    <description></description>
    <addressOffset>0x0FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>DE_VI</name>
  <description></description>
  <baseAddress>0x05102000</baseAddress>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <registers>
     <register>
      <name>attr</name>
      <displayName>attr</displayName>
      <description></description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>size</name>
      <displayName>size</displayName>
      <description></description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>coord</name>
      <displayName>coord</displayName>
      <description></description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <cluster>
      <dim>3</dim>
      <addressOffset>0x0000000C</addressOffset>
      <register>
       <name>pitch</name>
       <displayName>pitch</displayName>
       <description></description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
     </cluster>
     <cluster>
      <dim>3</dim>
      <addressOffset>0x00000018</addressOffset>
      <register>
       <name>top_laddr</name>
       <displayName>top_laddr</displayName>
       <description></description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
     </cluster>
     <cluster>
      <dim>3</dim>
      <addressOffset>0x00000024</addressOffset>
      <register>
       <name>bot_laddr</name>
       <displayName>bot_laddr</displayName>
       <description></description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
     </cluster>
    </registers>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x000000C0</addressOffset>
    <register>
     <name>fcolor</name>
     <displayName>fcolor</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x000000D0</addressOffset>
    <register>
     <name>top_haddr</name>
     <displayName>top_haddr</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x000000DC</addressOffset>
    <register>
     <name>bot_haddr</name>
     <displayName>bot_haddr</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x000000E8</addressOffset>
    <register>
     <name>ovl_size</name>
     <displayName>ovl_size</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x000000F0</addressOffset>
    <register>
     <name>hori</name>
     <displayName>hori</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x000000F8</addressOffset>
    <register>
     <name>vert</name>
     <displayName>vert</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>DE_UI1</name>
  <description></description>
  <baseAddress>0x05103000</baseAddress>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <registers>
     <register>
      <name>attr</name>
      <displayName>attr</displayName>
      <description></description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>size</name>
      <displayName>size</displayName>
      <description></description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>coord</name>
      <displayName>coord</displayName>
      <description></description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>pitch</name>
      <displayName>pitch</displayName>
      <description></description>
      <addressOffset>0x00C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>top_laddr</name>
      <displayName>top_laddr</displayName>
      <description></description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>bot_laddr</name>
      <displayName>bot_laddr</displayName>
      <description></description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>fcolor</name>
      <displayName>fcolor</displayName>
      <description></description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
   </cluster>
   <register>
    <name>top_haddr</name>
    <displayName>top_haddr</displayName>
    <description></description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>bot_haddr</name>
    <displayName>bot_haddr</displayName>
    <description></description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ovl_size</name>
    <displayName>ovl_size</displayName>
    <description></description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="DE_UI1">
  <name>DE_UI2</name>
  <baseAddress>0x05104000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_UI1">
  <name>DE_UI3</name>
  <baseAddress>0x05105000</baseAddress>
  </peripheral>
  <peripheral>
  <name>G2D_TOP</name>
  <description>Graphic 2D</description>
  <baseAddress>0x05410000</baseAddress>
  <registers>
   <register>
    <name>G2D_SCLK_GATE</name>
    <displayName>G2D_SCLK_GATE</displayName>
    <description>G2D SCLK gate  </description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_HCLK_GATE</name>
    <displayName>G2D_HCLK_GATE</displayName>
    <description>g2d HCLK gate  </description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_AHB_RESET</name>
    <displayName>G2D_AHB_RESET</displayName>
    <description>G2D AHB reset  </description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_SCLK_DIV</name>
    <displayName>G2D_SCLK_DIV</displayName>
    <description>G2D SCLK div   </description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>G2D_MIXER</name>
  <description>Graphic 2D (G2D) Engine Video Scaler</description>
  <baseAddress>0x05410100</baseAddress>
  <registers>
   <register>
    <name>G2D_MIXER_CTL</name>
    <displayName>G2D_MIXER_CTL</displayName>
    <description>G2D mixer control</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_MIXER_INT</name>
    <displayName>G2D_MIXER_INT</displayName>
    <description>G2D mixer interrupt</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_MIXER_CLK</name>
    <displayName>G2D_MIXER_CLK</displayName>
    <description>G2D mixer clock</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>G2D_V0</name>
  <description></description>
  <baseAddress>0x05410800</baseAddress>
  <registers>
   <register>
    <name>V0_ATTCTL</name>
    <displayName>V0_ATTCTL</displayName>
    <description>V0_ATTCTL</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_MBSIZE</name>
    <displayName>V0_MBSIZE</displayName>
    <description>Source rectangle size (may be empty)</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_COOR</name>
    <displayName>V0_COOR</displayName>
    <description>Target window position</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_PITCH0</name>
    <displayName>V0_PITCH0</displayName>
    <description>V0_PITCH0</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_PITCH1</name>
    <displayName>V0_PITCH1</displayName>
    <description>V0_PITCH1</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_PITCH2</name>
    <displayName>V0_PITCH2</displayName>
    <description>V0_PITCH2</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_LADD0</name>
    <displayName>V0_LADD0</displayName>
    <description>V0_LADD0</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_LADD1</name>
    <displayName>V0_LADD1</displayName>
    <description>V0_LADD1</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_LADD2</name>
    <displayName>V0_LADD2</displayName>
    <description>V0_LADD2</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_FILLC</name>
    <displayName>V0_FILLC</displayName>
    <description>V0_FILLC</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_HADD</name>
    <displayName>V0_HADD</displayName>
    <description>[31:24]: 0, [23:16]: LADD2 bits 40..32, [15:8]: LADD1 bits 40..32, [7:0]: LADD0 bits 40..32</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_SIZE</name>
    <displayName>V0_SIZE</displayName>
    <description>Source window size (may not be empty)</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_HDS_CTL0</name>
    <displayName>V0_HDS_CTL0</displayName>
    <description>V0_HDS_CTL0</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_HDS_CTL1</name>
    <displayName>V0_HDS_CTL1</displayName>
    <description>V0_HDS_CTL1</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_VDS_CTL0</name>
    <displayName>V0_VDS_CTL0</displayName>
    <description>V0_VDS_CTL0</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>V0_VDS_CTL1</name>
    <displayName>V0_VDS_CTL1</displayName>
    <description>V0_VDS_CTL1</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>G2D_UI0</name>
  <description></description>
  <baseAddress>0x05411000</baseAddress>
  <registers>
   <register>
    <name>UI_ATTR</name>
    <displayName>UI_ATTR</displayName>
    <description>UIx_ATTR</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UI_MBSIZE</name>
    <displayName>UI_MBSIZE</displayName>
    <description>UIx_MBSIZE</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UI_COOR</name>
    <displayName>UI_COOR</displayName>
    <description>UIx_COOR</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UI_PITCH</name>
    <displayName>UI_PITCH</displayName>
    <description>UIx_PITCH</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UI_LADD</name>
    <displayName>UI_LADD</displayName>
    <description>UIx_LADD</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UI_FILLC</name>
    <displayName>UI_FILLC</displayName>
    <description>UIx_FILLC</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UI_HADD</name>
    <displayName>UI_HADD</displayName>
    <description>UIx_HADD</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UI_SIZE</name>
    <displayName>UI_SIZE</displayName>
    <description>UIx_SIZE</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="G2D_UI0">
  <name>G2D_UI1</name>
  <baseAddress>0x05411800</baseAddress>
  </peripheral>
  <peripheral derivedFrom="G2D_UI0">
  <name>G2D_UI2</name>
  <baseAddress>0x05412000</baseAddress>
  </peripheral>
  <peripheral>
  <name>G2D_VSU</name>
  <description>Also see 5.7 DE UIS Specification</description>
  <baseAddress>0x05418000</baseAddress>
  <registers>
   <register>
    <name>VS_CTRL</name>
    <displayName>VS_CTRL</displayName>
    <description>VS_CTRL</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VS_OUT_SIZE</name>
    <displayName>VS_OUT_SIZE</displayName>
    <description>VS_OUT_SIZE</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VS_GLB_ALPHA</name>
    <displayName>VS_GLB_ALPHA</displayName>
    <description>VS_GLB_ALPHA</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VS_Y_SIZE</name>
    <displayName>VS_Y_SIZE</displayName>
    <description>VS_Y_SIZE</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VS_Y_HSTEP</name>
    <displayName>VS_Y_HSTEP</displayName>
    <description>VS_Y_HSTEP</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VS_Y_VSTEP</name>
    <displayName>VS_Y_VSTEP</displayName>
    <description>VS_Y_VSTEP</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VS_Y_HPHASE</name>
    <displayName>VS_Y_HPHASE</displayName>
    <description>VS_Y_HPHASE</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VS_Y_VPHASE0</name>
    <displayName>VS_Y_VPHASE0</displayName>
    <description>VS_Y_VPHASE0</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VS_C_SIZE</name>
    <displayName>VS_C_SIZE</displayName>
    <description>VS_C_SIZE</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VS_C_HSTEP</name>
    <displayName>VS_C_HSTEP</displayName>
    <description>VS_C_HSTEP</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VS_C_VSTEP</name>
    <displayName>VS_C_VSTEP</displayName>
    <description>VS_C_VSTEP</description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VS_C_HPHASE</name>
    <displayName>VS_C_HPHASE</displayName>
    <description>VS_C_HPHASE</description>
    <addressOffset>0x0D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VS_C_VPHASE0</name>
    <displayName>VS_C_VPHASE0</displayName>
    <description>VS_C_VPHASE0</description>
    <addressOffset>0x0D8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>64</dim>
    <addressOffset>0x00000200</addressOffset>
    <register>
     <name>VS_Y_HCOEF</name>
     <displayName>VS_Y_HCOEF</displayName>
     <description>VS_Y_HCOEF[N]. N=0..31</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>64</dim>
    <addressOffset>0x00000300</addressOffset>
    <register>
     <name>VS_Y_VCOEF</name>
     <displayName>VS_Y_VCOEF</displayName>
     <description>VS_Y_VCOEF[N]. N=0..31</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>64</dim>
    <addressOffset>0x00000400</addressOffset>
    <register>
     <name>VS_C_HCOEF</name>
     <displayName>VS_C_HCOEF</displayName>
     <description>VS_C_HCOEF[N]. N=0..31</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>G2D_BLD</name>
  <description>Blender</description>
  <baseAddress>0x05410400</baseAddress>
  <registers>
   <register>
    <name>BLD_FILL_COLOR_CTL</name>
    <displayName>BLD_FILL_COLOR_CTL</displayName>
    <description>BLD_EN_CTL BLD_FILL_COLOR_CTL Allwinner_DE2.0_Spec_V1.0.pdf page 106  </description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000010</addressOffset>
    <register>
     <name>BLD_FILL_COLOR</name>
     <displayName>BLD_FILL_COLOR</displayName>
     <description>BLD_FILLC  N=0..1 </description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000020</addressOffset>
    <register>
     <name>BLD_CH_ISIZE</name>
     <displayName>BLD_CH_ISIZE</displayName>
     <description>BLD_CH_ISIZE N=0..1  </description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000030</addressOffset>
    <register>
     <name>BLD_CH_OFFSET</name>
     <displayName>BLD_CH_OFFSET</displayName>
     <description>BLD_CH_OFFSET N=0..1</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>BLD_PREMUL_CTL</name>
    <displayName>BLD_PREMUL_CTL</displayName>
    <description>BLD_PREMUL_CTL     </description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_BK_COLOR</name>
    <displayName>BLD_BK_COLOR</displayName>
    <description>BLD_BK_COLOR       </description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_SIZE</name>
    <displayName>BLD_SIZE</displayName>
    <description>BLD_SIZE           </description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CTL</name>
    <displayName>BLD_CTL</displayName>
    <description>BLD_CTL            </description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_KEY_CTL</name>
    <displayName>BLD_KEY_CTL</displayName>
    <description>BLD_KEY_CTL        </description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_KEY_CON</name>
    <displayName>BLD_KEY_CON</displayName>
    <description>BLD_KEY_CON        </description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_KEY_MAX</name>
    <displayName>BLD_KEY_MAX</displayName>
    <description>BLD_KEY_MAX        </description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_KEY_MIN</name>
    <displayName>BLD_KEY_MIN</displayName>
    <description>BLD_KEY_MIN        </description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_OUT_COLOR</name>
    <displayName>BLD_OUT_COLOR</displayName>
    <description>BLD_OUT_COLOR      </description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROP_CTL</name>
    <displayName>ROP_CTL</displayName>
    <description>ROP_CTL            </description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000084</addressOffset>
    <register>
     <name>ROP_INDEX</name>
     <displayName>ROP_INDEX</displayName>
     <description>ROP_INDEX N=0..1     </description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>BLD_CSC_CTL</name>
    <displayName>BLD_CSC_CTL</displayName>
    <description>BLD_CSC_CTL        </description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC0_COEF00</name>
    <displayName>BLD_CSC0_COEF00</displayName>
    <description>BLD_CSC0_COEF00    </description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC0_COEF01</name>
    <displayName>BLD_CSC0_COEF01</displayName>
    <description>BLD_CSC0_COEF01    </description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC0_COEF02</name>
    <displayName>BLD_CSC0_COEF02</displayName>
    <description>BLD_CSC0_COEF02    </description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC0_CONST0</name>
    <displayName>BLD_CSC0_CONST0</displayName>
    <description>BLD_CSC0_CONST0    </description>
    <addressOffset>0x11C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC0_COEF10</name>
    <displayName>BLD_CSC0_COEF10</displayName>
    <description>BLD_CSC0_COEF10    </description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC0_COEF11</name>
    <displayName>BLD_CSC0_COEF11</displayName>
    <description>BLD_CSC0_COEF11    </description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC0_COEF12</name>
    <displayName>BLD_CSC0_COEF12</displayName>
    <description>BLD_CSC0_COEF12    </description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC0_CONST1</name>
    <displayName>BLD_CSC0_CONST1</displayName>
    <description>BLD_CSC0_CONST1    </description>
    <addressOffset>0x12C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC0_COEF20</name>
    <displayName>BLD_CSC0_COEF20</displayName>
    <description>BLD_CSC0_COEF20    </description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC0_COEF21</name>
    <displayName>BLD_CSC0_COEF21</displayName>
    <description>BLD_CSC0_COEF21    </description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC0_COEF22</name>
    <displayName>BLD_CSC0_COEF22</displayName>
    <description>BLD_CSC0_COEF22    </description>
    <addressOffset>0x138</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC0_CONST2</name>
    <displayName>BLD_CSC0_CONST2</displayName>
    <description>BLD_CSC0_CONST2    </description>
    <addressOffset>0x13C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC1_COEF00</name>
    <displayName>BLD_CSC1_COEF00</displayName>
    <description>BLD_CSC1_COEF00    </description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC1_COEF01</name>
    <displayName>BLD_CSC1_COEF01</displayName>
    <description>BLD_CSC1_COEF01    </description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC1_COEF02</name>
    <displayName>BLD_CSC1_COEF02</displayName>
    <description>BLD_CSC1_COEF02    </description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC1_CONST0</name>
    <displayName>BLD_CSC1_CONST0</displayName>
    <description>BLD_CSC1_CONST0    </description>
    <addressOffset>0x14C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC1_COEF10</name>
    <displayName>BLD_CSC1_COEF10</displayName>
    <description>BLD_CSC1_COEF10    </description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC1_COEF11</name>
    <displayName>BLD_CSC1_COEF11</displayName>
    <description>BLD_CSC1_COEF11    </description>
    <addressOffset>0x154</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC1_COEF12</name>
    <displayName>BLD_CSC1_COEF12</displayName>
    <description>BLD_CSC1_COEF12    </description>
    <addressOffset>0x158</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC1_CONST1</name>
    <displayName>BLD_CSC1_CONST1</displayName>
    <description>BLD_CSC1_CONST1    </description>
    <addressOffset>0x15C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC1_COEF20</name>
    <displayName>BLD_CSC1_COEF20</displayName>
    <description>BLD_CSC1_COEF20    </description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC1_COEF21</name>
    <displayName>BLD_CSC1_COEF21</displayName>
    <description>BLD_CSC1_COEF21    </description>
    <addressOffset>0x164</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC1_COEF22</name>
    <displayName>BLD_CSC1_COEF22</displayName>
    <description>BLD_CSC1_COEF22    </description>
    <addressOffset>0x168</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC1_CONST2</name>
    <displayName>BLD_CSC1_CONST2</displayName>
    <description>BLD_CSC1_CONST2    </description>
    <addressOffset>0x16C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC2_COEF00</name>
    <displayName>BLD_CSC2_COEF00</displayName>
    <description>BLD_CSC2_COEF00    </description>
    <addressOffset>0x170</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC2_COEF01</name>
    <displayName>BLD_CSC2_COEF01</displayName>
    <description>BLD_CSC2_COEF01    </description>
    <addressOffset>0x174</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC2_COEF02</name>
    <displayName>BLD_CSC2_COEF02</displayName>
    <description>BLD_CSC2_COEF02    </description>
    <addressOffset>0x178</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC2_CONST0</name>
    <displayName>BLD_CSC2_CONST0</displayName>
    <description>BLD_CSC2_CONST0    </description>
    <addressOffset>0x17C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC2_COEF10</name>
    <displayName>BLD_CSC2_COEF10</displayName>
    <description>BLD_CSC2_COEF10    </description>
    <addressOffset>0x180</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC2_COEF11</name>
    <displayName>BLD_CSC2_COEF11</displayName>
    <description>BLD_CSC2_COEF11    </description>
    <addressOffset>0x184</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC2_COEF12</name>
    <displayName>BLD_CSC2_COEF12</displayName>
    <description>BLD_CSC2_COEF12    </description>
    <addressOffset>0x188</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC2_CONST1</name>
    <displayName>BLD_CSC2_CONST1</displayName>
    <description>BLD_CSC2_CONST1    </description>
    <addressOffset>0x18C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC2_COEF20</name>
    <displayName>BLD_CSC2_COEF20</displayName>
    <description>BLD_CSC2_COEF20    </description>
    <addressOffset>0x190</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC2_COEF21</name>
    <displayName>BLD_CSC2_COEF21</displayName>
    <description>BLD_CSC2_COEF21    </description>
    <addressOffset>0x194</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC2_COEF22</name>
    <displayName>BLD_CSC2_COEF22</displayName>
    <description>BLD_CSC2_COEF22    </description>
    <addressOffset>0x198</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BLD_CSC2_CONST2</name>
    <displayName>BLD_CSC2_CONST2</displayName>
    <description>BLD_CSC2_CONST2    </description>
    <addressOffset>0x19C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>G2D_WB</name>
  <description>Graphic 2D (G2D) Engine Write Back</description>
  <baseAddress>0x05413000</baseAddress>
  <registers>
   <register>
    <name>WB_ATT</name>
    <displayName>WB_ATT</displayName>
    <description>WB_ATT</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WB_SIZE</name>
    <displayName>WB_SIZE</displayName>
    <description>WB_SIZE</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WB_PITCH0</name>
    <displayName>WB_PITCH0</displayName>
    <description>WB_PITCH0</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WB_PITCH1</name>
    <displayName>WB_PITCH1</displayName>
    <description>WB_PITCH1</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WB_PITCH2</name>
    <displayName>WB_PITCH2</displayName>
    <description>WB_PITCH2</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WB_LADD0</name>
    <displayName>WB_LADD0</displayName>
    <description>WB_LADD0</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WB_HADD0</name>
    <displayName>WB_HADD0</displayName>
    <description>WB_HADD0</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WB_LADD1</name>
    <displayName>WB_LADD1</displayName>
    <description>WB_LADD1</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WB_HADD1</name>
    <displayName>WB_HADD1</displayName>
    <description>WB_HADD1</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WB_LADD2</name>
    <displayName>WB_LADD2</displayName>
    <description>WB_LADD2</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WB_HADD2</name>
    <displayName>WB_HADD2</displayName>
    <description>WB_HADD2</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>G2D_ROT</name>
  <description></description>
  <baseAddress>0x05438000</baseAddress>
  <registers>
   <register>
    <name>ROT_CTL</name>
    <displayName>ROT_CTL</displayName>
    <description>ROT_CTL						</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_INT</name>
    <displayName>ROT_INT</displayName>
    <description>ROT_INT				</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_TIMEOUT</name>
    <displayName>ROT_TIMEOUT</displayName>
    <description>ROT_TIMEOUT</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IFMT</name>
    <displayName>ROT_IFMT</displayName>
    <description>Input data attribute register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_ISIZE</name>
    <displayName>ROT_ISIZE</displayName>
    <description>Input data size register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IPITCH0</name>
    <displayName>ROT_IPITCH0</displayName>
    <description>Input Y/RGB/ARGB memory pitch register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IPITCH1</name>
    <displayName>ROT_IPITCH1</displayName>
    <description>Input U/UV memory pitch register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IPITCH2</name>
    <displayName>ROT_IPITCH2</displayName>
    <description>Input V memory pitch register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_ILADD0</name>
    <displayName>ROT_ILADD0</displayName>
    <description>Input Y/RGB/ARGB memory address register0</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IHADD0</name>
    <displayName>ROT_IHADD0</displayName>
    <description>Input Y/RGB/ARGB memory address register1</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_ILADD1</name>
    <displayName>ROT_ILADD1</displayName>
    <description>Input U/UV memory address register0</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IHADD1</name>
    <displayName>ROT_IHADD1</displayName>
    <description>Input U/UV memory address register1</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_ILADD2</name>
    <displayName>ROT_ILADD2</displayName>
    <description>Input V memory address register0</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_IHADD2</name>
    <displayName>ROT_IHADD2</displayName>
    <description>Input V memory address register1</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OSIZE</name>
    <displayName>ROT_OSIZE</displayName>
    <description>Output data size register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OPITCH0</name>
    <displayName>ROT_OPITCH0</displayName>
    <description>Output Y/RGB/ARGB memory pitch register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OPITCH1</name>
    <displayName>ROT_OPITCH1</displayName>
    <description>Output U/UV memory pitch register</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OPITCH2</name>
    <displayName>ROT_OPITCH2</displayName>
    <description>Output V memory pitch register</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OLADD0</name>
    <displayName>ROT_OLADD0</displayName>
    <description>Output Y/RGB/ARGB memory address register0</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OHADD0</name>
    <displayName>ROT_OHADD0</displayName>
    <description>Output Y/RGB/ARGB memory address register1</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OLADD1</name>
    <displayName>ROT_OLADD1</displayName>
    <description>Output U/UV memory address register0</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OHADD1</name>
    <displayName>ROT_OHADD1</displayName>
    <description>Output U/UV memory address register1</description>
    <addressOffset>0x0AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OLADD2</name>
    <displayName>ROT_OLADD2</displayName>
    <description>Output V memory address register0</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ROT_OHADD2</name>
    <displayName>ROT_OHADD2</displayName>
    <description>Output V memory address register1</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TCON_LCD0</name>
  <description></description>
  <baseAddress>0x05461000</baseAddress>
  <registers>
   <register>
    <name>LCD_GCTL_REG</name>
    <displayName>LCD_GCTL_REG</displayName>
    <description>LCD Global Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_GINT0_REG</name>
    <displayName>LCD_GINT0_REG</displayName>
    <description>LCD Global Interrupt Register0</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_GINT1_REG</name>
    <displayName>LCD_GINT1_REG</displayName>
    <description>LCD Global Interrupt Register1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_FRM_CTL_REG</name>
    <displayName>LCD_FRM_CTL_REG</displayName>
    <description>LCD FRM Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000014</addressOffset>
    <register>
     <name>LCD_FRM_SEED_REG</name>
     <displayName>LCD_FRM_SEED_REG</displayName>
     <description>LCD FRM Seed Register (N=0,1,2,3,4,5)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x0000002C</addressOffset>
    <register>
     <name>LCD_FRM_TAB_REG</name>
     <displayName>LCD_FRM_TAB_REG</displayName>
     <description>LCD FRM Table Register (N=0,1,2,3)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>LCD_3D_FIFO_REG</name>
    <displayName>LCD_3D_FIFO_REG</displayName>
    <description>LCD 3D FIFO Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CTL_REG</name>
    <displayName>LCD_CTL_REG</displayName>
    <description>LCD Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_DCLK_REG</name>
    <displayName>LCD_DCLK_REG</displayName>
    <description>LCD Data Clock Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_BASIC0_REG</name>
    <displayName>LCD_BASIC0_REG</displayName>
    <description>LCD Basic Timing Register0</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_BASIC1_REG</name>
    <displayName>LCD_BASIC1_REG</displayName>
    <description>LCD Basic Timing Register1</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_BASIC2_REG</name>
    <displayName>LCD_BASIC2_REG</displayName>
    <description>LCD Basic Timing Register2</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_BASIC3_REG</name>
    <displayName>LCD_BASIC3_REG</displayName>
    <description>LCD Basic Timing Register3</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_HV_IF_REG</name>
    <displayName>LCD_HV_IF_REG</displayName>
    <description>LCD HV Panel Interface Register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_IF_REG</name>
    <displayName>LCD_CPU_IF_REG</displayName>
    <description>LCD CPU Panel Interface Register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_WR_REG</name>
    <displayName>LCD_CPU_WR_REG</displayName>
    <description>LCD CPU Panel Write Data Register</description>
    <addressOffset>0x064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_RD0_REG</name>
    <displayName>LCD_CPU_RD0_REG</displayName>
    <description>LCD CPU Panel Read Data Register0</description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_RD1_REG</name>
    <displayName>LCD_CPU_RD1_REG</displayName>
    <description>LCD CPU Panel Read Data Register1</description>
    <addressOffset>0x06C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_LVDS_IF_REG</name>
    <displayName>LCD_LVDS_IF_REG</displayName>
    <description>LCD LVDS Configure Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_IO_POL_REG</name>
    <displayName>LCD_IO_POL_REG</displayName>
    <description>LCD IO Polarity Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_IO_TRI_REG</name>
    <displayName>LCD_IO_TRI_REG</displayName>
    <description>LCD IO Control Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_DEBUG_REG</name>
    <displayName>LCD_DEBUG_REG</displayName>
    <description>LCD Debug Register</description>
    <addressOffset>0x0FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CEU_CTL_REG</name>
    <displayName>LCD_CEU_CTL_REG</displayName>
    <description>LCD CEU Control Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000110</addressOffset>
    <register>
     <name>LCD_CEU_COEF_MUL_REG</name>
     <displayName>LCD_CEU_COEF_MUL_REG</displayName>
     <description>LCD CEU Coefficient Register0 0x0110+N*0x04 (N=0..10)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x0000011C</addressOffset>
    <register>
     <name>LCD_CEU_COEF_ADD_REG</name>
     <displayName>LCD_CEU_COEF_ADD_REG</displayName>
     <description>LCD CEU Coefficient Register1 0x011C+N*0x10 (N=0,1,2)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000140</addressOffset>
    <register>
     <name>LCD_CEU_COEF_RANG_REG</name>
     <displayName>LCD_CEU_COEF_RANG_REG</displayName>
     <description>LCD CEU Coefficient Register2 0x0140+N*0x04 (N=0,1,2)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>LCD_CPU_TRI0_REG</name>
    <displayName>LCD_CPU_TRI0_REG</displayName>
    <description>LCD CPU Panel Trigger Register0</description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_TRI1_REG</name>
    <displayName>LCD_CPU_TRI1_REG</displayName>
    <description>LCD CPU Panel Trigger Register1</description>
    <addressOffset>0x164</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_TRI2_REG</name>
    <displayName>LCD_CPU_TRI2_REG</displayName>
    <description>LCD CPU Panel Trigger Register2</description>
    <addressOffset>0x168</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_TRI3_REG</name>
    <displayName>LCD_CPU_TRI3_REG</displayName>
    <description>LCD CPU Panel Trigger Register3</description>
    <addressOffset>0x16C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_TRI4_REG</name>
    <displayName>LCD_CPU_TRI4_REG</displayName>
    <description>LCD CPU Panel Trigger Register4</description>
    <addressOffset>0x170</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_TRI5_REG</name>
    <displayName>LCD_CPU_TRI5_REG</displayName>
    <description>LCD CPU Panel Trigger Register5</description>
    <addressOffset>0x174</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CMAP_CTL_REG</name>
    <displayName>LCD_CMAP_CTL_REG</displayName>
    <description>LCD Color Map Control Register</description>
    <addressOffset>0x180</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CMAP_ODD0_REG</name>
    <displayName>LCD_CMAP_ODD0_REG</displayName>
    <description>LCD Color Map Odd Line Register0</description>
    <addressOffset>0x190</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CMAP_ODD1_REG</name>
    <displayName>LCD_CMAP_ODD1_REG</displayName>
    <description>LCD Color Map Odd Line Register1</description>
    <addressOffset>0x194</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CMAP_EVEN0_REG</name>
    <displayName>LCD_CMAP_EVEN0_REG</displayName>
    <description>LCD Color Map Even Line Register0</description>
    <addressOffset>0x198</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CMAP_EVEN1_REG</name>
    <displayName>LCD_CMAP_EVEN1_REG</displayName>
    <description>LCD Color Map Even Line Register1</description>
    <addressOffset>0x19C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_SAFE_PERIOD_REG</name>
    <displayName>LCD_SAFE_PERIOD_REG</displayName>
    <description>LCD Safe Period Register</description>
    <addressOffset>0x1F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_LVDS0_ANA_REG</name>
    <displayName>LCD_LVDS0_ANA_REG</displayName>
    <description>LCD LVDS Analog Register 0</description>
    <addressOffset>0x220</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_LVDS1_ANA_REG</name>
    <displayName>LCD_LVDS1_ANA_REG</displayName>
    <description>LCD LVDS Analog Register 1</description>
    <addressOffset>0x224</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_SYNC_CTL_REG</name>
    <displayName>LCD_SYNC_CTL_REG</displayName>
    <description>LCD Sync Control Register</description>
    <addressOffset>0x230</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_SYNC_POS_REG</name>
    <displayName>LCD_SYNC_POS_REG</displayName>
    <description>LCD Sync Position Register</description>
    <addressOffset>0x234</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_SLAVE_STOP_POS_REG</name>
    <displayName>LCD_SLAVE_STOP_POS_REG</displayName>
    <description>LCD Slave Stop Position Register</description>
    <addressOffset>0x238</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>256</dim>
    <addressOffset>0x00000400</addressOffset>
    <register>
     <name>LCD_GAMMA_TABLE_REG</name>
     <displayName>LCD_GAMMA_TABLE_REG</displayName>
     <description>LCD Gamma Table Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>TCON_TV0</name>
  <description></description>
  <baseAddress>0x05470000</baseAddress>
  <registers>
   <register>
    <name>TV_GCTL_REG</name>
    <displayName>TV_GCTL_REG</displayName>
    <description>TV Global Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_GINT0_REG</name>
    <displayName>TV_GINT0_REG</displayName>
    <description>TV Global Interrupt Register0</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_GINT1_REG</name>
    <displayName>TV_GINT1_REG</displayName>
    <description>TV Global Interrupt Register1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_SRC_CTL_REG</name>
    <displayName>TV_SRC_CTL_REG</displayName>
    <description>TV Source Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_CTL_REG</name>
    <displayName>TV_CTL_REG</displayName>
    <description>TV Control Register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_BASIC0_REG</name>
    <displayName>TV_BASIC0_REG</displayName>
    <description>TV Basic Timing Register0</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_BASIC1_REG</name>
    <displayName>TV_BASIC1_REG</displayName>
    <description>TV Basic Timing Register1</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_BASIC2_REG</name>
    <displayName>TV_BASIC2_REG</displayName>
    <description>TV Basic Timing Register2</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_BASIC3_REG</name>
    <displayName>TV_BASIC3_REG</displayName>
    <description>TV Basic Timing Register3</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_BASIC4_REG</name>
    <displayName>TV_BASIC4_REG</displayName>
    <description>TV Basic Timing Register4</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_BASIC5_REG</name>
    <displayName>TV_BASIC5_REG</displayName>
    <description>TV Basic Timing Register5</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_IO_POL_REG</name>
    <displayName>TV_IO_POL_REG</displayName>
    <description>TV SYNC Signal Polarity Register was: 0x0088</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_IO_TRI_REG</name>
    <displayName>TV_IO_TRI_REG</displayName>
    <description>TV SYNC Signal IO Control Register was: 0x008C</description>
    <addressOffset>0x0BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_DEBUG_REG</name>
    <displayName>TV_DEBUG_REG</displayName>
    <description>TV Debug Register</description>
    <addressOffset>0x0FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_CEU_CTL_REG</name>
    <displayName>TV_CEU_CTL_REG</displayName>
    <description>TV CEU Control Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>11</dim>
    <addressOffset>0x00000110</addressOffset>
    <register>
     <name>TV_CEU_COEF_MUL_REG</name>
     <displayName>TV_CEU_COEF_MUL_REG</displayName>
     <description>TV CEU Coefficient Register0 0x0110+N*0x04(N=0-10)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000140</addressOffset>
    <register>
     <name>TV_CEU_COEF_RANG_REG</name>
     <displayName>TV_CEU_COEF_RANG_REG</displayName>
     <description>TV CEU Coefficient Register2 0x0140+N*0x04(N=0-2)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>TV_SAFE_PERIOD_REG</name>
    <displayName>TV_SAFE_PERIOD_REG</displayName>
    <description>TV Safe Period Register</description>
    <addressOffset>0x1F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_FILL_CTL_REG</name>
    <displayName>TV_FILL_CTL_REG</displayName>
    <description>TV Fill Data Control Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000304</addressOffset>
    <registers>
     <register>
      <name>TV_FILL_BEGIN_REG</name>
      <displayName>TV_FILL_BEGIN_REG</displayName>
      <description>TV Fill Data Begin Register 0x0304+N*0x0C(N=0–2)</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>TV_FILL_END_REG</name>
      <displayName>TV_FILL_END_REG</displayName>
      <description>TV Fill Data End Register 0x0308+N*0x0C(N=0–2)</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>TV_FILL_DATA_REG</name>
      <displayName>TV_FILL_DATA_REG</displayName>
      <description>TV Fill Data Value Register 0x030C+N*0x0C(N=0–2)</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
   </cluster>
   <register>
    <name>TV_DATA_IO_POL0_REG</name>
    <displayName>TV_DATA_IO_POL0_REG</displayName>
    <description>TCON Data IO Polarity Control0</description>
    <addressOffset>0x330</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_DATA_IO_POL1_REG</name>
    <displayName>TV_DATA_IO_POL1_REG</displayName>
    <description>TCON Data IO Polarity Control1</description>
    <addressOffset>0x334</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_DATA_IO_TRI0_REG</name>
    <displayName>TV_DATA_IO_TRI0_REG</displayName>
    <description>TCON Data IO Enable Control0</description>
    <addressOffset>0x338</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_DATA_IO_TRI1_REG</name>
    <displayName>TV_DATA_IO_TRI1_REG</displayName>
    <description>TCON Data IO Enable Control1</description>
    <addressOffset>0x33C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TV_PIXELDEPTH_MODE_REG</name>
    <displayName>TV_PIXELDEPTH_MODE_REG</displayName>
    <description>TV Pixeldepth Mode Control Register</description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CSIC_CCU</name>
  <description></description>
  <baseAddress>0x05800000</baseAddress>
  <registers>
   <register>
    <name>CCU_CLK_MODE_REG</name>
    <displayName>CCU_CLK_MODE_REG</displayName>
    <description>CCU Clock Mode Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CCU_PARSER_CLK_EN_REG</name>
    <displayName>CCU_PARSER_CLK_EN_REG</displayName>
    <description>CCU Parser Clock Enable Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CCU_POST0_CLK_EN_REG</name>
    <displayName>CCU_POST0_CLK_EN_REG</displayName>
    <description>CCU Post0 Clock Enable Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CSIC_TOP</name>
  <description></description>
  <baseAddress>0x05800800</baseAddress>
  <registers>
   <register>
    <name>CSIC_TOP_EN_REG</name>
    <displayName>CSIC_TOP_EN_REG</displayName>
    <description>CSIC TOP Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_PTN_GEN_EN_REG</name>
    <displayName>CSIC_PTN_GEN_EN_REG</displayName>
    <description>CSIC Pattern Generation Enable Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_PTN_CTRL_REG</name>
    <displayName>CSIC_PTN_CTRL_REG</displayName>
    <description>CSIC Pattern Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_PTN_LEN_REG</name>
    <displayName>CSIC_PTN_LEN_REG</displayName>
    <description>CSIC Pattern Generation Length Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_PTN_ADDR_REG</name>
    <displayName>CSIC_PTN_ADDR_REG</displayName>
    <description>CSIC Pattern Generation Address Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_PTN_ISP_SIZE_REG</name>
    <displayName>CSIC_PTN_ISP_SIZE_REG</displayName>
    <description>CSIC Pattern ISP Size Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA0_INPUT_SEL_REG</name>
    <displayName>CSIC_DMA0_INPUT_SEL_REG</displayName>
    <description>CSIC DMA0 Input Select Register</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA1_INPUT_SEL_REG</name>
    <displayName>CSIC_DMA1_INPUT_SEL_REG</displayName>
    <description>CSIC DMA1 Input Select Register</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_BIST_CS_REG</name>
    <displayName>CSIC_BIST_CS_REG</displayName>
    <description>CSIC BIST CS Register</description>
    <addressOffset>0x0DC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_BIST_CONTROL_REG</name>
    <displayName>CSIC_BIST_CONTROL_REG</displayName>
    <description>CSIC BIST Control Register</description>
    <addressOffset>0x0E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_BIST_START_REG</name>
    <displayName>CSIC_BIST_START_REG</displayName>
    <description>CSIC BIST Start Register</description>
    <addressOffset>0x0E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_BIST_END_REG</name>
    <displayName>CSIC_BIST_END_REG</displayName>
    <description>CSIC BIST End Register</description>
    <addressOffset>0x0E8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_BIST_DATA_MASK_REG</name>
    <displayName>CSIC_BIST_DATA_MASK_REG</displayName>
    <description>CSIC BIST Data Mask Register</description>
    <addressOffset>0x0EC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_MBUS_REQ_MAX_REG</name>
    <displayName>CSIC_MBUS_REQ_MAX_REG</displayName>
    <description>CSIC MBUS REQ MAX Register</description>
    <addressOffset>0x0F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_MULF_MOD_REG</name>
    <displayName>CSIC_MULF_MOD_REG</displayName>
    <description>CSIC Multi-Frame Mode Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_MULF_INT_REG</name>
    <displayName>CSIC_MULF_INT_REG</displayName>
    <description>CSIC Multi-Frame Interrupt Register</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CSIC_PARSER0</name>
  <description></description>
  <baseAddress>0x05801000</baseAddress>
  <registers>
   <register>
    <name>PRS_EN_REG</name>
    <displayName>PRS_EN_REG</displayName>
    <description>Parser Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_NCSIC_IF_CFG_REG</name>
    <displayName>PRS_NCSIC_IF_CFG_REG</displayName>
    <description>Parser NCSIC Interface Configuration Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_CAP_REG</name>
    <displayName>PRS_CAP_REG</displayName>
    <description>Parser Capture Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_PRS_SIGNAL_STA_REG</name>
    <displayName>CSIC_PRS_SIGNAL_STA_REG</displayName>
    <description>CSIC Parser Signal Status Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_PRS_NCSIC_BT656_HEAD_CFG_REG</name>
    <displayName>CSIC_PRS_NCSIC_BT656_HEAD_CFG_REG</displayName>
    <description>CSIC Parser NCSIC BT656 Header Configuration Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C0_INFMT_REG</name>
    <displayName>PRS_C0_INFMT_REG</displayName>
    <description>Parser Channel_0 Input Format Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C0_OUTPUT_HSIZE_REG</name>
    <displayName>PRS_C0_OUTPUT_HSIZE_REG</displayName>
    <description>Parser Channel_0 Output Horizontal Size Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C0_OUTPUT_VSIZE_REG</name>
    <displayName>PRS_C0_OUTPUT_VSIZE_REG</displayName>
    <description>Parser Channel_0 Output Vertical Size Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C0_INPUT_PARA0_REG</name>
    <displayName>PRS_C0_INPUT_PARA0_REG</displayName>
    <description>Parser Channel_0 Input Parameter0 Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C0_INPUT_PARA1_REG</name>
    <displayName>PRS_C0_INPUT_PARA1_REG</displayName>
    <description>Parser Channel_0 Input Parameter1 Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C0_INPUT_PARA2_REG</name>
    <displayName>PRS_C0_INPUT_PARA2_REG</displayName>
    <description>Parser Channel_0 Input Parameter2 Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C0_INPUT_PARA3_REG</name>
    <displayName>PRS_C0_INPUT_PARA3_REG</displayName>
    <description>Parser Channel_0 Input Parameter3 Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C0_INT_EN_REG</name>
    <displayName>PRS_C0_INT_EN_REG</displayName>
    <description>Parser Channel_0 Interrupt Enable Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C0_INT_STA_REG</name>
    <displayName>PRS_C0_INT_STA_REG</displayName>
    <description>Parser Channel_0 Interrupt Status Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_CH0_LINE_TIME_REG</name>
    <displayName>PRS_CH0_LINE_TIME_REG</displayName>
    <description>Parser Channel_0 Line Time Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C1_INFMT_REG</name>
    <displayName>PRS_C1_INFMT_REG</displayName>
    <description>Parser Channel_1 Input Format Register</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C1_OUTPUT_HSIZE_REG</name>
    <displayName>PRS_C1_OUTPUT_HSIZE_REG</displayName>
    <description>Parser Channel_1 Output Horizontal Size Register</description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C1_OUTPUT_VSIZE_REG</name>
    <displayName>PRS_C1_OUTPUT_VSIZE_REG</displayName>
    <description>Parser Channel_1 Output Vertical Size Register</description>
    <addressOffset>0x12C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C1_INPUT_PARA0_REG</name>
    <displayName>PRS_C1_INPUT_PARA0_REG</displayName>
    <description>Parser Channel_1 Input Parameter0 Register</description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C1_INPUT_PARA1_REG</name>
    <displayName>PRS_C1_INPUT_PARA1_REG</displayName>
    <description>Parser Channel_1 Input Parameter1 Register</description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C1_INPUT_PARA2_REG</name>
    <displayName>PRS_C1_INPUT_PARA2_REG</displayName>
    <description>Parser Channel_1 Input Parameter2 Register</description>
    <addressOffset>0x138</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C1_INPUT_PARA3_REG</name>
    <displayName>PRS_C1_INPUT_PARA3_REG</displayName>
    <description>Parser Channel_1 Input Parameter3 Register</description>
    <addressOffset>0x13C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C1_INT_EN_REG</name>
    <displayName>PRS_C1_INT_EN_REG</displayName>
    <description>Parser Channel_1 Interrupt Enable Register</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C1_INT_STA_REG</name>
    <displayName>PRS_C1_INT_STA_REG</displayName>
    <description>Parser Channel_1 Interrupt Status Register</description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_CH1_LINE_TIME_REG</name>
    <displayName>PRS_CH1_LINE_TIME_REG</displayName>
    <description>Parser Channel_1 Line Time Register</description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C2_INFMT_REG</name>
    <displayName>PRS_C2_INFMT_REG</displayName>
    <description>Parser Channel_2 Input Format Register</description>
    <addressOffset>0x224</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C2_OUTPUT_HSIZE_REG</name>
    <displayName>PRS_C2_OUTPUT_HSIZE_REG</displayName>
    <description>Parser Channel_2 Output Horizontal Size Register</description>
    <addressOffset>0x228</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C2_OUTPUT_VSIZE_REG</name>
    <displayName>PRS_C2_OUTPUT_VSIZE_REG</displayName>
    <description>Parser Channel_2 Output Vertical Size Register</description>
    <addressOffset>0x22C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C2_INPUT_PARA0_REG</name>
    <displayName>PRS_C2_INPUT_PARA0_REG</displayName>
    <description>Parser Channel_2 Input Parameter0 Register</description>
    <addressOffset>0x230</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C2_INPUT_PARA1_REG</name>
    <displayName>PRS_C2_INPUT_PARA1_REG</displayName>
    <description>Parser Channel_2 Input Parameter1 Register</description>
    <addressOffset>0x234</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C2_INPUT_PARA2_REG</name>
    <displayName>PRS_C2_INPUT_PARA2_REG</displayName>
    <description>Parser Channel_2 Input Parameter2 Register</description>
    <addressOffset>0x238</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C2_INPUT_PARA3_REG</name>
    <displayName>PRS_C2_INPUT_PARA3_REG</displayName>
    <description>Parser Channel_2 Input Parameter3 Register</description>
    <addressOffset>0x23C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C2_INT_EN_REG</name>
    <displayName>PRS_C2_INT_EN_REG</displayName>
    <description>Parser Channel_2 Interrupt Enable Register</description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C2_INT_STA_REG</name>
    <displayName>PRS_C2_INT_STA_REG</displayName>
    <description>Parser Channel_2 Interrupt Status Register</description>
    <addressOffset>0x244</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_CH2_LINE_TIME_REG</name>
    <displayName>PRS_CH2_LINE_TIME_REG</displayName>
    <description>Parser Channel_2 Line Time Register</description>
    <addressOffset>0x248</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C3_INFMT_REG</name>
    <displayName>PRS_C3_INFMT_REG</displayName>
    <description>Parser Channel_3 Input Format Register</description>
    <addressOffset>0x324</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C3_OUTPUT_HSIZE_REG</name>
    <displayName>PRS_C3_OUTPUT_HSIZE_REG</displayName>
    <description>Parser Channel_3 Output Horizontal Size Register</description>
    <addressOffset>0x328</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C3_OUTPUT_VSIZE_REG</name>
    <displayName>PRS_C3_OUTPUT_VSIZE_REG</displayName>
    <description>Parser Channel_3 Output Vertical Size Register</description>
    <addressOffset>0x32C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C3_INPUT_PARA0_REG</name>
    <displayName>PRS_C3_INPUT_PARA0_REG</displayName>
    <description>Parser Channel_3 Input Parameter0 Register</description>
    <addressOffset>0x330</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C3_INPUT_PARA1_REG</name>
    <displayName>PRS_C3_INPUT_PARA1_REG</displayName>
    <description>Parser Channel_3 Input Parameter1 Register</description>
    <addressOffset>0x334</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C3_INPUT_PARA2_REG</name>
    <displayName>PRS_C3_INPUT_PARA2_REG</displayName>
    <description>Parser Channel_3 Input Parameter2 Register</description>
    <addressOffset>0x338</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C3_INPUT_PARA3_REG</name>
    <displayName>PRS_C3_INPUT_PARA3_REG</displayName>
    <description>Parser Channel_3 Input Parameter3 Register</description>
    <addressOffset>0x33C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C3_INT_EN_REG</name>
    <displayName>PRS_C3_INT_EN_REG</displayName>
    <description>Parser Channel_3 Interrupt Enable Register</description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_C3_INT_STA_REG</name>
    <displayName>PRS_C3_INT_STA_REG</displayName>
    <description>Parser Channel_3 Interrupt Status Register</description>
    <addressOffset>0x344</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRS_CH3_LINE_TIME_REG</name>
    <displayName>PRS_CH3_LINE_TIME_REG</displayName>
    <description>Parser Channel_3 Line Time Register</description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ_REG</name>
    <displayName>CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ_REG</displayName>
    <description>CSIC Parser NCSIC RX Signal0 Delay Adjust Register</description>
    <addressOffset>0x500</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG</name>
    <displayName>CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG</displayName>
    <description>CSIC Parser NCSIC RX Signal5 Delay Adjust Register</description>
    <addressOffset>0x514</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_ADJ_REG</name>
    <displayName>CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_ADJ_REG</displayName>
    <description>CSIC Parser NCSIC RX Signal6 Delay Adjust Register</description>
    <addressOffset>0x518</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CSIC_DMA0</name>
  <description></description>
  <baseAddress>0x05809000</baseAddress>
  <registers>
   <register>
    <name>CSIC_DMA_EN_REG</name>
    <displayName>CSIC_DMA_EN_REG</displayName>
    <description>CSIC DMA Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_CFG_REG</name>
    <displayName>CSIC_DMA_CFG_REG</displayName>
    <description>CSIC DMA Configuration Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_HSIZE_REG</name>
    <displayName>CSIC_DMA_HSIZE_REG</displayName>
    <description>CSIC DMA Horizontal Size Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_VSIZE_REG</name>
    <displayName>CSIC_DMA_VSIZE_REG</displayName>
    <description>CSIC DMA Vertical Size Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_F0_BUFA_REG</name>
    <displayName>CSIC_DMA_F0_BUFA_REG</displayName>
    <description>CSIC DMA FIFO 0 Output Buffer-A Address Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_F0_BUFA_RESULT_REG</name>
    <displayName>CSIC_DMA_F0_BUFA_RESULT_REG</displayName>
    <description>CSIC DMA FIFO 0 Output Buffer-A Address Result Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_F1_BUFA_REG</name>
    <displayName>CSIC_DMA_F1_BUFA_REG</displayName>
    <description>CSIC DMA FIFO 1 Output Buffer-A Address Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_F1_BUFA_RESULT_REG</name>
    <displayName>CSIC_DMA_F1_BUFA_RESULT_REG</displayName>
    <description>CSIC DMA FIFO 1 Output Buffer-A Address Result Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_F2_BUFA_REG</name>
    <displayName>CSIC_DMA_F2_BUFA_REG</displayName>
    <description>CSIC DMA FIFO 2 Output Buffer-A Address Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_F2_BUFA_RESULT_REG</name>
    <displayName>CSIC_DMA_F2_BUFA_RESULT_REG</displayName>
    <description>CSIC DMA FIFO 2 Output Buffer-A Address Result Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_BUF_LEN_REG</name>
    <displayName>CSIC_DMA_BUF_LEN_REG</displayName>
    <description>CSIC DMA Buffer Length Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_FLIP_SIZE_REG</name>
    <displayName>CSIC_DMA_FLIP_SIZE_REG</displayName>
    <description>CSIC DMA Flip Size Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_VI_TO_TH0_REG</name>
    <displayName>CSIC_DMA_VI_TO_TH0_REG</displayName>
    <description>CSIC DMA Video Input Timeout Threshold0 Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_VI_TO_TH1_REG</name>
    <displayName>CSIC_DMA_VI_TO_TH1_REG</displayName>
    <description>CSIC DMA Video Input Timeout Threshold1 Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_VI_TO_CNT_VAL_REG</name>
    <displayName>CSIC_DMA_VI_TO_CNT_VAL_REG</displayName>
    <description>CSIC DMA Video Input Timeout Counter Value Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_CAP_STA_REG</name>
    <displayName>CSIC_DMA_CAP_STA_REG</displayName>
    <description>CSIC DMA Capture Status Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_INT_EN_REG</name>
    <displayName>CSIC_DMA_INT_EN_REG</displayName>
    <description>CSIC DMA Interrupt Enable Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_INT_STA_REG</name>
    <displayName>CSIC_DMA_INT_STA_REG</displayName>
    <description>CSIC DMA Interrupt Status Register</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_LINE_CNT_REG</name>
    <displayName>CSIC_DMA_LINE_CNT_REG</displayName>
    <description>CSIC DMA LINE Counter Register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_FRM_CNT_REG</name>
    <displayName>CSIC_DMA_FRM_CNT_REG</displayName>
    <description>CSIC DMA Frame Counter Register</description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_FRM_CLK_CNT_REG</name>
    <displayName>CSIC_DMA_FRM_CLK_CNT_REG</displayName>
    <description>CSIC DMA Frame Clock Counter Register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_ACC_ITNL_CLK_CNT_REG</name>
    <displayName>CSIC_DMA_ACC_ITNL_CLK_CNT_REG</displayName>
    <description>CSIC DMA Accumulated And Internal Clock Counter Register</description>
    <addressOffset>0x064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_FIFO_STAT_REG</name>
    <displayName>CSIC_DMA_FIFO_STAT_REG</displayName>
    <description>CSIC DMA FIFO Statistic Register</description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_FIFO_THRS_REG</name>
    <displayName>CSIC_DMA_FIFO_THRS_REG</displayName>
    <description>CSIC DMA FIFO Threshold Register</description>
    <addressOffset>0x06C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_PCLK_STAT_REG</name>
    <displayName>CSIC_DMA_PCLK_STAT_REG</displayName>
    <description>CSIC DMA PCLK Statistic Register</description>
    <addressOffset>0x070</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_BUF_ADDR_FIFO0_ENTRY_REG</name>
    <displayName>CSIC_DMA_BUF_ADDR_FIFO0_ENTRY_REG</displayName>
    <description>CSIC DMA BUF Address FIFO0 Entry Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_BUF_ADDR_FIFO1_ENTRY_REG</name>
    <displayName>CSIC_DMA_BUF_ADDR_FIFO1_ENTRY_REG</displayName>
    <description>CSIC DMA BUF Address FIFO1 Entry Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_BUF_ADDR_FIFO2_ENTRY_REG</name>
    <displayName>CSIC_DMA_BUF_ADDR_FIFO2_ENTRY_REG</displayName>
    <description>CSIC DMA BUF Address FIFO2 Entry Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_BUF_TH_REG</name>
    <displayName>CSIC_DMA_BUF_TH_REG</displayName>
    <description>CSIC DMA BUF Threshold Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_BUF_ADDR_FIFO_CON_REG</name>
    <displayName>CSIC_DMA_BUF_ADDR_FIFO_CON_REG</displayName>
    <description>CSIC DMA BUF Address FIFO Content Register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_DMA_STORED_FRM_CNT_REG</name>
    <displayName>CSIC_DMA_STORED_FRM_CNT_REG</displayName>
    <description>CSIC DMA Stored Frame Counter Register</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSIC_FEATURE_REG</name>
    <displayName>CSIC_FEATURE_REG</displayName>
    <description>CSIC DMA Feature List Register</description>
    <addressOffset>0x1F4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="CSIC_DMA0">
  <name>CSIC_DMA1</name>
  <baseAddress>0x05809200</baseAddress>
  </peripheral>
  <peripheral>
  <name>DDRPHYC</name>
  <description></description>
  <baseAddress>0x03103000</baseAddress>
  <registers>
   <register>
    <name>PHYC_REG_000</name>
    <displayName>PHYC_REG_000</displayName>
    <description>Reg_000</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_004</name>
    <displayName>PHYC_REG_004</displayName>
    <description>Reg_004</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_00C</name>
    <displayName>PHYC_REG_00C</displayName>
    <description>Reg_00C</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_010</name>
    <displayName>PHYC_REG_010</displayName>
    <description>Reg_010</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_018</name>
    <displayName>PHYC_REG_018</displayName>
    <description>Reg_018</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_02C</name>
    <displayName>PHYC_REG_02C</displayName>
    <description>Reg_02C</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_030</name>
    <displayName>PHYC_REG_030</displayName>
    <description>Reg_030</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_034</name>
    <displayName>PHYC_REG_034</displayName>
    <description>Reg_034</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_038</name>
    <displayName>PHYC_REG_038</displayName>
    <description>Reg_038</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_03C</name>
    <displayName>PHYC_REG_03C</displayName>
    <description>Reg_03C</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_050</name>
    <displayName>PHYC_REG_050</displayName>
    <description>Reg_050</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_054</name>
    <displayName>PHYC_REG_054</displayName>
    <description>Reg_054</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_058</name>
    <displayName>PHYC_REG_058</displayName>
    <description>Reg_058</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_05C</name>
    <displayName>PHYC_REG_05C</displayName>
    <description>Reg_05C</description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_060</name>
    <displayName>PHYC_REG_060</displayName>
    <description>Reg_060</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_064</name>
    <displayName>PHYC_REG_064</displayName>
    <description>Reg_064</description>
    <addressOffset>0x064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_068</name>
    <displayName>PHYC_REG_068</displayName>
    <description>Reg_068</description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_06C</name>
    <displayName>PHYC_REG_06C</displayName>
    <description>Reg_06C</description>
    <addressOffset>0x06C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_078</name>
    <displayName>PHYC_REG_078</displayName>
    <description>Reg_078</description>
    <addressOffset>0x078</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_07C</name>
    <displayName>PHYC_REG_07C</displayName>
    <description>Reg_07c</description>
    <addressOffset>0x07C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_080</name>
    <displayName>PHYC_REG_080</displayName>
    <description>Reg_080</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_08C</name>
    <displayName>PHYC_REG_08C</displayName>
    <description>Reg_08C</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_090</name>
    <displayName>PHYC_REG_090</displayName>
    <description>Reg_090</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_094</name>
    <displayName>PHYC_REG_094</displayName>
    <description>Reg_094</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_09C</name>
    <displayName>PHYC_REG_09C</displayName>
    <description>Reg_09C</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_0A0</name>
    <displayName>PHYC_REG_0A0</displayName>
    <description>Reg_0a0</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_0B8</name>
    <displayName>PHYC_REG_0B8</displayName>
    <description>Reg_0B8</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_0BC</name>
    <displayName>PHYC_REG_0BC</displayName>
    <description>Reg_0BC</description>
    <addressOffset>0x0BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_0C0</name>
    <displayName>PHYC_REG_0C0</displayName>
    <description>Reg_0C0</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_100</name>
    <displayName>PHYC_REG_100</displayName>
    <description>Reg_100</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_108</name>
    <displayName>PHYC_REG_108</displayName>
    <description>Reg_108</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_10C</name>
    <displayName>PHYC_REG_10C</displayName>
    <description>Reg_10C</description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_110</name>
    <displayName>PHYC_REG_110</displayName>
    <description>Reg_110</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_114</name>
    <displayName>PHYC_REG_114</displayName>
    <description>Reg_114</description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_11C</name>
    <displayName>PHYC_REG_11C</displayName>
    <description>Reg_11C</description>
    <addressOffset>0x11C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_120</name>
    <displayName>PHYC_REG_120</displayName>
    <description>Reg_120</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_140</name>
    <displayName>PHYC_REG_140</displayName>
    <description>Reg_140</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_208</name>
    <displayName>PHYC_REG_208</displayName>
    <description>Reg_208</description>
    <addressOffset>0x208</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_218</name>
    <displayName>PHYC_REG_218</displayName>
    <description>Reg_218</description>
    <addressOffset>0x218</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_21C</name>
    <displayName>PHYC_REG_21C</displayName>
    <description>Reg_21C</description>
    <addressOffset>0x21C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000228</addressOffset>
    <register>
     <name>PHYC_REG_228</name>
     <displayName>PHYC_REG_228</displayName>
     <description>Reg_228</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000240</addressOffset>
    <register>
     <name>PHYC_REG_240</name>
     <displayName>PHYC_REG_240</displayName>
     <description>Reg_240</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>PHYC_REG_280</name>
    <displayName>PHYC_REG_280</displayName>
    <description>Reg_280</description>
    <addressOffset>0x280</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>9</dim>
    <addressOffset>0x00000310</addressOffset>
    <register>
     <name>PHYC_REG_310</name>
     <displayName>PHYC_REG_310</displayName>
     <description>Reg_310 Rank 0</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>PHYC_REG_334</name>
    <displayName>PHYC_REG_334</displayName>
    <description>Reg_334 Rank 0</description>
    <addressOffset>0x334</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_338</name>
    <displayName>PHYC_REG_338</displayName>
    <description>Reg_338 Rank 0</description>
    <addressOffset>0x338</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_33C</name>
    <displayName>PHYC_REG_33C</displayName>
    <description>Reg_33C Rank 0</description>
    <addressOffset>0x33C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_344</name>
    <displayName>PHYC_REG_344</displayName>
    <description>Reg_344 Rank 0</description>
    <addressOffset>0x344</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_348</name>
    <displayName>PHYC_REG_348</displayName>
    <description>Reg_348 Rank 0</description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>9</dim>
    <addressOffset>0x00000390</addressOffset>
    <register>
     <name>PHYC_REG_390</name>
     <displayName>PHYC_REG_390</displayName>
     <description>Reg_390</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>PHYC_REG_3B4</name>
    <displayName>PHYC_REG_3B4</displayName>
    <description>Reg_3B4 Rank 1</description>
    <addressOffset>0x3B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_3B8</name>
    <displayName>PHYC_REG_3B8</displayName>
    <description>Reg_3B8 Rank 1</description>
    <addressOffset>0x3B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_3BC</name>
    <displayName>PHYC_REG_3BC</displayName>
    <description>Reg_3BC Rank 1</description>
    <addressOffset>0x3BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_3C4</name>
    <displayName>PHYC_REG_3C4</displayName>
    <description>Reg_3C4 Rank 1</description>
    <addressOffset>0x3C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_3C8</name>
    <displayName>PHYC_REG_3C8</displayName>
    <description>Reg_3C8 Rank 1</description>
    <addressOffset>0x3C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>MSI_MEMC</name>
  <description></description>
  <baseAddress>0x03102000</baseAddress>
  <interrupt>
   <name>MSI</name>
   <value>59</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>MEMC_REG_000</name>
    <displayName>MEMC_REG_000</displayName>
    <description>Reg_000</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MEMC_REG_004</name>
    <displayName>MEMC_REG_004</displayName>
    <description>Reg_004</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MEMC_REG_008</name>
    <displayName>MEMC_REG_008</displayName>
    <description>Reg_008</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MEMC_REG_00C</name>
    <displayName>MEMC_REG_00C</displayName>
    <description>Reg_00C</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MEMC_CCCR</name>
    <displayName>MEMC_CCCR</displayName>
    <description>Reg_014</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MEMC_REG_020</name>
    <displayName>MEMC_REG_020</displayName>
    <description>Reg_020</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MEMC_REG_024</name>
    <displayName>MEMC_REG_024</displayName>
    <description>Reg_024</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MEMC_REG_028</name>
    <displayName>MEMC_REG_028</displayName>
    <description>Reg_028</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>SID</name>
  <description>Security ID</description>
  <baseAddress>0x03006000</baseAddress>
  <registers>
   <register>
    <name>SID_THS</name>
    <displayName>SID_THS</displayName>
    <description>[27:16]: The calibration value of the T-sensor.</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000200</addressOffset>
    <register>
     <name>SID_DATA</name>
     <displayName>SID_DATA</displayName>
     <description>SID data (xfel display as 'sid' replay)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>BOOT_MODE</name>
    <displayName>BOOT_MODE</displayName>
    <description>[27:16]: eFUSE boot select status, [0]: 0: GPIO boot select, 1: eFuse boot select</description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>507</dim>
    <addressOffset>0x00000214</addressOffset>
    <register>
     <name>SID_UNDOC</name>
     <displayName>SID_UNDOC</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>USBEHCI0</name>
  <description></description>
  <baseAddress>0x04101000</baseAddress>
  <interrupt>
   <name>USB0_EHCI</name>
   <value>46</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB1_EHCI</name>
   <value>49</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>HCCAPBASE</name>
    <displayName>HCCAPBASE</displayName>
    <description>EHCI Capability Register (HCIVERSION and CAPLENGTH) register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCSPARAMS</name>
    <displayName>HCSPARAMS</displayName>
    <description>EHCI Host Control Structural Parameter Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCCPARAMS</name>
    <displayName>HCCPARAMS</displayName>
    <description>EHCI Host Control Capability Parameter Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCSPPORTROUTE</name>
    <displayName>HCSPPORTROUTE</displayName>
    <description>EHCI Companion Port Route Description</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBCMD</name>
    <displayName>USBCMD</displayName>
    <description>EHCI USB Command Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBSTS</name>
    <displayName>USBSTS</displayName>
    <description>EHCI USB Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBINTR</name>
    <displayName>USBINTR</displayName>
    <description>EHCI USB Interrupt Enable Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FRINDEX</name>
    <displayName>FRINDEX</displayName>
    <description>EHCI USB Frame Index Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CTRLDSSEGMENT</name>
    <displayName>CTRLDSSEGMENT</displayName>
    <description>EHCI 4G Segment Selector Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PERIODICLISTBASE</name>
    <displayName>PERIODICLISTBASE</displayName>
    <description>EHCI Frame List Base Address Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASYNCLISTADDR</name>
    <displayName>ASYNCLISTADDR</displayName>
    <description>EHCI Next Asynchronous List Address Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="USBEHCI0">
  <name>USBEHCI1</name>
  <baseAddress>0x04200000</baseAddress>
  <interrupt>
   <name>USB0_EHCI</name>
   <value>46</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB1_EHCI</name>
   <value>49</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>USBOHCI0</name>
  <description></description>
  <baseAddress>0x04101400</baseAddress>
  <interrupt>
   <name>USB0_OHCI</name>
   <value>47</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB1_OHCI</name>
   <value>50</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>O_HcRevision</name>
    <displayName>O_HcRevision</displayName>
    <description>OHCI Revision Register (not documented)</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcControl</name>
    <displayName>O_HcControl</displayName>
    <description>OHCI Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcCommandStatus</name>
    <displayName>O_HcCommandStatus</displayName>
    <description>OHCI Command Status Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcInterruptStatus</name>
    <displayName>O_HcInterruptStatus</displayName>
    <description>OHCI Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcInterruptEnable</name>
    <displayName>O_HcInterruptEnable</displayName>
    <description>OHCI Interrupt Enable Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcInterruptDisable</name>
    <displayName>O_HcInterruptDisable</displayName>
    <description>OHCI Interrupt Disable Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcHCCA</name>
    <displayName>O_HcHCCA</displayName>
    <description>OHCI HCCA Base</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcPeriodCurrentED</name>
    <displayName>O_HcPeriodCurrentED</displayName>
    <description>OHCI Period Current ED Base</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcControlHeadED</name>
    <displayName>O_HcControlHeadED</displayName>
    <description>OHCI Control Head ED Base</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcControlCurrentED</name>
    <displayName>O_HcControlCurrentED</displayName>
    <description>OHCI Control Current ED Base</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcBulkHeadED</name>
    <displayName>O_HcBulkHeadED</displayName>
    <description>OHCI Bulk Head ED Base</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcBulkCurrentED</name>
    <displayName>O_HcBulkCurrentED</displayName>
    <description>OHCI Bulk Current ED Base</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcDoneHead</name>
    <displayName>O_HcDoneHead</displayName>
    <description>OHCI Done Head Base</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcFmInterval</name>
    <displayName>O_HcFmInterval</displayName>
    <description>OHCI Frame Interval Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcFmRemaining</name>
    <displayName>O_HcFmRemaining</displayName>
    <description>OHCI Frame Remaining Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcFmNumber</name>
    <displayName>O_HcFmNumber</displayName>
    <description>OHCI Frame Number Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcPerioddicStart</name>
    <displayName>O_HcPerioddicStart</displayName>
    <description>OHCI Periodic Start Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcLSThreshold</name>
    <displayName>O_HcLSThreshold</displayName>
    <description>OHCI LS Threshold Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcRhDescriptorA</name>
    <displayName>O_HcRhDescriptorA</displayName>
    <description>OHCI Root Hub Descriptor Register A</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcRhDesriptorB</name>
    <displayName>O_HcRhDesriptorB</displayName>
    <description>OHCI Root Hub Descriptor Register B</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcRhStatus</name>
    <displayName>O_HcRhStatus</displayName>
    <description>OHCI Root Hub Status Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>1</dim>
    <addressOffset>0x00000054</addressOffset>
    <register>
     <name>O_HcRhPortStatus</name>
     <displayName>O_HcRhPortStatus</displayName>
     <description>OHCI Root Hub Port Status Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="USBOHCI0">
  <name>USBOHCI1</name>
  <baseAddress>0x04200400</baseAddress>
  <interrupt>
   <name>USB0_OHCI</name>
   <value>47</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB1_OHCI</name>
   <value>50</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>DMAC</name>
  <description></description>
  <baseAddress>0x03002000</baseAddress>
  <interrupt>
   <name>DMAC_NS</name>
   <value>66</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>DMAC_IRQ_EN_REG0</name>
    <displayName>DMAC_IRQ_EN_REG0</displayName>
    <description>DMAC IRQ Enable Register 0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_IRQ_EN_REG1</name>
    <displayName>DMAC_IRQ_EN_REG1</displayName>
    <description>DMAC IRQ Enable Register 1</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_IRQ_PEND_REG0</name>
    <displayName>DMAC_IRQ_PEND_REG0</displayName>
    <description>DMAC IRQ Pending Register 0</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_IRQ_PEND_REG1</name>
    <displayName>DMAC_IRQ_PEND_REG1</displayName>
    <description>DMAC IRQ Pending Register 1</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_AUTO_GATE_REG</name>
    <displayName>DMAC_AUTO_GATE_REG</displayName>
    <description>DMAC Auto Gating Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_STA_REG</name>
    <displayName>DMAC_STA_REG</displayName>
    <description>DMAC Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000100</addressOffset>
    <registers>
     <register>
      <name>DMAC_EN_REGN</name>
      <displayName>DMAC_EN_REGN</displayName>
      <description>DMAC Channel Enable Register N (N = 0 to 15) 0x0100 + N*0x0040</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_PAU_REGN</name>
      <displayName>DMAC_PAU_REGN</displayName>
      <description>DMAC Channel Pause Register N (N = 0 to 15) 0x0104 + N*0x0040</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_DESC_ADDR_REGN</name>
      <displayName>DMAC_DESC_ADDR_REGN</displayName>
      <description>DMAC Channel Start Address Register N (N = 0 to 15) 0x0108 + N*0x0040</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_CFG_REGN</name>
      <displayName>DMAC_CFG_REGN</displayName>
      <description>DMAC Channel Configuration Register N (N = 0 to 15) 0x010C + N*0x0040</description>
      <addressOffset>0x00C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_CUR_SRC_REGN</name>
      <displayName>DMAC_CUR_SRC_REGN</displayName>
      <description>DMAC Channel Current Source Register N (N = 0 to 15) 0x0110 + N*0x0040</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_CUR_DEST_REGN</name>
      <displayName>DMAC_CUR_DEST_REGN</displayName>
      <description>DMAC Channel Current Destination Register N (N = 0 to 15) 0x0114 + N*0x0040</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_BCNT_LEFT_REGN</name>
      <displayName>DMAC_BCNT_LEFT_REGN</displayName>
      <description>DMAC Channel Byte Counter Left Register N (N = 0 to 15) 0x0118 + N*0x0040</description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_PARA_REGN</name>
      <displayName>DMAC_PARA_REGN</displayName>
      <description>DMAC Channel Parameter Register N (N = 0 to 15) 0x011C + N*0x0040</description>
      <addressOffset>0x01C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_MODE_REGN</name>
      <displayName>DMAC_MODE_REGN</displayName>
      <description>DMAC Mode Register N (N = 0 to 15) 0x0128 + N*0x0040</description>
      <addressOffset>0x028</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_FDESC_ADDR_REGN</name>
      <displayName>DMAC_FDESC_ADDR_REGN</displayName>
      <description>DMAC Former Descriptor Address Register N (N = 0 to 15) 0x012C + N*0x0040</description>
      <addressOffset>0x02C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_PKG_NUM_REGN</name>
      <displayName>DMAC_PKG_NUM_REGN</displayName>
      <description>DMAC Package Number Register N (N = 0 to 15) 0x0130 + N*0x0040</description>
      <addressOffset>0x030</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>PWM</name>
  <description>Pulse Width Modulation module</description>
  <baseAddress>0x02000C00</baseAddress>
  <registers>
   <register>
    <name>PIER</name>
    <displayName>PIER</displayName>
    <description>PWM IRQ Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PISR</name>
    <displayName>PISR</displayName>
    <description>PWM IRQ Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIER</name>
    <displayName>CIER</displayName>
    <description>Capture IRQ Enable Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CISR</name>
    <displayName>CISR</displayName>
    <description>Capture IRQ Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000020</addressOffset>
    <register>
     <name>PCCR</name>
     <displayName>PCCR</displayName>
     <description>PWM01, PWM23, PWM45, PWM67 Clock Configuration Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>PCGR</name>
    <displayName>PCGR</displayName>
    <description>PWM Clock Gating Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000060</addressOffset>
    <register>
     <name>PDZCR</name>
     <displayName>PDZCR</displayName>
     <description>PWM01, PWM23, PWM45, PWM67 Dead Zone Control Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>PER</name>
    <displayName>PER</displayName>
    <description>PWM Enable Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000090</addressOffset>
    <register>
     <name>PGR0</name>
     <displayName>PGR0</displayName>
     <description>PWM Group0, Group1, Group2, Group3 Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
   <register>
    <name>CER</name>
    <displayName>CER</displayName>
    <description>Capture Enable Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000100</addressOffset>
    <registers>
     <register>
      <name>PCR</name>
      <displayName>PCR</displayName>
      <description>PWM Control Register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>PPR</name>
      <displayName>PPR</displayName>
      <description>PWM Period Register</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>PCNTR</name>
      <displayName>PCNTR</displayName>
      <description>PWM Count Register</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>PPCNTR</name>
      <displayName>PPCNTR</displayName>
      <description>PWM Pulse Count Register</description>
      <addressOffset>0x00C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>CCR</name>
      <displayName>CCR</displayName>
      <description>Capture Control Register</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>CRLR</name>
      <displayName>CRLR</displayName>
      <description>Capture Rise Lock Register</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>CFLR</name>
      <displayName>CFLR</displayName>
      <description>Capture Fall Lock Register</description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>EMAC</name>
  <description></description>
  <baseAddress>0x04500000</baseAddress>
  <interrupt>
   <name>EMAC</name>
   <value>62</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>EMAC_BASIC_CTL0</name>
    <displayName>EMAC_BASIC_CTL0</displayName>
    <description>EMAC Basic Control Register0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_BASIC_CTL1</name>
    <displayName>EMAC_BASIC_CTL1</displayName>
    <description>EMAC Basic Control Register1</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_INT_STA</name>
    <displayName>EMAC_INT_STA</displayName>
    <description>EMAC Interrupt Status Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_INT_EN</name>
    <displayName>EMAC_INT_EN</displayName>
    <description>EMAC Interrupt Enable Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_CTL0</name>
    <displayName>EMAC_TX_CTL0</displayName>
    <description>EMAC Transmit Control Register0</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_CTL1</name>
    <displayName>EMAC_TX_CTL1</displayName>
    <description>EMAC Transmit Control Register1</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_FLOW_CTL</name>
    <displayName>EMAC_TX_FLOW_CTL</displayName>
    <description>EMAC Transmit Flow Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_DMA_DESC_LIST</name>
    <displayName>EMAC_TX_DMA_DESC_LIST</displayName>
    <description>EMAC Transmit Descriptor List Address Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_CTL0</name>
    <displayName>EMAC_RX_CTL0</displayName>
    <description>EMAC Receive Control Register0</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_CTL1</name>
    <displayName>EMAC_RX_CTL1</displayName>
    <description>EMAC Receive Control Register1</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_DMA_DESC_LIST</name>
    <displayName>EMAC_RX_DMA_DESC_LIST</displayName>
    <description>EMAC Receive Descriptor List Address Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_FRM_FLT</name>
    <displayName>EMAC_RX_FRM_FLT</displayName>
    <description>EMAC Receive Frame Filter Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_HASH0</name>
    <displayName>EMAC_RX_HASH0</displayName>
    <description>EMAC Hash Table Register0</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_HASH1</name>
    <displayName>EMAC_RX_HASH1</displayName>
    <description>EMAC Hash Table Register1</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_MII_CMD</name>
    <displayName>EMAC_MII_CMD</displayName>
    <description>EMAC Management Interface Command Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_MII_DATA</name>
    <displayName>EMAC_MII_DATA</displayName>
    <description>EMAC Management Interface Data Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000050</addressOffset>
    <registers>
     <register>
      <name>HIGH</name>
      <displayName>HIGH</displayName>
      <description>EMAC MAC Address High Register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>LOW</name>
      <displayName>LOW</displayName>
      <description>EMAC MAC Address Low Register</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
   </cluster>
   <register>
    <name>EMAC_TX_DMA_STA</name>
    <displayName>EMAC_TX_DMA_STA</displayName>
    <description>EMAC Transmit DMA Status Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_CUR_DESC</name>
    <displayName>EMAC_TX_CUR_DESC</displayName>
    <description>EMAC Current Transmit Descriptor Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_CUR_BUF</name>
    <displayName>EMAC_TX_CUR_BUF</displayName>
    <description>EMAC Current Transmit Buffer Address Register</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_DMA_STA</name>
    <displayName>EMAC_RX_DMA_STA</displayName>
    <description>EMAC Receive DMA Status Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_CUR_DESC</name>
    <displayName>EMAC_RX_CUR_DESC</displayName>
    <description>EMAC Current Receive Descriptor Register</description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_CUR_BUF</name>
    <displayName>EMAC_RX_CUR_BUF</displayName>
    <description>EMAC Current Receive Buffer Address Register</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RGMII_STA</name>
    <displayName>EMAC_RGMII_STA</displayName>
    <description>EMAC RGMII Status Register</description>
    <addressOffset>0x0D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CLINT</name>
  <description></description>
  <baseAddress>0x14000000</baseAddress>
  <registers>
   <register>
    <name>msip</name>
    <displayName>msip</displayName>
    <description>This register generates machine mode software interrupts when set.</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>mtimecmplo</name>
    <displayName>mtimecmplo</displayName>
    <description>This register holds the compare value for the timer.</description>
    <addressOffset>0x4000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>mtimecmphi</name>
    <displayName>mtimecmphi</displayName>
    <description>This register holds the compare value for the timer.</description>
    <addressOffset>0x4004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>mtimelo</name>
    <displayName>mtimelo</displayName>
    <description>Provides the current timer value.</description>
    <addressOffset>0xBFF8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>mtimehi</name>
    <displayName>mtimehi</displayName>
    <description>Provides the current timer value.</description>
    <addressOffset>0xBFFC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>MCTL_COM</name>
  <description></description>
  <baseAddress>0x03102000</baseAddress>
  <registers>
   <register>
    <name>MCTL_COM_WORK_MODE0</name>
    <displayName>MCTL_COM_WORK_MODE0</displayName>
    <description>Reg_000</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_COM_WORK_MODE1</name>
    <displayName>MCTL_COM_WORK_MODE1</displayName>
    <description>Reg_004</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_COM_DBGCR</name>
    <displayName>MCTL_COM_DBGCR</displayName>
    <description>Reg_008</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_COM_TMR</name>
    <displayName>MCTL_COM_TMR</displayName>
    <description>Reg_00C</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_COM_CCCR</name>
    <displayName>MCTL_COM_CCCR</displayName>
    <description>Reg_014</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_COM_MAER0</name>
    <displayName>MCTL_COM_MAER0</displayName>
    <description>Reg_020</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_COM_MAER1</name>
    <displayName>MCTL_COM_MAER1</displayName>
    <description>Reg_024</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_COM_MAER2</name>
    <displayName>MCTL_COM_MAER2</displayName>
    <description>Reg_028</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_COM_REMAP0</name>
    <displayName>MCTL_COM_REMAP0</displayName>
    <description>REMAP0</description>
    <addressOffset>0x500</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_COM_REMAP1</name>
    <displayName>MCTL_COM_REMAP1</displayName>
    <description>REMAP1</description>
    <addressOffset>0x504</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_COM_REMAP2</name>
    <displayName>MCTL_COM_REMAP2</displayName>
    <description>REMAP2</description>
    <addressOffset>0x508</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_COM_REMAP3</name>
    <displayName>MCTL_COM_REMAP3</displayName>
    <description>REMAP3</description>
    <addressOffset>0x50C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>MCTL_PHY</name>
  <description></description>
  <baseAddress>0x03103000</baseAddress>
  <registers>
   <register>
    <name>MCTL_PHY_PIR</name>
    <displayName>MCTL_PHY_PIR</displayName>
    <description></description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PWRCTL</name>
    <displayName>MCTL_PHY_PWRCTL</displayName>
    <description></description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_MRCTRL0</name>
    <displayName>MCTL_PHY_MRCTRL0</displayName>
    <description></description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_CLKEN</name>
    <displayName>MCTL_PHY_CLKEN</displayName>
    <description></description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PGSR0</name>
    <displayName>MCTL_PHY_PGSR0</displayName>
    <description></description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PGSR1</name>
    <displayName>MCTL_PHY_PGSR1</displayName>
    <description></description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_STATR</name>
    <displayName>MCTL_PHY_STATR</displayName>
    <description></description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_LP3MR11</name>
    <displayName>MCTL_PHY_LP3MR11</displayName>
    <description></description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAM_MR0</name>
    <displayName>MCTL_PHY_DRAM_MR0</displayName>
    <description></description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAM_MR1</name>
    <displayName>MCTL_PHY_DRAM_MR1</displayName>
    <description></description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAM_MR2</name>
    <displayName>MCTL_PHY_DRAM_MR2</displayName>
    <description></description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAM_MR3</name>
    <displayName>MCTL_PHY_DRAM_MR3</displayName>
    <description></description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PTR0</name>
    <displayName>MCTL_PHY_PTR0</displayName>
    <description></description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PTR2</name>
    <displayName>MCTL_PHY_PTR2</displayName>
    <description></description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PTR3</name>
    <displayName>MCTL_PHY_PTR3</displayName>
    <description></description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PTR4</name>
    <displayName>MCTL_PHY_PTR4</displayName>
    <description></description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAMTMG0</name>
    <displayName>MCTL_PHY_DRAMTMG0</displayName>
    <description></description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAMTMG1</name>
    <displayName>MCTL_PHY_DRAMTMG1</displayName>
    <description></description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAMTMG2</name>
    <displayName>MCTL_PHY_DRAMTMG2</displayName>
    <description></description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAMTMG3</name>
    <displayName>MCTL_PHY_DRAMTMG3</displayName>
    <description></description>
    <addressOffset>0x064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAMTMG4</name>
    <displayName>MCTL_PHY_DRAMTMG4</displayName>
    <description></description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAMTMG5</name>
    <displayName>MCTL_PHY_DRAMTMG5</displayName>
    <description></description>
    <addressOffset>0x06C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAMTMG6</name>
    <displayName>MCTL_PHY_DRAMTMG6</displayName>
    <description></description>
    <addressOffset>0x070</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAMTMG7</name>
    <displayName>MCTL_PHY_DRAMTMG7</displayName>
    <description></description>
    <addressOffset>0x074</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DRAMTMG8</name>
    <displayName>MCTL_PHY_DRAMTMG8</displayName>
    <description></description>
    <addressOffset>0x078</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ODTCFG</name>
    <displayName>MCTL_PHY_ODTCFG</displayName>
    <description></description>
    <addressOffset>0x07C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PITMG0</name>
    <displayName>MCTL_PHY_PITMG0</displayName>
    <description></description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PITMG1</name>
    <displayName>MCTL_PHY_PITMG1</displayName>
    <description></description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_LPTPR</name>
    <displayName>MCTL_PHY_LPTPR</displayName>
    <description></description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_RFSHCTL0</name>
    <displayName>MCTL_PHY_RFSHCTL0</displayName>
    <description></description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_RFSHTMG</name>
    <displayName>MCTL_PHY_RFSHTMG</displayName>
    <description></description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_RFSHCTL1</name>
    <displayName>MCTL_PHY_RFSHCTL1</displayName>
    <description></description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PWRTMG</name>
    <displayName>MCTL_PHY_PWRTMG</displayName>
    <description></description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ASRC</name>
    <displayName>MCTL_PHY_ASRC</displayName>
    <description></description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ASRTC</name>
    <displayName>MCTL_PHY_ASRTC</displayName>
    <description></description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_VTFCR</name>
    <displayName>MCTL_PHY_VTFCR</displayName>
    <description></description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DQSGMR</name>
    <displayName>MCTL_PHY_DQSGMR</displayName>
    <description></description>
    <addressOffset>0x0BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DTCR</name>
    <displayName>MCTL_PHY_DTCR</displayName>
    <description></description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DTAR0</name>
    <displayName>MCTL_PHY_DTAR0</displayName>
    <description></description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PGCR0</name>
    <displayName>MCTL_PHY_PGCR0</displayName>
    <description></description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PGCR1</name>
    <displayName>MCTL_PHY_PGCR1</displayName>
    <description></description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PGCR2</name>
    <displayName>MCTL_PHY_PGCR2</displayName>
    <description></description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PGCR3</name>
    <displayName>MCTL_PHY_PGCR3</displayName>
    <description></description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_IOVCR0</name>
    <displayName>MCTL_PHY_IOVCR0</displayName>
    <description></description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_IOVCR1</name>
    <displayName>MCTL_PHY_IOVCR1</displayName>
    <description></description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_DXCCR</name>
    <displayName>MCTL_PHY_DXCCR</displayName>
    <description></description>
    <addressOffset>0x11C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ODTMAP</name>
    <displayName>MCTL_PHY_ODTMAP</displayName>
    <description></description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ZQCTL0</name>
    <displayName>MCTL_PHY_ZQCTL0</displayName>
    <description></description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ZQCTL1</name>
    <displayName>MCTL_PHY_ZQCTL1</displayName>
    <description></description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ZQCR</name>
    <displayName>MCTL_PHY_ZQCR</displayName>
    <description></description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ZQSR</name>
    <displayName>MCTL_PHY_ZQSR</displayName>
    <description></description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ZQDR0</name>
    <displayName>MCTL_PHY_ZQDR0</displayName>
    <description></description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ZQDR1</name>
    <displayName>MCTL_PHY_ZQDR1</displayName>
    <description></description>
    <addressOffset>0x14C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ZQDR2</name>
    <displayName>MCTL_PHY_ZQDR2</displayName>
    <description></description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_SCHED</name>
    <displayName>MCTL_PHY_SCHED</displayName>
    <description></description>
    <addressOffset>0x1C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PERFHPR0</name>
    <displayName>MCTL_PHY_PERFHPR0</displayName>
    <description></description>
    <addressOffset>0x1C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PERFHPR1</name>
    <displayName>MCTL_PHY_PERFHPR1</displayName>
    <description></description>
    <addressOffset>0x1C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PERFLPR0</name>
    <displayName>MCTL_PHY_PERFLPR0</displayName>
    <description></description>
    <addressOffset>0x1CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PERFLPR1</name>
    <displayName>MCTL_PHY_PERFLPR1</displayName>
    <description></description>
    <addressOffset>0x1D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PERFWR0</name>
    <displayName>MCTL_PHY_PERFWR0</displayName>
    <description></description>
    <addressOffset>0x1D4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_PERFWR1</name>
    <displayName>MCTL_PHY_PERFWR1</displayName>
    <description></description>
    <addressOffset>0x1D8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ACMDLR</name>
    <displayName>MCTL_PHY_ACMDLR</displayName>
    <description></description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ACLDLR</name>
    <displayName>MCTL_PHY_ACLDLR</displayName>
    <description></description>
    <addressOffset>0x204</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MCTL_PHY_ACIOCR0</name>
    <displayName>MCTL_PHY_ACIOCR0</displayName>
    <description></description>
    <addressOffset>0x208</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000210</addressOffset>
    <register>
     <name>MCTL_PHY_ACIOCR1</name>
     <displayName>MCTL_PHY_ACIOCR1</displayName>
     <description>0x210 + 0x4 * x</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
   </cluster>
  </registers>
  </peripheral>
 </peripherals>
 <vendor>
 </vendor>
</device >
