{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711735836060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711735836060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 22:10:36 2024 " "Processing started: Fri Mar 29 22:10:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711735836060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711735836060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockdivisor -c clockdivisor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off clockdivisor -c clockdivisor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711735836060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711735836593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711735836593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711735843054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711735843054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivisor.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivisor " "Found entity 1: clkdivisor" {  } { { "clkdivisor.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711735843056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711735843056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivisor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivisor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivisor_tb " "Found entity 1: clkdivisor_tb" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711735843057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711735843057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clkdivisor_tb " "Elaborating entity \"clkdivisor_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711735843108 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "clkdivisor_tb.v(18) " "Verilog HDL warning at clkdivisor_tb.v(18): ignoring unsupported system task" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 18 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1711735843109 "|clkdivisor_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk clkdivisor_tb.v(17) " "Verilog HDL Always Construct warning at clkdivisor_tb.v(17): inferring latch(es) for variable \"clk\", which holds its previous value in one or more paths through the always construct" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711735843109 "|clkdivisor_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count clkdivisor_tb.v(17) " "Verilog HDL Always Construct warning at clkdivisor_tb.v(17): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711735843109 "|clkdivisor_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "END clkdivisor_tb.v(17) " "Verilog HDL Always Construct warning at clkdivisor_tb.v(17): inferring latch(es) for variable \"END\", which holds its previous value in one or more paths through the always construct" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711735843109 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "END clkdivisor_tb.v(20) " "Inferred latch for \"END\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843110 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[0\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843110 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[1\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843110 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[2\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843110 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[3\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843110 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[4\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843110 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[5\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843110 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[6\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843110 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[7\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843110 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[8\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843110 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[9\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[10\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[11\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[12\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[13\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[14\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[15\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[16\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[17\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[18\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[19\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[20\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[21\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[22\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[23\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[24\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843111 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[25\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843112 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[26\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843112 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[27\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843112 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[28\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843112 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[29\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843112 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[30\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843112 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] clkdivisor_tb.v(20) " "Inferred latch for \"count\[31\]\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843112 "|clkdivisor_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk clkdivisor_tb.v(20) " "Inferred latch for \"clk\" at clkdivisor_tb.v(20)" {  } { { "clkdivisor_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711735843112 "|clkdivisor_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdivisor clkdivisor:uut " "Elaborating entity \"clkdivisor\" for hierarchy \"clkdivisor:uut\"" {  } { { "clkdivisor_tb.v" "uut" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711735843115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711735843144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 22:10:43 2024 " "Processing ended: Fri Mar 29 22:10:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711735843144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711735843144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711735843144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711735843144 ""}
