Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_config/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "vga_config_xst.prj"
Verilog Include Directory          : {"/home/cc/cs150/sp13/class/cs150-bh/cs150/tests/hardware/vga_config/pcores/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vlx110tff1136-1
Output File Name                   : "../implementation/vga_config.ngc"

---- Source Options
Top Module Name                    : vga_config

---- Target Options
Add IO Buffers                     : NO
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../hdl/vga_config.v" in library work
Module <vga_config> compiled
Module <vga_config_microblaze_0_wrapper> compiled
Module <vga_config_mb_plb_wrapper> compiled
Module <vga_config_ilmb_wrapper> compiled
Module <vga_config_dlmb_wrapper> compiled
Module <vga_config_dlmb_cntlr_wrapper> compiled
Module <vga_config_ilmb_cntlr_wrapper> compiled
Module <vga_config_lmb_bram_wrapper> compiled
Module <vga_config_rs232_uart_1_wrapper> compiled
Module <vga_config_clock_generator_0_wrapper> compiled
Module <vga_config_mdm_0_wrapper> compiled
Module <vga_config_proc_sys_reset_0_wrapper> compiled
Module <vga_config_xps_iic_0_wrapper> compiled
Module <vga_config_xps_intc_0_wrapper> compiled
No errors in compilation
Analysis of file <"vga_config_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <vga_config> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <vga_config>.
Module <vga_config> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_0> in unit <vga_config>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_0> in unit <vga_config>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_0> in unit <vga_config>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_0> in unit <vga_config>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_0> in unit <vga_config>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_0> in unit <vga_config>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_0> in unit <vga_config>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_1> in unit <vga_config>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_1> in unit <vga_config>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_1> in unit <vga_config>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_1> in unit <vga_config>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_1> in unit <vga_config>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_1> in unit <vga_config>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_1> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb_cntlr> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb_cntlr> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <lmb_bram> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <mb_plb> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <mdm_0> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_iic_0> in unit <vga_config>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_intc_0> in unit <vga_config>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_config>.
    Related source file is "../hdl/vga_config.v".
Unit <vga_config> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/vga_config_microblaze_0_wrapper.ngc>.
Reading core <../implementation/vga_config_mb_plb_wrapper.ngc>.
Reading core <../implementation/vga_config_ilmb_wrapper.ngc>.
Reading core <../implementation/vga_config_dlmb_wrapper.ngc>.
Reading core <../implementation/vga_config_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/vga_config_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/vga_config_lmb_bram_wrapper.ngc>.
Reading core <../implementation/vga_config_rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/vga_config_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/vga_config_mdm_0_wrapper.ngc>.
Reading core <../implementation/vga_config_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/vga_config_xps_iic_0_wrapper.ngc>.
Reading core <../implementation/vga_config_xps_intc_0_wrapper.ngc>.
Loading core <vga_config_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <vga_config_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <vga_config_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <vga_config_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <vga_config_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <vga_config_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <vga_config_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <vga_config_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <vga_config_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <vga_config_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <vga_config_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <vga_config_xps_iic_0_wrapper> for timing and area information for instance <xps_iic_0>.
Loading core <vga_config_xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_config> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 6 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 6 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/vga_config.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 3331
#      GND                         : 15
#      INV                         : 55
#      LUT1                        : 52
#      LUT2                        : 218
#      LUT3                        : 407
#      LUT4                        : 453
#      LUT5                        : 555
#      LUT6                        : 796
#      LUT6_2                      : 79
#      MULT_AND                    : 2
#      MUXCY                       : 154
#      MUXCY_L                     : 178
#      MUXF7                       : 170
#      VCC                         : 10
#      XORCY                       : 187
# FlipFlops/Latches                : 2865
#      FD                          : 81
#      FDC                         : 3
#      FDC_1                       : 5
#      FDCE                        : 31
#      FDE                         : 572
#      FDE_1                       : 8
#      FDP                         : 5
#      FDR                         : 1057
#      FDRE                        : 928
#      FDRE_1                      : 1
#      FDRS                        : 32
#      FDRSE                       : 18
#      FDS                         : 66
#      FDSE                        : 58
# RAMS                             : 24
#      RAM32M                      : 16
#      RAMB36_EXP                  : 8
# Shift Registers                  : 86
#      SRL16                       : 1
#      SRL16E                      : 50
#      SRLC16E                     : 35
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 2
#      IOBUF                       : 2
# DSPs                             : 3
#      DSP48E                      : 3
# Others                           : 3
#      BSCAN_VIRTEX5               : 1
#      PLL_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2865  out of  69120     4%  
 Number of Slice LUTs:                 2765  out of  69120     4%  
    Number used as Logic:              2615  out of  69120     3%  
    Number used as Memory:              150  out of  17920     0%  
       Number used as RAM:               64
       Number used as SRL:               86

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4485
   Number with an unused Flip Flop:    1620  out of   4485    36%  
   Number with an unused LUT:          1720  out of   4485    38%  
   Number of fully used LUT-FF pairs:  1145  out of   4485    25%  
   Number of unique control sets:       332

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   2  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of    148     5%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  
 Number of DSP48Es:                       3  out of     64     4%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------+------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)  | Load  |
----------------------------------------------------+------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0| BUFG                   | 2728  |
mdm_0/mdm_0/drck_i                                  | BUFG                   | 208   |
mdm_0/bscan_update1                                 | BUFG                   | 42    |
----------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                            | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
lmb_bram/lmb_bram/pgassign12<0>(lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                        | NONE(lmb_bram/lmb_bram/ramb36_0)                                                                                           | 32    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                   | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                 | 23    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                           | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                              | 12    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst:Q)    | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)         | 2     |
mdm_0/bscan_update1(mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:UPDATE)                                                                                                                                                                 | BUFG(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock)         | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                   | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                       | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                            | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                         | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk)| 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i:Q)  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk)       | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk)      | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk)      | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.794ns (Maximum Frequency: 147.189MHz)
   Minimum input arrival time before clock: 2.985ns
   Maximum output required time after clock: 8.043ns
   Maximum combinational path delay: 0.238ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0'
  Clock period: 6.229ns (frequency: 160.532MHz)
  Total number of paths / destination ports: 425406 / 7451
-------------------------------------------------------------------------
Delay:               6.229ns (Levels of Logic = 38)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_0 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0 rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.471   1.113  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29 (Trace_Exception_Kind<2>)
     LUT6:I0->O            9   0.094   0.524  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001_1 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001)
     LUT2:I1->O           32   0.094   0.463  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and000011 (microblaze_0/MicroBlaze_Core_I/MEM_WB_Sel_Mem_PC)
     LUT6_2:I4->O6         1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/addr_AddSub<31>)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<31>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<30>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<29>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<28>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<27>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<26>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<25>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<24>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<23>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<22>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<21>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<20>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<19>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<18>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<17>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<16>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<15>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<14>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<13>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<12>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<11>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<10>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<9>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<8>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<7>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<6>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<5>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<4>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<3>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<1>)
     XORCY:CI->O           1   0.357   0.480  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].XOR_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/wb_excep_return_addr<0>)
     LUT3:I2->O           10   0.094   0.529  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[0].Wb_Mux_I1/wb_fwd_i (Trace_New_Reg_Value<0>)
     LUT5:I4->O            1   0.094   0.576  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2<0>_SW0_SW0 (N684)
     LUT6:I4->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2<0> (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2<0>)
     FDRE:D                   -0.018          microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_0
    ----------------------------------------
    Total                      6.229ns (2.544ns logic, 3.685ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.198ns (frequency: 161.342MHz)
  Total number of paths / destination ports: 303 / 251
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.099ns (1.372ns logic, 1.727ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/bscan_update1'
  Clock period: 6.794ns (frequency: 147.189MHz)
  Total number of paths / destination ports: 329 / 50
-------------------------------------------------------------------------
Delay:               3.397ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0 (FF)
  Source Clock:      mdm_0/bscan_update1 falling
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            6   0.094   0.816  JTAG_CONTROL_I/Dbg_Reg_En_I<0>1 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.094   0.592  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En31 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_bdd4)
     LUT5:I3->O            9   0.094   0.380  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
    ----------------------------------------
    Total                      3.397ns (0.962ns logic, 2.435ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 118 / 98
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (bscan_shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.750ns (1.996ns logic, 0.754ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0'
  Total number of paths / destination ports: 135 / 44
-------------------------------------------------------------------------
Offset:              2.985ns (Levels of Logic = 4)
  Source:            xps_iic_0_Sda_pin (PAD)
  Destination:       xps_iic_0/xps_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0 rising

  Data Path: xps_iic_0_Sda_pin to xps_iic_0/xps_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          12   0.818   0.636  iobuf_0 (xps_iic_0_Sda_I)
     begin scope: 'xps_iic_0'
     LUT2:I0->O            2   0.094   0.794  xps_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not00011 (xps_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not0001)
     LUT6:I2->O            1   0.094   0.336  xps_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs_not0001 (xps_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs_not0001)
     FDSE:CE                   0.213          xps_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
    ----------------------------------------
    Total                      2.985ns (1.219ns logic, 1.766ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.788ns (Levels of Logic = 2)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0 (FF)
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            8   0.094   0.374  JTAG_CONTROL_I/command_1_and00001 (JTAG_CONTROL_I/command_1_and0000)
     FDE:CE                    0.213          JTAG_CONTROL_I/command_1_7
    ----------------------------------------
    Total                      1.788ns (1.414ns logic, 0.374ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0'
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Offset:              4.359ns (Levels of Logic = 3)
  Source:            xps_iic_0/xps_iic_0/X_IIC/IIC_CONTROL_I/stop_scl_reg (FF)
  Destination:       xps_iic_0_Sda_pin (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT0 rising

  Data Path: xps_iic_0/xps_iic_0/X_IIC/IIC_CONTROL_I/stop_scl_reg to xps_iic_0_Sda_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.471   1.006  xps_iic_0/X_IIC/IIC_CONTROL_I/stop_scl_reg (xps_iic_0/X_IIC/IIC_CONTROL_I/stop_scl_reg)
     LUT5:I0->O            1   0.094   0.336  xps_iic_0/X_IIC/IIC_CONTROL_I/Sda_T1 (Sda_T)
     end scope: 'xps_iic_0'
     IOBUF:T->IO               2.452          iobuf_0 (xps_iic_0_Sda_pin)
    ----------------------------------------
    Total                      4.359ns (3.017ns logic, 1.342ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 124 / 1
-------------------------------------------------------------------------
Offset:              8.043ns (Levels of Logic = 11)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             26   0.471   1.195  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<0>)
     LUT6:I0->O            1   0.094   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_111)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_6 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_6)
     MUXF7:I1->O           1   0.254   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_5_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Data_Reg_5_f7)
     LUT6:I0->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1422 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1422)
     MUXF7:I0->O           1   0.251   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO142_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO142)
     LUT5:I0->O            1   0.094   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1444 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      8.043ns (1.791ns logic, 6.252ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 74 / 1
-------------------------------------------------------------------------
Offset:              6.391ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            6   0.094   1.000  JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT5:I0->O            1   0.094   0.710  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1399 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1399)
     LUT5:I2->O            1   0.094   0.710  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1428 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1428)
     LUT5:I2->O            1   0.094   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO1444 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      6.391ns (1.282ns logic, 5.109ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               0.238ns (Levels of Logic = 2)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: fpga_0_rst_1_sys_rst_pin to clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.238   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      0.238ns (0.238ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 119.00 secs
Total CPU time to Xst completion: 118.73 secs
 
--> 


Total memory usage is 713124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

