<profile>

<section name = "Vivado HLS Report for 'Edge_r'" level="0">
<item name = "Date">Tue Dec  4 09:50:25 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Hough</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 16.193, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">129, 79221, 129, 79221, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Sobel_U0">Sobel, 128, 79220, 128, 79220, none</column>
<column name="Sobel_1_U0">Sobel_1, 128, 79220, 128, 79220, none</column>
<column name="Gradient_Add_U0">Gradient_Add, 1, 78241, 1, 78241, none</column>
<column name="Threshold_U0">Threshold, 1, 77521, 1, 77521, none</column>
<column name="Duplicate_1_U0">Duplicate_1, 1, 77521, 1, 77521, none</column>
<column name="Duplicate165_U0">Duplicate165, 1, 77521, 1, 77521, none</column>
<column name="Duplicate_U0">Duplicate, 1, 77521, 1, 77521, none</column>
<column name="Edge_Block_crit_ed_U0">Edge_Block_crit_ed, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 48</column>
<column name="FIFO">0, -, 110, 843</column>
<column name="Instance">6, 14, 2644, 6812</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 54</column>
<column name="Register">-, -, 8, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Duplicate_U0">Duplicate, 0, 0, 168, 238</column>
<column name="Duplicate165_U0">Duplicate165, 0, 0, 168, 238</column>
<column name="Duplicate_1_U0">Duplicate_1, 0, 0, 104, 220</column>
<column name="Edge_Block_crit_ed_U0">Edge_Block_crit_ed, 0, 0, 67, 182</column>
<column name="Gradient_Add_U0">Gradient_Add, 0, 2, 374, 1657</column>
<column name="Sobel_U0">Sobel, 3, 6, 783, 1991</column>
<column name="Sobel_1_U0">Sobel_1, 3, 6, 783, 1991</column>
<column name="Threshold_U0">Threshold, 0, 0, 197, 295</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="dx0_cols_V_c_i_U">0, 5, 44, 4, 32, 128</column>
<column name="dx0_data_stream_0_V_U">0, 5, 28, 2, 16, 32</column>
<column name="dx0_rows_V_c_i_U">0, 5, 44, 4, 32, 128</column>
<column name="dx1_cols_V_c_i_U">0, 5, 44, 5, 32, 160</column>
<column name="dx1_data_stream_0_V_U">0, 5, 28, 2, 16, 32</column>
<column name="dx1_rows_V_c_i_U">0, 5, 44, 5, 32, 160</column>
<column name="dxy_cols_V_c_i_U">0, 5, 45, 6, 32, 192</column>
<column name="dxy_data_stream_0_V_U">0, 5, 28, 2, 16, 32</column>
<column name="dxy_rows_V_c_i_U">0, 5, 45, 6, 32, 192</column>
<column name="dy0_cols_V_c_i_U">0, 5, 44, 4, 32, 128</column>
<column name="dy0_data_stream_0_V_U">0, 5, 28, 2, 16, 32</column>
<column name="dy0_rows_V_c_i_U">0, 5, 44, 4, 32, 128</column>
<column name="dy1_data_stream_0_V_U">0, 5, 28, 2, 16, 32</column>
<column name="src_cols_V_loc_i_cha_U">0, 5, 44, 2, 32, 64</column>
<column name="src_rows_V_loc_i_cha_U">0, 5, 44, 2, 32, 64</column>
<column name="src_x_cols_V_c_i_U">0, 5, 44, 3, 32, 96</column>
<column name="src_x_data_stream_0_U">0, 5, 20, 2, 8, 16</column>
<column name="src_x_rows_V_c_i_U">0, 5, 44, 3, 32, 96</column>
<column name="src_y_cols_V_c_i_U">0, 5, 44, 3, 32, 96</column>
<column name="src_y_data_stream_0_U">0, 5, 20, 2, 8, 16</column>
<column name="src_y_rows_V_c_i_U">0, 5, 44, 3, 32, 96</column>
<column name="threshold_c_i_U">0, 5, 45, 6, 32, 192</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Duplicate_1_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Edge_Block_crit_ed_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Duplicate_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Edge_Block_crit_ed_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Edge_Block_crit_ed_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Edge_Block_crit_ed_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_src_cols_V_loc_i_cha">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_src_rows_V_loc_i_cha">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Duplicate_1_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Edge_Block_crit_ed_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_src_cols_V_loc_i_cha">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_src_rows_V_loc_i_cha">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Duplicate_1_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Edge_Block_crit_ed_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_Duplicate_1_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Edge_Block_crit_ed_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_src_cols_V_loc_i_cha">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_src_rows_V_loc_i_cha">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Duplicate_1_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Edge_Block_crit_ed_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_Duplicate_1_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Edge_Block_crit_ed_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_src_cols_V_loc_i_cha">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_src_rows_V_loc_i_cha">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="src_rows_V_dout">in, 32, ap_fifo, src_rows_V, pointer</column>
<column name="src_rows_V_empty_n">in, 1, ap_fifo, src_rows_V, pointer</column>
<column name="src_rows_V_read">out, 1, ap_fifo, src_rows_V, pointer</column>
<column name="src_cols_V_dout">in, 32, ap_fifo, src_cols_V, pointer</column>
<column name="src_cols_V_empty_n">in, 1, ap_fifo, src_cols_V, pointer</column>
<column name="src_cols_V_read">out, 1, ap_fifo, src_cols_V, pointer</column>
<column name="src_data_stream_V_dout">in, 8, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_empty_n">in, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_read">out, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="dst_data_stream_V_din">out, 8, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dx_data_stream_V_din">out, 16, ap_fifo, dx_data_stream_V, pointer</column>
<column name="dx_data_stream_V_full_n">in, 1, ap_fifo, dx_data_stream_V, pointer</column>
<column name="dx_data_stream_V_write">out, 1, ap_fifo, dx_data_stream_V, pointer</column>
<column name="dy_data_stream_V_din">out, 16, ap_fifo, dy_data_stream_V, pointer</column>
<column name="dy_data_stream_V_full_n">in, 1, ap_fifo, dy_data_stream_V, pointer</column>
<column name="dy_data_stream_V_write">out, 1, ap_fifo, dy_data_stream_V, pointer</column>
<column name="threshold_dout">in, 32, ap_fifo, threshold, pointer</column>
<column name="threshold_empty_n">in, 1, ap_fifo, threshold, pointer</column>
<column name="threshold_read">out, 1, ap_fifo, threshold, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Edge, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Edge, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Edge, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Edge, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Edge, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Edge, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Edge, return value</column>
</table>
</item>
</section>
</profile>
