DRC: Design Rule Check Radiant Software (64-bit) 2024.2.0.3.0
Wed Sep  3 02:40:19 2025

(VERI-1482) Analyzing Verilog file 'C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/top.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/lab1_co.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/leds_co.sv'
INFO <2043018> - C:/Users/COJEDADESILVA/Downloads/fpga_dev_board_test/fpga_dev_board_test/source/impl_1/top.sv(1,8-1,11) (VERI-1018) compiling module 'top'
Done: design load finished with (0) errors, and (0) warnings

