<stg><name>convolution2D</name>


<trans_list>

<trans id="206" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kernel_addr_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kernel_addr_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kernel_addr_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kernel_addr_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="kernel_addr_6"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="kernel_addr_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="kernel_addr_8"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @convolution2D_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %.preheader.preheader.0 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond3 = icmp eq i2 %i, -1

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %i_1 = add i2 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %2, label %.preheader.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader.0:0  %i_cast = zext i2 %i to i3

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader.0:3  %tmp_cast = zext i2 %i to i5

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.0:4  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:5  %p_shl3_cast = zext i4 %tmp_2 to i5

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:6  %tmp_3 = add i5 %tmp_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:7  %tmp_3_cast = zext i5 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:8  %input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:9  %tmp_4 = add i5 %tmp_3, 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:10  %tmp_4_cast = zext i5 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:11  %input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:21  %tmp_9 = sub i5 %p_shl3_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:30  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:31  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:33  %input_load_1 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:34  %kernel_load_1 = load i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.0:66  %tmp_4_0_2 = add i3 %i_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_4_0_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:12  %tmp_5 = add i5 %tmp_3, 2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:13  %tmp_5_cast = zext i5 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:14  %input_addr_2 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:30  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:31  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:33  %input_load_1 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:34  %kernel_load_1 = load i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:36  %input_load_2 = load i32* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:37  %kernel_load_2 = load i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader.0:39  %tmp_5_0_1_cast = zext i2 %i_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_5_0_1_cast"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.0:40  %tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:41  %p_shl1_cast = zext i4 %tmp_11 to i5

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:42  %tmp_12 = add i5 %tmp_5_0_1_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:43  %tmp_14_cast = zext i5 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:44  %input_addr_3 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:57  %input_load_3 = load i32* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:58  %kernel_load_3 = load i32* %kernel_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:32  %tmp_s = mul nsw i32 %kernel_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:35  %tmp_1_0_0_1 = mul nsw i32 %kernel_load_1, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:36  %input_load_2 = load i32* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:37  %kernel_load_2 = load i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:45  %tmp_13 = add i5 %tmp_12, 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:46  %tmp_15_cast = zext i5 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:47  %input_addr_4 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:48  %tmp_14 = add i5 %tmp_12, 2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:49  %tmp_16_cast = zext i5 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:50  %input_addr_5 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:57  %input_load_3 = load i32* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:58  %kernel_load_3 = load i32* %kernel_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:60  %input_load_4 = load i32* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:61  %kernel_load_4 = load i32* %kernel_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:63  %input_load_5 = load i32* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:64  %kernel_load_5 = load i32* %kernel_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:103  %tmp_1_1 = mul nsw i32 %kernel_load, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:38  %tmp_1_0_0_2 = mul nsw i32 %kernel_load_2, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:59  %tmp_1_0_1 = mul nsw i32 %kernel_load_3, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:60  %input_load_4 = load i32* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:61  %kernel_load_4 = load i32* %kernel_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:63  %input_load_5 = load i32* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:64  %kernel_load_5 = load i32* %kernel_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="3">
<![CDATA[
.preheader.preheader.0:67  %tmp_5_0_2_cast = zext i3 %tmp_4_0_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_5_0_2_cast"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader.preheader.0:68  %tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_4_0_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:69  %p_shl_cast = zext i5 %tmp_17 to i6

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:70  %tmp_18 = add i6 %tmp_5_0_2_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:71  %tmp_20_cast = zext i6 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:72  %input_addr_6 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:73  %tmp_19 = add i6 %tmp_18, 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:74  %tmp_21_cast = zext i6 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:75  %input_addr_7 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:85  %input_load_6 = load i32* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:86  %kernel_load_6 = load i32* %kernel_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:88  %input_load_7 = load i32* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:89  %kernel_load_7 = load i32* %kernel_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:94  %tmp2 = add i32 %tmp_1_0_0_1, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:104  %tmp_1_1_0_1 = mul nsw i32 %kernel_load_1, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:124  %tmp_1_2 = mul nsw i32 %kernel_load, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="106" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:15  %tmp_6 = add i5 %tmp_3, 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:16  %tmp_6_cast = zext i5 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:17  %input_addr_9 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:62  %tmp_1_0_1_1 = mul nsw i32 %kernel_load_4, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:65  %tmp_1_0_1_2 = mul nsw i32 %kernel_load_5, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_2"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:76  %tmp_20 = add i6 %tmp_18, 2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:77  %tmp_22_cast = sext i6 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:78  %input_addr_8 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:85  %input_load_6 = load i32* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:86  %kernel_load_6 = load i32* %kernel_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:88  %input_load_7 = load i32* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:89  %kernel_load_7 = load i32* %kernel_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:91  %input_load_8 = load i32* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:92  %kernel_load_8 = load i32* %kernel_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:95  %tmp3 = add i32 %tmp_1_0_1, %tmp_1_0_0_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:96  %tmp1 = add i32 %tmp2, %tmp3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:105  %input_load_9 = load i32* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:107  %tmp_1_1_1 = mul nsw i32 %kernel_load_3, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:108  %tmp_1_1_1_1 = mul nsw i32 %kernel_load_4, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:115  %tmp9 = add i32 %tmp_1_1_0_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="126" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:51  %tmp_15 = add i5 %tmp_12, 3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:52  %tmp_17_cast = zext i5 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:53  %input_addr_10 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:79  %tmp_21 = add i6 %tmp_18, 3

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:80  %tmp_23_cast = sext i6 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:81  %input_addr_11 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_23_cast

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:87  %tmp_1_0_2 = mul nsw i32 %kernel_load_6, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:90  %tmp_1_0_2_1 = mul nsw i32 %kernel_load_7, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_1"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:91  %input_load_8 = load i32* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:92  %kernel_load_8 = load i32* %kernel_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:97  %tmp5 = add i32 %tmp_1_0_1_2, %tmp_1_0_1_1

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:105  %input_load_9 = load i32* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:109  %input_load_10 = load i32* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:111  %tmp_1_1_2 = mul nsw i32 %kernel_load_6, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:113  %input_load_11 = load i32* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:128  %tmp_1_2_1 = mul nsw i32 %kernel_load_3, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="142" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:18  %tmp_7 = add i5 %tmp_3, 4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:19  %tmp_7_cast = zext i5 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:20  %input_addr_12 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:54  %tmp_16 = add i5 %tmp_12, 4

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:55  %tmp_18_cast = zext i5 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:56  %input_addr_13 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_18_cast

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:93  %tmp_1_0_2_2 = mul nsw i32 %kernel_load_8, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_2"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:106  %tmp_1_1_0_2 = mul nsw i32 %kernel_load_2, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_2"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:109  %input_load_10 = load i32* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:112  %tmp_1_1_2_1 = mul nsw i32 %kernel_load_7, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_1"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:113  %input_load_11 = load i32* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:125  %tmp_1_2_0_1 = mul nsw i32 %kernel_load_1, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_1"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:126  %input_load_12 = load i32* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:130  %input_load_13 = load i32* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="156" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.0:82  %tmp_22 = add i6 %tmp_18, 4

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:83  %tmp_24_cast = sext i6 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:84  %input_addr_14 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:98  %tmp7 = add i32 %tmp_1_0_2_2, %tmp_1_0_2_1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:99  %tmp6 = add i32 %tmp_1_0_2, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:100  %tmp4 = add i32 %tmp5, %tmp6

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:101  %sum_2_0_2_2 = add nsw i32 %tmp1, %tmp4

]]></Node>
<StgValue><ssdm name="sum_2_0_2_2"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:110  %tmp_1_1_1_2 = mul nsw i32 %kernel_load_5, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_2"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:114  %tmp_1_1_2_2 = mul nsw i32 %kernel_load_8, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_2"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:116  %tmp = add i32 %tmp_1_1_1, %tmp_1_1_0_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:117  %tmp8 = add i32 %tmp9, %tmp

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:126  %input_load_12 = load i32* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:129  %tmp_1_2_1_1 = mul nsw i32 %kernel_load_4, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_1"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:130  %input_load_13 = load i32* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:132  %tmp_1_2_2 = mul nsw i32 %kernel_load_6, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:134  %input_load_14 = load i32* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:136  %tmp14 = add i32 %tmp_1_2_0_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:22  %tmp_9_cast = sext i5 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:23  %output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:102  store i32 %sum_2_0_2_2, i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:118  %tmp10 = add i32 %tmp_1_1_1_2, %tmp_1_1_1_1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:119  %tmp12 = add i32 %tmp_1_1_2_2, %tmp_1_1_2_1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:120  %tmp13 = add i32 %tmp_1_1_2, %tmp12

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:121  %tmp11 = add i32 %tmp10, %tmp13

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:122  %sum_2_1_2_2 = add nsw i32 %tmp8, %tmp11

]]></Node>
<StgValue><ssdm name="sum_2_1_2_2"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:127  %tmp_1_2_0_2 = mul nsw i32 %kernel_load_2, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_2"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:131  %tmp_1_2_1_2 = mul nsw i32 %kernel_load_5, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_2"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:133  %tmp_1_2_2_1 = mul nsw i32 %kernel_load_7, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_1"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:134  %input_load_14 = load i32* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="185" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:24  %tmp_8 = add i5 %tmp_9, 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:25  %tmp_10_cast = sext i5 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:26  %output_addr_1 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:123  store i32 %sum_2_1_2_2, i32* %output_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:135  %tmp_1_2_2_2 = mul nsw i32 %kernel_load_8, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_2"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:137  %tmp16 = add i32 %tmp_1_2_1, %tmp_1_2_0_2

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:138  %tmp15 = add i32 %tmp14, %tmp16

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:139  %tmp17 = add i32 %tmp_1_2_1_2, %tmp_1_2_1_1

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="193" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:140  %tmp19 = add i32 %tmp_1_2_2_2, %tmp_1_2_2_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:141  %tmp20 = add i32 %tmp_1_2_2, %tmp19

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:142  %tmp18 = add i32 %tmp17, %tmp20

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:143  %sum_2_2_2_2 = add nsw i32 %tmp15, %tmp18

]]></Node>
<StgValue><ssdm name="sum_2_2_2_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.0:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader.0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:27  %tmp_10 = add i5 %tmp_9, 2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:28  %tmp_12_cast = sext i5 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:29  %output_addr_2 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:144  store i32 %sum_2_2_2_2, i32* %output_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:145  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:146  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="235" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="236" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="237" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="238" from="kernel" to="kernel_addr" fromId="236" toId="15">
</dataflow>
<dataflow id="240" from="StgValue_239" to="kernel_addr" fromId="239" toId="15">
</dataflow>
<dataflow id="241" from="StgValue_239" to="kernel_addr" fromId="239" toId="15">
</dataflow>
<dataflow id="242" from="kernel" to="kernel_addr_1" fromId="236" toId="16">
</dataflow>
<dataflow id="243" from="StgValue_239" to="kernel_addr_1" fromId="239" toId="16">
</dataflow>
<dataflow id="245" from="StgValue_244" to="kernel_addr_1" fromId="244" toId="16">
</dataflow>
<dataflow id="246" from="kernel" to="kernel_addr_2" fromId="236" toId="17">
</dataflow>
<dataflow id="247" from="StgValue_239" to="kernel_addr_2" fromId="239" toId="17">
</dataflow>
<dataflow id="249" from="StgValue_248" to="kernel_addr_2" fromId="248" toId="17">
</dataflow>
<dataflow id="250" from="kernel" to="kernel_addr_3" fromId="236" toId="18">
</dataflow>
<dataflow id="251" from="StgValue_239" to="kernel_addr_3" fromId="239" toId="18">
</dataflow>
<dataflow id="253" from="StgValue_252" to="kernel_addr_3" fromId="252" toId="18">
</dataflow>
<dataflow id="254" from="kernel" to="kernel_addr_4" fromId="236" toId="19">
</dataflow>
<dataflow id="255" from="StgValue_239" to="kernel_addr_4" fromId="239" toId="19">
</dataflow>
<dataflow id="257" from="StgValue_256" to="kernel_addr_4" fromId="256" toId="19">
</dataflow>
<dataflow id="258" from="kernel" to="kernel_addr_5" fromId="236" toId="20">
</dataflow>
<dataflow id="259" from="StgValue_239" to="kernel_addr_5" fromId="239" toId="20">
</dataflow>
<dataflow id="261" from="StgValue_260" to="kernel_addr_5" fromId="260" toId="20">
</dataflow>
<dataflow id="262" from="kernel" to="kernel_addr_6" fromId="236" toId="21">
</dataflow>
<dataflow id="263" from="StgValue_239" to="kernel_addr_6" fromId="239" toId="21">
</dataflow>
<dataflow id="265" from="StgValue_264" to="kernel_addr_6" fromId="264" toId="21">
</dataflow>
<dataflow id="266" from="kernel" to="kernel_addr_7" fromId="236" toId="22">
</dataflow>
<dataflow id="267" from="StgValue_239" to="kernel_addr_7" fromId="239" toId="22">
</dataflow>
<dataflow id="269" from="StgValue_268" to="kernel_addr_7" fromId="268" toId="22">
</dataflow>
<dataflow id="270" from="kernel" to="kernel_addr_8" fromId="236" toId="23">
</dataflow>
<dataflow id="271" from="StgValue_239" to="kernel_addr_8" fromId="239" toId="23">
</dataflow>
<dataflow id="273" from="StgValue_272" to="kernel_addr_8" fromId="272" toId="23">
</dataflow>
<dataflow id="275" from="_ssdm_op_SpecBitsMap" to="StgValue_24" fromId="274" toId="24">
</dataflow>
<dataflow id="276" from="input_r" to="StgValue_24" fromId="235" toId="24">
</dataflow>
<dataflow id="277" from="_ssdm_op_SpecBitsMap" to="StgValue_25" fromId="274" toId="25">
</dataflow>
<dataflow id="278" from="kernel" to="StgValue_25" fromId="236" toId="25">
</dataflow>
<dataflow id="279" from="_ssdm_op_SpecBitsMap" to="StgValue_26" fromId="274" toId="26">
</dataflow>
<dataflow id="280" from="output_r" to="StgValue_26" fromId="237" toId="26">
</dataflow>
<dataflow id="282" from="_ssdm_op_SpecTopModule" to="StgValue_27" fromId="281" toId="27">
</dataflow>
<dataflow id="284" from="convolution2D_str" to="StgValue_27" fromId="283" toId="27">
</dataflow>
<dataflow id="286" from="StgValue_285" to="i" fromId="285" toId="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="287" from="StgValue_28" to="i" fromId="28" toId="29">
</dataflow>
<dataflow id="288" from="i_1" to="i" fromId="32" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="289" from="StgValue_204" to="i" fromId="204" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="290" from="i" to="exitcond3" fromId="29" toId="30">
</dataflow>
<dataflow id="292" from="StgValue_291" to="exitcond3" fromId="291" toId="30">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="293" toId="31">
</dataflow>
<dataflow id="295" from="StgValue_252" to="empty" fromId="252" toId="31">
</dataflow>
<dataflow id="296" from="StgValue_252" to="empty" fromId="252" toId="31">
</dataflow>
<dataflow id="297" from="StgValue_252" to="empty" fromId="252" toId="31">
</dataflow>
<dataflow id="298" from="i" to="i_1" fromId="29" toId="32">
</dataflow>
<dataflow id="300" from="StgValue_299" to="i_1" fromId="299" toId="32">
</dataflow>
<dataflow id="301" from="exitcond3" to="StgValue_33" fromId="30" toId="33">
</dataflow>
<dataflow id="302" from="i" to="i_cast" fromId="29" toId="34">
</dataflow>
<dataflow id="303" from="i" to="tmp_cast" fromId="29" toId="35">
</dataflow>
<dataflow id="305" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_2" fromId="304" toId="36">
</dataflow>
<dataflow id="306" from="i" to="tmp_2" fromId="29" toId="36">
</dataflow>
<dataflow id="307" from="StgValue_285" to="tmp_2" fromId="285" toId="36">
</dataflow>
<dataflow id="308" from="tmp_2" to="p_shl3_cast" fromId="36" toId="37">
</dataflow>
<dataflow id="309" from="tmp_cast" to="tmp_3" fromId="35" toId="38">
</dataflow>
<dataflow id="310" from="p_shl3_cast" to="tmp_3" fromId="37" toId="38">
</dataflow>
<dataflow id="311" from="tmp_3" to="tmp_3_cast" fromId="38" toId="39">
</dataflow>
<dataflow id="312" from="input_r" to="input_addr" fromId="235" toId="40">
</dataflow>
<dataflow id="313" from="StgValue_239" to="input_addr" fromId="239" toId="40">
</dataflow>
<dataflow id="314" from="tmp_3_cast" to="input_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="315" from="tmp_3" to="tmp_4" fromId="38" toId="41">
</dataflow>
<dataflow id="317" from="StgValue_316" to="tmp_4" fromId="316" toId="41">
</dataflow>
<dataflow id="318" from="tmp_4" to="tmp_4_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="319" from="input_r" to="input_addr_1" fromId="235" toId="43">
</dataflow>
<dataflow id="320" from="StgValue_239" to="input_addr_1" fromId="239" toId="43">
</dataflow>
<dataflow id="321" from="tmp_4_cast" to="input_addr_1" fromId="42" toId="43">
</dataflow>
<dataflow id="322" from="p_shl3_cast" to="tmp_9" fromId="37" toId="44">
</dataflow>
<dataflow id="323" from="tmp_cast" to="tmp_9" fromId="35" toId="44">
</dataflow>
<dataflow id="324" from="input_addr" to="input_load" fromId="40" toId="45">
</dataflow>
<dataflow id="325" from="kernel_addr" to="kernel_load" fromId="15" toId="46">
</dataflow>
<dataflow id="326" from="input_addr_1" to="input_load_1" fromId="43" toId="47">
</dataflow>
<dataflow id="327" from="kernel_addr_1" to="kernel_load_1" fromId="16" toId="48">
</dataflow>
<dataflow id="328" from="i_cast" to="tmp_4_0_2" fromId="34" toId="49">
</dataflow>
<dataflow id="330" from="StgValue_329" to="tmp_4_0_2" fromId="329" toId="49">
</dataflow>
<dataflow id="331" from="tmp_3" to="tmp_5" fromId="38" toId="50">
</dataflow>
<dataflow id="333" from="StgValue_332" to="tmp_5" fromId="332" toId="50">
</dataflow>
<dataflow id="334" from="tmp_5" to="tmp_5_cast" fromId="50" toId="51">
</dataflow>
<dataflow id="335" from="input_r" to="input_addr_2" fromId="235" toId="52">
</dataflow>
<dataflow id="336" from="StgValue_239" to="input_addr_2" fromId="239" toId="52">
</dataflow>
<dataflow id="337" from="tmp_5_cast" to="input_addr_2" fromId="51" toId="52">
</dataflow>
<dataflow id="338" from="input_addr" to="input_load" fromId="40" toId="53">
</dataflow>
<dataflow id="339" from="kernel_addr" to="kernel_load" fromId="15" toId="54">
</dataflow>
<dataflow id="340" from="input_addr_1" to="input_load_1" fromId="43" toId="55">
</dataflow>
<dataflow id="341" from="kernel_addr_1" to="kernel_load_1" fromId="16" toId="56">
</dataflow>
<dataflow id="342" from="input_addr_2" to="input_load_2" fromId="52" toId="57">
</dataflow>
<dataflow id="343" from="kernel_addr_2" to="kernel_load_2" fromId="17" toId="58">
</dataflow>
<dataflow id="344" from="i_1" to="tmp_5_0_1_cast" fromId="32" toId="59">
</dataflow>
<dataflow id="345" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_11" fromId="304" toId="60">
</dataflow>
<dataflow id="346" from="i_1" to="tmp_11" fromId="32" toId="60">
</dataflow>
<dataflow id="347" from="StgValue_285" to="tmp_11" fromId="285" toId="60">
</dataflow>
<dataflow id="348" from="tmp_11" to="p_shl1_cast" fromId="60" toId="61">
</dataflow>
<dataflow id="349" from="tmp_5_0_1_cast" to="tmp_12" fromId="59" toId="62">
</dataflow>
<dataflow id="350" from="p_shl1_cast" to="tmp_12" fromId="61" toId="62">
</dataflow>
<dataflow id="351" from="tmp_12" to="tmp_14_cast" fromId="62" toId="63">
</dataflow>
<dataflow id="352" from="input_r" to="input_addr_3" fromId="235" toId="64">
</dataflow>
<dataflow id="353" from="StgValue_239" to="input_addr_3" fromId="239" toId="64">
</dataflow>
<dataflow id="354" from="tmp_14_cast" to="input_addr_3" fromId="63" toId="64">
</dataflow>
<dataflow id="355" from="input_addr_3" to="input_load_3" fromId="64" toId="65">
</dataflow>
<dataflow id="356" from="kernel_addr_3" to="kernel_load_3" fromId="18" toId="66">
</dataflow>
<dataflow id="357" from="kernel_load" to="tmp_s" fromId="54" toId="67">
</dataflow>
<dataflow id="358" from="input_load" to="tmp_s" fromId="53" toId="67">
</dataflow>
<dataflow id="359" from="kernel_load_1" to="tmp_1_0_0_1" fromId="56" toId="68">
</dataflow>
<dataflow id="360" from="input_load_1" to="tmp_1_0_0_1" fromId="55" toId="68">
</dataflow>
<dataflow id="361" from="input_addr_2" to="input_load_2" fromId="52" toId="69">
</dataflow>
<dataflow id="362" from="kernel_addr_2" to="kernel_load_2" fromId="17" toId="70">
</dataflow>
<dataflow id="363" from="tmp_12" to="tmp_13" fromId="62" toId="71">
</dataflow>
<dataflow id="364" from="StgValue_316" to="tmp_13" fromId="316" toId="71">
</dataflow>
<dataflow id="365" from="tmp_13" to="tmp_15_cast" fromId="71" toId="72">
</dataflow>
<dataflow id="366" from="input_r" to="input_addr_4" fromId="235" toId="73">
</dataflow>
<dataflow id="367" from="StgValue_239" to="input_addr_4" fromId="239" toId="73">
</dataflow>
<dataflow id="368" from="tmp_15_cast" to="input_addr_4" fromId="72" toId="73">
</dataflow>
<dataflow id="369" from="tmp_12" to="tmp_14" fromId="62" toId="74">
</dataflow>
<dataflow id="370" from="StgValue_332" to="tmp_14" fromId="332" toId="74">
</dataflow>
<dataflow id="371" from="tmp_14" to="tmp_16_cast" fromId="74" toId="75">
</dataflow>
<dataflow id="372" from="input_r" to="input_addr_5" fromId="235" toId="76">
</dataflow>
<dataflow id="373" from="StgValue_239" to="input_addr_5" fromId="239" toId="76">
</dataflow>
<dataflow id="374" from="tmp_16_cast" to="input_addr_5" fromId="75" toId="76">
</dataflow>
<dataflow id="375" from="input_addr_3" to="input_load_3" fromId="64" toId="77">
</dataflow>
<dataflow id="376" from="kernel_addr_3" to="kernel_load_3" fromId="18" toId="78">
</dataflow>
<dataflow id="377" from="input_addr_4" to="input_load_4" fromId="73" toId="79">
</dataflow>
<dataflow id="378" from="kernel_addr_4" to="kernel_load_4" fromId="19" toId="80">
</dataflow>
<dataflow id="379" from="input_addr_5" to="input_load_5" fromId="76" toId="81">
</dataflow>
<dataflow id="380" from="kernel_addr_5" to="kernel_load_5" fromId="20" toId="82">
</dataflow>
<dataflow id="381" from="kernel_load" to="tmp_1_1" fromId="54" toId="83">
</dataflow>
<dataflow id="382" from="input_load_1" to="tmp_1_1" fromId="55" toId="83">
</dataflow>
<dataflow id="383" from="kernel_load_2" to="tmp_1_0_0_2" fromId="70" toId="84">
</dataflow>
<dataflow id="384" from="input_load_2" to="tmp_1_0_0_2" fromId="69" toId="84">
</dataflow>
<dataflow id="385" from="kernel_load_3" to="tmp_1_0_1" fromId="78" toId="85">
</dataflow>
<dataflow id="386" from="input_load_3" to="tmp_1_0_1" fromId="77" toId="85">
</dataflow>
<dataflow id="387" from="input_addr_4" to="input_load_4" fromId="73" toId="86">
</dataflow>
<dataflow id="388" from="kernel_addr_4" to="kernel_load_4" fromId="19" toId="87">
</dataflow>
<dataflow id="389" from="input_addr_5" to="input_load_5" fromId="76" toId="88">
</dataflow>
<dataflow id="390" from="kernel_addr_5" to="kernel_load_5" fromId="20" toId="89">
</dataflow>
<dataflow id="391" from="tmp_4_0_2" to="tmp_5_0_2_cast" fromId="49" toId="90">
</dataflow>
<dataflow id="393" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_17" fromId="392" toId="91">
</dataflow>
<dataflow id="394" from="tmp_4_0_2" to="tmp_17" fromId="49" toId="91">
</dataflow>
<dataflow id="395" from="StgValue_285" to="tmp_17" fromId="285" toId="91">
</dataflow>
<dataflow id="396" from="tmp_17" to="p_shl_cast" fromId="91" toId="92">
</dataflow>
<dataflow id="397" from="tmp_5_0_2_cast" to="tmp_18" fromId="90" toId="93">
</dataflow>
<dataflow id="398" from="p_shl_cast" to="tmp_18" fromId="92" toId="93">
</dataflow>
<dataflow id="399" from="tmp_18" to="tmp_20_cast" fromId="93" toId="94">
</dataflow>
<dataflow id="400" from="input_r" to="input_addr_6" fromId="235" toId="95">
</dataflow>
<dataflow id="401" from="StgValue_239" to="input_addr_6" fromId="239" toId="95">
</dataflow>
<dataflow id="402" from="tmp_20_cast" to="input_addr_6" fromId="94" toId="95">
</dataflow>
<dataflow id="403" from="tmp_18" to="tmp_19" fromId="93" toId="96">
</dataflow>
<dataflow id="405" from="StgValue_404" to="tmp_19" fromId="404" toId="96">
</dataflow>
<dataflow id="406" from="tmp_19" to="tmp_21_cast" fromId="96" toId="97">
</dataflow>
<dataflow id="407" from="input_r" to="input_addr_7" fromId="235" toId="98">
</dataflow>
<dataflow id="408" from="StgValue_239" to="input_addr_7" fromId="239" toId="98">
</dataflow>
<dataflow id="409" from="tmp_21_cast" to="input_addr_7" fromId="97" toId="98">
</dataflow>
<dataflow id="410" from="input_addr_6" to="input_load_6" fromId="95" toId="99">
</dataflow>
<dataflow id="411" from="kernel_addr_6" to="kernel_load_6" fromId="21" toId="100">
</dataflow>
<dataflow id="412" from="input_addr_7" to="input_load_7" fromId="98" toId="101">
</dataflow>
<dataflow id="413" from="kernel_addr_7" to="kernel_load_7" fromId="22" toId="102">
</dataflow>
<dataflow id="414" from="tmp_1_0_0_1" to="tmp2" fromId="68" toId="103">
</dataflow>
<dataflow id="415" from="tmp_s" to="tmp2" fromId="67" toId="103">
</dataflow>
<dataflow id="416" from="kernel_load_1" to="tmp_1_1_0_1" fromId="56" toId="104">
</dataflow>
<dataflow id="417" from="input_load_2" to="tmp_1_1_0_1" fromId="69" toId="104">
</dataflow>
<dataflow id="418" from="kernel_load" to="tmp_1_2" fromId="54" toId="105">
</dataflow>
<dataflow id="419" from="input_load_2" to="tmp_1_2" fromId="69" toId="105">
</dataflow>
<dataflow id="420" from="tmp_3" to="tmp_6" fromId="38" toId="106">
</dataflow>
<dataflow id="422" from="StgValue_421" to="tmp_6" fromId="421" toId="106">
</dataflow>
<dataflow id="423" from="tmp_6" to="tmp_6_cast" fromId="106" toId="107">
</dataflow>
<dataflow id="424" from="input_r" to="input_addr_9" fromId="235" toId="108">
</dataflow>
<dataflow id="425" from="StgValue_239" to="input_addr_9" fromId="239" toId="108">
</dataflow>
<dataflow id="426" from="tmp_6_cast" to="input_addr_9" fromId="107" toId="108">
</dataflow>
<dataflow id="427" from="kernel_load_4" to="tmp_1_0_1_1" fromId="87" toId="109">
</dataflow>
<dataflow id="428" from="input_load_4" to="tmp_1_0_1_1" fromId="86" toId="109">
</dataflow>
<dataflow id="429" from="kernel_load_5" to="tmp_1_0_1_2" fromId="89" toId="110">
</dataflow>
<dataflow id="430" from="input_load_5" to="tmp_1_0_1_2" fromId="88" toId="110">
</dataflow>
<dataflow id="431" from="tmp_18" to="tmp_20" fromId="93" toId="111">
</dataflow>
<dataflow id="433" from="StgValue_432" to="tmp_20" fromId="432" toId="111">
</dataflow>
<dataflow id="434" from="tmp_20" to="tmp_22_cast" fromId="111" toId="112">
</dataflow>
<dataflow id="435" from="input_r" to="input_addr_8" fromId="235" toId="113">
</dataflow>
<dataflow id="436" from="StgValue_239" to="input_addr_8" fromId="239" toId="113">
</dataflow>
<dataflow id="437" from="tmp_22_cast" to="input_addr_8" fromId="112" toId="113">
</dataflow>
<dataflow id="438" from="input_addr_6" to="input_load_6" fromId="95" toId="114">
</dataflow>
<dataflow id="439" from="kernel_addr_6" to="kernel_load_6" fromId="21" toId="115">
</dataflow>
<dataflow id="440" from="input_addr_7" to="input_load_7" fromId="98" toId="116">
</dataflow>
<dataflow id="441" from="kernel_addr_7" to="kernel_load_7" fromId="22" toId="117">
</dataflow>
<dataflow id="442" from="input_addr_8" to="input_load_8" fromId="113" toId="118">
</dataflow>
<dataflow id="443" from="kernel_addr_8" to="kernel_load_8" fromId="23" toId="119">
</dataflow>
<dataflow id="444" from="tmp_1_0_1" to="tmp3" fromId="85" toId="120">
</dataflow>
<dataflow id="445" from="tmp_1_0_0_2" to="tmp3" fromId="84" toId="120">
</dataflow>
<dataflow id="446" from="tmp2" to="tmp1" fromId="103" toId="121">
</dataflow>
<dataflow id="447" from="tmp3" to="tmp1" fromId="120" toId="121">
</dataflow>
<dataflow id="448" from="input_addr_9" to="input_load_9" fromId="108" toId="122">
</dataflow>
<dataflow id="449" from="kernel_load_3" to="tmp_1_1_1" fromId="78" toId="123">
</dataflow>
<dataflow id="450" from="input_load_4" to="tmp_1_1_1" fromId="86" toId="123">
</dataflow>
<dataflow id="451" from="kernel_load_4" to="tmp_1_1_1_1" fromId="87" toId="124">
</dataflow>
<dataflow id="452" from="input_load_5" to="tmp_1_1_1_1" fromId="88" toId="124">
</dataflow>
<dataflow id="453" from="tmp_1_1_0_1" to="tmp9" fromId="104" toId="125">
</dataflow>
<dataflow id="454" from="tmp_1_1" to="tmp9" fromId="83" toId="125">
</dataflow>
<dataflow id="455" from="tmp_12" to="tmp_15" fromId="62" toId="126">
</dataflow>
<dataflow id="456" from="StgValue_421" to="tmp_15" fromId="421" toId="126">
</dataflow>
<dataflow id="457" from="tmp_15" to="tmp_17_cast" fromId="126" toId="127">
</dataflow>
<dataflow id="458" from="input_r" to="input_addr_10" fromId="235" toId="128">
</dataflow>
<dataflow id="459" from="StgValue_239" to="input_addr_10" fromId="239" toId="128">
</dataflow>
<dataflow id="460" from="tmp_17_cast" to="input_addr_10" fromId="127" toId="128">
</dataflow>
<dataflow id="461" from="tmp_18" to="tmp_21" fromId="93" toId="129">
</dataflow>
<dataflow id="463" from="StgValue_462" to="tmp_21" fromId="462" toId="129">
</dataflow>
<dataflow id="464" from="tmp_21" to="tmp_23_cast" fromId="129" toId="130">
</dataflow>
<dataflow id="465" from="input_r" to="input_addr_11" fromId="235" toId="131">
</dataflow>
<dataflow id="466" from="StgValue_239" to="input_addr_11" fromId="239" toId="131">
</dataflow>
<dataflow id="467" from="tmp_23_cast" to="input_addr_11" fromId="130" toId="131">
</dataflow>
<dataflow id="468" from="kernel_load_6" to="tmp_1_0_2" fromId="115" toId="132">
</dataflow>
<dataflow id="469" from="input_load_6" to="tmp_1_0_2" fromId="114" toId="132">
</dataflow>
<dataflow id="470" from="kernel_load_7" to="tmp_1_0_2_1" fromId="117" toId="133">
</dataflow>
<dataflow id="471" from="input_load_7" to="tmp_1_0_2_1" fromId="116" toId="133">
</dataflow>
<dataflow id="472" from="input_addr_8" to="input_load_8" fromId="113" toId="134">
</dataflow>
<dataflow id="473" from="kernel_addr_8" to="kernel_load_8" fromId="23" toId="135">
</dataflow>
<dataflow id="474" from="tmp_1_0_1_2" to="tmp5" fromId="110" toId="136">
</dataflow>
<dataflow id="475" from="tmp_1_0_1_1" to="tmp5" fromId="109" toId="136">
</dataflow>
<dataflow id="476" from="input_addr_9" to="input_load_9" fromId="108" toId="137">
</dataflow>
<dataflow id="477" from="input_addr_10" to="input_load_10" fromId="128" toId="138">
</dataflow>
<dataflow id="478" from="kernel_load_6" to="tmp_1_1_2" fromId="115" toId="139">
</dataflow>
<dataflow id="479" from="input_load_7" to="tmp_1_1_2" fromId="116" toId="139">
</dataflow>
<dataflow id="480" from="input_addr_11" to="input_load_11" fromId="131" toId="140">
</dataflow>
<dataflow id="481" from="kernel_load_3" to="tmp_1_2_1" fromId="78" toId="141">
</dataflow>
<dataflow id="482" from="input_load_5" to="tmp_1_2_1" fromId="88" toId="141">
</dataflow>
<dataflow id="483" from="tmp_3" to="tmp_7" fromId="38" toId="142">
</dataflow>
<dataflow id="485" from="StgValue_484" to="tmp_7" fromId="484" toId="142">
</dataflow>
<dataflow id="486" from="tmp_7" to="tmp_7_cast" fromId="142" toId="143">
</dataflow>
<dataflow id="487" from="input_r" to="input_addr_12" fromId="235" toId="144">
</dataflow>
<dataflow id="488" from="StgValue_239" to="input_addr_12" fromId="239" toId="144">
</dataflow>
<dataflow id="489" from="tmp_7_cast" to="input_addr_12" fromId="143" toId="144">
</dataflow>
<dataflow id="490" from="tmp_12" to="tmp_16" fromId="62" toId="145">
</dataflow>
<dataflow id="491" from="StgValue_484" to="tmp_16" fromId="484" toId="145">
</dataflow>
<dataflow id="492" from="tmp_16" to="tmp_18_cast" fromId="145" toId="146">
</dataflow>
<dataflow id="493" from="input_r" to="input_addr_13" fromId="235" toId="147">
</dataflow>
<dataflow id="494" from="StgValue_239" to="input_addr_13" fromId="239" toId="147">
</dataflow>
<dataflow id="495" from="tmp_18_cast" to="input_addr_13" fromId="146" toId="147">
</dataflow>
<dataflow id="496" from="kernel_load_8" to="tmp_1_0_2_2" fromId="135" toId="148">
</dataflow>
<dataflow id="497" from="input_load_8" to="tmp_1_0_2_2" fromId="134" toId="148">
</dataflow>
<dataflow id="498" from="kernel_load_2" to="tmp_1_1_0_2" fromId="70" toId="149">
</dataflow>
<dataflow id="499" from="input_load_9" to="tmp_1_1_0_2" fromId="137" toId="149">
</dataflow>
<dataflow id="500" from="input_addr_10" to="input_load_10" fromId="128" toId="150">
</dataflow>
<dataflow id="501" from="kernel_load_7" to="tmp_1_1_2_1" fromId="117" toId="151">
</dataflow>
<dataflow id="502" from="input_load_8" to="tmp_1_1_2_1" fromId="134" toId="151">
</dataflow>
<dataflow id="503" from="input_addr_11" to="input_load_11" fromId="131" toId="152">
</dataflow>
<dataflow id="504" from="kernel_load_1" to="tmp_1_2_0_1" fromId="56" toId="153">
</dataflow>
<dataflow id="505" from="input_load_9" to="tmp_1_2_0_1" fromId="137" toId="153">
</dataflow>
<dataflow id="506" from="input_addr_12" to="input_load_12" fromId="144" toId="154">
</dataflow>
<dataflow id="507" from="input_addr_13" to="input_load_13" fromId="147" toId="155">
</dataflow>
<dataflow id="508" from="tmp_18" to="tmp_22" fromId="93" toId="156">
</dataflow>
<dataflow id="510" from="StgValue_509" to="tmp_22" fromId="509" toId="156">
</dataflow>
<dataflow id="511" from="tmp_22" to="tmp_24_cast" fromId="156" toId="157">
</dataflow>
<dataflow id="512" from="input_r" to="input_addr_14" fromId="235" toId="158">
</dataflow>
<dataflow id="513" from="StgValue_239" to="input_addr_14" fromId="239" toId="158">
</dataflow>
<dataflow id="514" from="tmp_24_cast" to="input_addr_14" fromId="157" toId="158">
</dataflow>
<dataflow id="515" from="tmp_1_0_2_2" to="tmp7" fromId="148" toId="159">
</dataflow>
<dataflow id="516" from="tmp_1_0_2_1" to="tmp7" fromId="133" toId="159">
</dataflow>
<dataflow id="517" from="tmp_1_0_2" to="tmp6" fromId="132" toId="160">
</dataflow>
<dataflow id="518" from="tmp7" to="tmp6" fromId="159" toId="160">
</dataflow>
<dataflow id="519" from="tmp5" to="tmp4" fromId="136" toId="161">
</dataflow>
<dataflow id="520" from="tmp6" to="tmp4" fromId="160" toId="161">
</dataflow>
<dataflow id="521" from="tmp1" to="sum_2_0_2_2" fromId="121" toId="162">
</dataflow>
<dataflow id="522" from="tmp4" to="sum_2_0_2_2" fromId="161" toId="162">
</dataflow>
<dataflow id="523" from="kernel_load_5" to="tmp_1_1_1_2" fromId="89" toId="163">
</dataflow>
<dataflow id="524" from="input_load_10" to="tmp_1_1_1_2" fromId="150" toId="163">
</dataflow>
<dataflow id="525" from="kernel_load_8" to="tmp_1_1_2_2" fromId="135" toId="164">
</dataflow>
<dataflow id="526" from="input_load_11" to="tmp_1_1_2_2" fromId="152" toId="164">
</dataflow>
<dataflow id="527" from="tmp_1_1_1" to="tmp" fromId="123" toId="165">
</dataflow>
<dataflow id="528" from="tmp_1_1_0_2" to="tmp" fromId="149" toId="165">
</dataflow>
<dataflow id="529" from="tmp9" to="tmp8" fromId="125" toId="166">
</dataflow>
<dataflow id="530" from="tmp" to="tmp8" fromId="165" toId="166">
</dataflow>
<dataflow id="531" from="input_addr_12" to="input_load_12" fromId="144" toId="167">
</dataflow>
<dataflow id="532" from="kernel_load_4" to="tmp_1_2_1_1" fromId="87" toId="168">
</dataflow>
<dataflow id="533" from="input_load_10" to="tmp_1_2_1_1" fromId="150" toId="168">
</dataflow>
<dataflow id="534" from="input_addr_13" to="input_load_13" fromId="147" toId="169">
</dataflow>
<dataflow id="535" from="kernel_load_6" to="tmp_1_2_2" fromId="115" toId="170">
</dataflow>
<dataflow id="536" from="input_load_8" to="tmp_1_2_2" fromId="134" toId="170">
</dataflow>
<dataflow id="537" from="input_addr_14" to="input_load_14" fromId="158" toId="171">
</dataflow>
<dataflow id="538" from="tmp_1_2_0_1" to="tmp14" fromId="153" toId="172">
</dataflow>
<dataflow id="539" from="tmp_1_2" to="tmp14" fromId="105" toId="172">
</dataflow>
<dataflow id="540" from="tmp_9" to="tmp_9_cast" fromId="44" toId="173">
</dataflow>
<dataflow id="541" from="output_r" to="output_addr" fromId="237" toId="174">
</dataflow>
<dataflow id="542" from="StgValue_239" to="output_addr" fromId="239" toId="174">
</dataflow>
<dataflow id="543" from="tmp_9_cast" to="output_addr" fromId="173" toId="174">
</dataflow>
<dataflow id="544" from="sum_2_0_2_2" to="StgValue_175" fromId="162" toId="175">
</dataflow>
<dataflow id="545" from="output_addr" to="StgValue_175" fromId="174" toId="175">
</dataflow>
<dataflow id="546" from="tmp_1_1_1_2" to="tmp10" fromId="163" toId="176">
</dataflow>
<dataflow id="547" from="tmp_1_1_1_1" to="tmp10" fromId="124" toId="176">
</dataflow>
<dataflow id="548" from="tmp_1_1_2_2" to="tmp12" fromId="164" toId="177">
</dataflow>
<dataflow id="549" from="tmp_1_1_2_1" to="tmp12" fromId="151" toId="177">
</dataflow>
<dataflow id="550" from="tmp_1_1_2" to="tmp13" fromId="139" toId="178">
</dataflow>
<dataflow id="551" from="tmp12" to="tmp13" fromId="177" toId="178">
</dataflow>
<dataflow id="552" from="tmp10" to="tmp11" fromId="176" toId="179">
</dataflow>
<dataflow id="553" from="tmp13" to="tmp11" fromId="178" toId="179">
</dataflow>
<dataflow id="554" from="tmp8" to="sum_2_1_2_2" fromId="166" toId="180">
</dataflow>
<dataflow id="555" from="tmp11" to="sum_2_1_2_2" fromId="179" toId="180">
</dataflow>
<dataflow id="556" from="kernel_load_2" to="tmp_1_2_0_2" fromId="70" toId="181">
</dataflow>
<dataflow id="557" from="input_load_12" to="tmp_1_2_0_2" fromId="167" toId="181">
</dataflow>
<dataflow id="558" from="kernel_load_5" to="tmp_1_2_1_2" fromId="89" toId="182">
</dataflow>
<dataflow id="559" from="input_load_13" to="tmp_1_2_1_2" fromId="169" toId="182">
</dataflow>
<dataflow id="560" from="kernel_load_7" to="tmp_1_2_2_1" fromId="117" toId="183">
</dataflow>
<dataflow id="561" from="input_load_11" to="tmp_1_2_2_1" fromId="152" toId="183">
</dataflow>
<dataflow id="562" from="input_addr_14" to="input_load_14" fromId="158" toId="184">
</dataflow>
<dataflow id="563" from="tmp_9" to="tmp_8" fromId="44" toId="185">
</dataflow>
<dataflow id="564" from="StgValue_316" to="tmp_8" fromId="316" toId="185">
</dataflow>
<dataflow id="565" from="tmp_8" to="tmp_10_cast" fromId="185" toId="186">
</dataflow>
<dataflow id="566" from="output_r" to="output_addr_1" fromId="237" toId="187">
</dataflow>
<dataflow id="567" from="StgValue_239" to="output_addr_1" fromId="239" toId="187">
</dataflow>
<dataflow id="568" from="tmp_10_cast" to="output_addr_1" fromId="186" toId="187">
</dataflow>
<dataflow id="569" from="sum_2_1_2_2" to="StgValue_188" fromId="180" toId="188">
</dataflow>
<dataflow id="570" from="output_addr_1" to="StgValue_188" fromId="187" toId="188">
</dataflow>
<dataflow id="571" from="kernel_load_8" to="tmp_1_2_2_2" fromId="135" toId="189">
</dataflow>
<dataflow id="572" from="input_load_14" to="tmp_1_2_2_2" fromId="184" toId="189">
</dataflow>
<dataflow id="573" from="tmp_1_2_1" to="tmp16" fromId="141" toId="190">
</dataflow>
<dataflow id="574" from="tmp_1_2_0_2" to="tmp16" fromId="181" toId="190">
</dataflow>
<dataflow id="575" from="tmp14" to="tmp15" fromId="172" toId="191">
</dataflow>
<dataflow id="576" from="tmp16" to="tmp15" fromId="190" toId="191">
</dataflow>
<dataflow id="577" from="tmp_1_2_1_2" to="tmp17" fromId="182" toId="192">
</dataflow>
<dataflow id="578" from="tmp_1_2_1_1" to="tmp17" fromId="168" toId="192">
</dataflow>
<dataflow id="579" from="tmp_1_2_2_2" to="tmp19" fromId="189" toId="193">
</dataflow>
<dataflow id="580" from="tmp_1_2_2_1" to="tmp19" fromId="183" toId="193">
</dataflow>
<dataflow id="581" from="tmp_1_2_2" to="tmp20" fromId="170" toId="194">
</dataflow>
<dataflow id="582" from="tmp19" to="tmp20" fromId="193" toId="194">
</dataflow>
<dataflow id="583" from="tmp17" to="tmp18" fromId="192" toId="195">
</dataflow>
<dataflow id="584" from="tmp20" to="tmp18" fromId="194" toId="195">
</dataflow>
<dataflow id="585" from="tmp15" to="sum_2_2_2_2" fromId="191" toId="196">
</dataflow>
<dataflow id="586" from="tmp18" to="sum_2_2_2_2" fromId="195" toId="196">
</dataflow>
<dataflow id="588" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="587" toId="197">
</dataflow>
<dataflow id="590" from="p_str" to="tmp_1" fromId="589" toId="197">
</dataflow>
<dataflow id="592" from="_ssdm_op_SpecPipeline" to="StgValue_198" fromId="591" toId="198">
</dataflow>
<dataflow id="594" from="StgValue_593" to="StgValue_198" fromId="593" toId="198">
</dataflow>
<dataflow id="595" from="StgValue_593" to="StgValue_198" fromId="593" toId="198">
</dataflow>
<dataflow id="596" from="StgValue_593" to="StgValue_198" fromId="593" toId="198">
</dataflow>
<dataflow id="598" from="StgValue_597" to="StgValue_198" fromId="597" toId="198">
</dataflow>
<dataflow id="600" from="p_str1" to="StgValue_198" fromId="599" toId="198">
</dataflow>
<dataflow id="601" from="tmp_9" to="tmp_10" fromId="44" toId="199">
</dataflow>
<dataflow id="602" from="StgValue_332" to="tmp_10" fromId="332" toId="199">
</dataflow>
<dataflow id="603" from="tmp_10" to="tmp_12_cast" fromId="199" toId="200">
</dataflow>
<dataflow id="604" from="output_r" to="output_addr_2" fromId="237" toId="201">
</dataflow>
<dataflow id="605" from="StgValue_239" to="output_addr_2" fromId="239" toId="201">
</dataflow>
<dataflow id="606" from="tmp_12_cast" to="output_addr_2" fromId="200" toId="201">
</dataflow>
<dataflow id="607" from="sum_2_2_2_2" to="StgValue_202" fromId="196" toId="202">
</dataflow>
<dataflow id="608" from="output_addr_2" to="StgValue_202" fromId="201" toId="202">
</dataflow>
<dataflow id="610" from="_ssdm_op_SpecRegionEnd" to="empty_2" fromId="609" toId="203">
</dataflow>
<dataflow id="611" from="p_str" to="empty_2" fromId="589" toId="203">
</dataflow>
<dataflow id="612" from="tmp_1" to="empty_2" fromId="197" toId="203">
</dataflow>
<dataflow id="613" from="exitcond3" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="614" from="exitcond3" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="615" from="exitcond3" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="616" from="exitcond3" to="StgValue_5" fromId="30" toId="5">
</dataflow>
<dataflow id="617" from="exitcond3" to="StgValue_6" fromId="30" toId="6">
</dataflow>
<dataflow id="618" from="exitcond3" to="StgValue_7" fromId="30" toId="7">
</dataflow>
<dataflow id="619" from="exitcond3" to="StgValue_8" fromId="30" toId="8">
</dataflow>
<dataflow id="620" from="exitcond3" to="StgValue_9" fromId="30" toId="9">
</dataflow>
<dataflow id="621" from="exitcond3" to="StgValue_10" fromId="30" toId="10">
</dataflow>
<dataflow id="622" from="exitcond3" to="StgValue_11" fromId="30" toId="11">
</dataflow>
<dataflow id="623" from="exitcond3" to="StgValue_12" fromId="30" toId="12">
</dataflow>
<dataflow id="624" from="exitcond3" to="StgValue_13" fromId="30" toId="13">
</dataflow>
</dataflows>


</stg>
