#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b622c35d1a0 .scope module, "test_8bitadder" "test_8bitadder" 2 3;
 .timescale -9 -12;
v0x5b622c384920_0 .var "a", 7 0;
v0x5b622c384a00_0 .var "b", 7 0;
v0x5b622c384ad0_0 .net "cout", 0 0, L_0x5b622c389d30;  1 drivers
v0x5b622c384bd0_0 .net "sum", 7 0, L_0x5b622c389660;  1 drivers
S_0x5b622c3465c0 .scope module, "dusra" "EightBitAdder" 2 9, 3 1 0, S_0x5b622c35d1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x70bfb7a6f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b622c384380_0 .net/2s *"_ivl_60", 0 0, L_0x70bfb7a6f018;  1 drivers
v0x5b622c384480_0 .net "a", 7 0, v0x5b622c384920_0;  1 drivers
v0x5b622c384560_0 .net "b", 7 0, v0x5b622c384a00_0;  1 drivers
v0x5b622c384620_0 .net "c", 8 0, L_0x5b622c389930;  1 drivers
v0x5b622c384700_0 .net "cout", 0 0, L_0x5b622c389d30;  alias, 1 drivers
v0x5b622c3847c0_0 .net "sum", 7 0, L_0x5b622c389660;  alias, 1 drivers
L_0x5b622c385080 .part v0x5b622c384920_0, 0, 1;
L_0x5b622c3851b0 .part v0x5b622c384a00_0, 0, 1;
L_0x5b622c3852e0 .part L_0x5b622c389930, 0, 1;
L_0x5b622c3859c0 .part v0x5b622c384920_0, 1, 1;
L_0x5b622c385b20 .part v0x5b622c384a00_0, 1, 1;
L_0x5b622c385c50 .part L_0x5b622c389930, 1, 1;
L_0x5b622c386320 .part v0x5b622c384920_0, 2, 1;
L_0x5b622c3864e0 .part v0x5b622c384a00_0, 2, 1;
L_0x5b622c3866f0 .part L_0x5b622c389930, 2, 1;
L_0x5b622c386c90 .part v0x5b622c384920_0, 3, 1;
L_0x5b622c386e20 .part v0x5b622c384a00_0, 3, 1;
L_0x5b622c386f50 .part L_0x5b622c389930, 3, 1;
L_0x5b622c387620 .part v0x5b622c384920_0, 4, 1;
L_0x5b622c387750 .part v0x5b622c384a00_0, 4, 1;
L_0x5b622c387900 .part L_0x5b622c389930, 4, 1;
L_0x5b622c387f00 .part v0x5b622c384920_0, 5, 1;
L_0x5b622c3880c0 .part v0x5b622c384a00_0, 5, 1;
L_0x5b622c3881f0 .part L_0x5b622c389930, 5, 1;
L_0x5b622c388900 .part v0x5b622c384920_0, 6, 1;
L_0x5b622c3889a0 .part v0x5b622c384a00_0, 6, 1;
L_0x5b622c388320 .part L_0x5b622c389930, 6, 1;
L_0x5b622c389030 .part v0x5b622c384920_0, 7, 1;
L_0x5b622c389220 .part v0x5b622c384a00_0, 7, 1;
L_0x5b622c389350 .part L_0x5b622c389930, 7, 1;
LS_0x5b622c389660_0_0 .concat8 [ 1 1 1 1], L_0x5b622c349e70, L_0x5b622c385480, L_0x5b622c385e30, L_0x5b622c386890;
LS_0x5b622c389660_0_4 .concat8 [ 1 1 1 1], L_0x5b622c3871f0, L_0x5b622c387a30, L_0x5b622c388430, L_0x5b622c388b60;
L_0x5b622c389660 .concat8 [ 4 4 0 0], LS_0x5b622c389660_0_0, LS_0x5b622c389660_0_4;
LS_0x5b622c389930_0_0 .concat8 [ 1 1 1 1], L_0x70bfb7a6f018, L_0x5b622c344210, L_0x5b622c3858b0, L_0x5b622c386210;
LS_0x5b622c389930_0_4 .concat8 [ 1 1 1 1], L_0x5b622c386b80, L_0x5b622c387510, L_0x5b622c387df0, L_0x5b622c3887f0;
LS_0x5b622c389930_0_8 .concat8 [ 1 0 0 0], L_0x5b622c388f20;
L_0x5b622c389930 .concat8 [ 4 4 1 0], LS_0x5b622c389930_0_0, LS_0x5b622c389930_0_4, LS_0x5b622c389930_0_8;
L_0x5b622c389d30 .part L_0x5b622c389930, 8, 1;
S_0x5b622c3493f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 6, 3 6 0, S_0x5b622c3465c0;
 .timescale -9 -12;
P_0x5b622c35cf50 .param/l "i" 0 3 6, +C4<00>;
S_0x5b622c354710 .scope module, "adders" "bitadder" 3 7, 3 13 0, S_0x5b622c3493f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b622c347040 .functor XOR 1, L_0x5b622c385080, L_0x5b622c3851b0, C4<0>, C4<0>;
L_0x5b622c349e70 .functor XOR 1, L_0x5b622c347040, L_0x5b622c3852e0, C4<0>, C4<0>;
L_0x5b622c355190 .functor AND 1, L_0x5b622c385080, L_0x5b622c3851b0, C4<1>, C4<1>;
L_0x5b622c357fc0 .functor AND 1, L_0x5b622c3851b0, L_0x5b622c3852e0, C4<1>, C4<1>;
L_0x5b622c35adf0 .functor OR 1, L_0x5b622c355190, L_0x5b622c357fc0, C4<0>, C4<0>;
L_0x5b622c35dc20 .functor AND 1, L_0x5b622c3852e0, L_0x5b622c385080, C4<1>, C4<1>;
L_0x5b622c344210 .functor OR 1, L_0x5b622c35adf0, L_0x5b622c35dc20, C4<0>, C4<0>;
v0x5b622c35ad50_0 .net *"_ivl_0", 0 0, L_0x5b622c347040;  1 drivers
v0x5b622c357f20_0 .net *"_ivl_10", 0 0, L_0x5b622c35dc20;  1 drivers
v0x5b622c3550f0_0 .net *"_ivl_4", 0 0, L_0x5b622c355190;  1 drivers
v0x5b622c349dd0_0 .net *"_ivl_6", 0 0, L_0x5b622c357fc0;  1 drivers
v0x5b622c346fa0_0 .net *"_ivl_8", 0 0, L_0x5b622c35adf0;  1 drivers
v0x5b622c344140_0 .net "a", 0 0, L_0x5b622c385080;  1 drivers
v0x5b622c37e000_0 .net "b", 0 0, L_0x5b622c3851b0;  1 drivers
v0x5b622c37e0c0_0 .net "cin", 0 0, L_0x5b622c3852e0;  1 drivers
v0x5b622c37e180_0 .net "cout", 0 0, L_0x5b622c344210;  1 drivers
v0x5b622c37e240_0 .net "sum", 0 0, L_0x5b622c349e70;  1 drivers
S_0x5b622c357540 .scope generate, "genblk1[1]" "genblk1[1]" 3 6, 3 6 0, S_0x5b622c3465c0;
 .timescale -9 -12;
P_0x5b622c37e3e0 .param/l "i" 0 3 6, +C4<01>;
S_0x5b622c35a370 .scope module, "adders" "bitadder" 3 7, 3 13 0, S_0x5b622c357540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b622c385410 .functor XOR 1, L_0x5b622c3859c0, L_0x5b622c385b20, C4<0>, C4<0>;
L_0x5b622c385480 .functor XOR 1, L_0x5b622c385410, L_0x5b622c385c50, C4<0>, C4<0>;
L_0x5b622c3854f0 .functor AND 1, L_0x5b622c3859c0, L_0x5b622c385b20, C4<1>, C4<1>;
L_0x5b622c385600 .functor AND 1, L_0x5b622c385b20, L_0x5b622c385c50, C4<1>, C4<1>;
L_0x5b622c3856f0 .functor OR 1, L_0x5b622c3854f0, L_0x5b622c385600, C4<0>, C4<0>;
L_0x5b622c385800 .functor AND 1, L_0x5b622c385c50, L_0x5b622c3859c0, C4<1>, C4<1>;
L_0x5b622c3858b0 .functor OR 1, L_0x5b622c3856f0, L_0x5b622c385800, C4<0>, C4<0>;
v0x5b622c37e4f0_0 .net *"_ivl_0", 0 0, L_0x5b622c385410;  1 drivers
v0x5b622c37e5f0_0 .net *"_ivl_10", 0 0, L_0x5b622c385800;  1 drivers
v0x5b622c37e6d0_0 .net *"_ivl_4", 0 0, L_0x5b622c3854f0;  1 drivers
v0x5b622c37e790_0 .net *"_ivl_6", 0 0, L_0x5b622c385600;  1 drivers
v0x5b622c37e870_0 .net *"_ivl_8", 0 0, L_0x5b622c3856f0;  1 drivers
v0x5b622c37e9a0_0 .net "a", 0 0, L_0x5b622c3859c0;  1 drivers
v0x5b622c37ea60_0 .net "b", 0 0, L_0x5b622c385b20;  1 drivers
v0x5b622c37eb20_0 .net "cin", 0 0, L_0x5b622c385c50;  1 drivers
v0x5b622c37ebe0_0 .net "cout", 0 0, L_0x5b622c3858b0;  1 drivers
v0x5b622c37eca0_0 .net "sum", 0 0, L_0x5b622c385480;  1 drivers
S_0x5b622c37ee00 .scope generate, "genblk1[2]" "genblk1[2]" 3 6, 3 6 0, S_0x5b622c3465c0;
 .timescale -9 -12;
P_0x5b622c37efb0 .param/l "i" 0 3 6, +C4<010>;
S_0x5b622c37f070 .scope module, "adders" "bitadder" 3 7, 3 13 0, S_0x5b622c37ee00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b622c385dc0 .functor XOR 1, L_0x5b622c386320, L_0x5b622c3864e0, C4<0>, C4<0>;
L_0x5b622c385e30 .functor XOR 1, L_0x5b622c385dc0, L_0x5b622c3866f0, C4<0>, C4<0>;
L_0x5b622c385ea0 .functor AND 1, L_0x5b622c386320, L_0x5b622c3864e0, C4<1>, C4<1>;
L_0x5b622c385f60 .functor AND 1, L_0x5b622c3864e0, L_0x5b622c3866f0, C4<1>, C4<1>;
L_0x5b622c386050 .functor OR 1, L_0x5b622c385ea0, L_0x5b622c385f60, C4<0>, C4<0>;
L_0x5b622c386160 .functor AND 1, L_0x5b622c3866f0, L_0x5b622c386320, C4<1>, C4<1>;
L_0x5b622c386210 .functor OR 1, L_0x5b622c386050, L_0x5b622c386160, C4<0>, C4<0>;
v0x5b622c37f250_0 .net *"_ivl_0", 0 0, L_0x5b622c385dc0;  1 drivers
v0x5b622c37f350_0 .net *"_ivl_10", 0 0, L_0x5b622c386160;  1 drivers
v0x5b622c37f430_0 .net *"_ivl_4", 0 0, L_0x5b622c385ea0;  1 drivers
v0x5b622c37f520_0 .net *"_ivl_6", 0 0, L_0x5b622c385f60;  1 drivers
v0x5b622c37f600_0 .net *"_ivl_8", 0 0, L_0x5b622c386050;  1 drivers
v0x5b622c37f730_0 .net "a", 0 0, L_0x5b622c386320;  1 drivers
v0x5b622c37f7f0_0 .net "b", 0 0, L_0x5b622c3864e0;  1 drivers
v0x5b622c37f8b0_0 .net "cin", 0 0, L_0x5b622c3866f0;  1 drivers
v0x5b622c37f970_0 .net "cout", 0 0, L_0x5b622c386210;  1 drivers
v0x5b622c37fac0_0 .net "sum", 0 0, L_0x5b622c385e30;  1 drivers
S_0x5b622c37fc20 .scope generate, "genblk1[3]" "genblk1[3]" 3 6, 3 6 0, S_0x5b622c3465c0;
 .timescale -9 -12;
P_0x5b622c37fdd0 .param/l "i" 0 3 6, +C4<011>;
S_0x5b622c37feb0 .scope module, "adders" "bitadder" 3 7, 3 13 0, S_0x5b622c37fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b622c386820 .functor XOR 1, L_0x5b622c386c90, L_0x5b622c386e20, C4<0>, C4<0>;
L_0x5b622c386890 .functor XOR 1, L_0x5b622c386820, L_0x5b622c386f50, C4<0>, C4<0>;
L_0x5b622c386900 .functor AND 1, L_0x5b622c386c90, L_0x5b622c386e20, C4<1>, C4<1>;
L_0x5b622c386970 .functor AND 1, L_0x5b622c386e20, L_0x5b622c386f50, C4<1>, C4<1>;
L_0x5b622c386a10 .functor OR 1, L_0x5b622c386900, L_0x5b622c386970, C4<0>, C4<0>;
L_0x5b622c386ad0 .functor AND 1, L_0x5b622c386f50, L_0x5b622c386c90, C4<1>, C4<1>;
L_0x5b622c386b80 .functor OR 1, L_0x5b622c386a10, L_0x5b622c386ad0, C4<0>, C4<0>;
v0x5b622c380090_0 .net *"_ivl_0", 0 0, L_0x5b622c386820;  1 drivers
v0x5b622c380190_0 .net *"_ivl_10", 0 0, L_0x5b622c386ad0;  1 drivers
v0x5b622c380270_0 .net *"_ivl_4", 0 0, L_0x5b622c386900;  1 drivers
v0x5b622c380360_0 .net *"_ivl_6", 0 0, L_0x5b622c386970;  1 drivers
v0x5b622c380440_0 .net *"_ivl_8", 0 0, L_0x5b622c386a10;  1 drivers
v0x5b622c380570_0 .net "a", 0 0, L_0x5b622c386c90;  1 drivers
v0x5b622c380630_0 .net "b", 0 0, L_0x5b622c386e20;  1 drivers
v0x5b622c3806f0_0 .net "cin", 0 0, L_0x5b622c386f50;  1 drivers
v0x5b622c3807b0_0 .net "cout", 0 0, L_0x5b622c386b80;  1 drivers
v0x5b622c380900_0 .net "sum", 0 0, L_0x5b622c386890;  1 drivers
S_0x5b622c380a60 .scope generate, "genblk1[4]" "genblk1[4]" 3 6, 3 6 0, S_0x5b622c3465c0;
 .timescale -9 -12;
P_0x5b622c380c60 .param/l "i" 0 3 6, +C4<0100>;
S_0x5b622c380d40 .scope module, "adders" "bitadder" 3 7, 3 13 0, S_0x5b622c380a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b622c387180 .functor XOR 1, L_0x5b622c387620, L_0x5b622c387750, C4<0>, C4<0>;
L_0x5b622c3871f0 .functor XOR 1, L_0x5b622c387180, L_0x5b622c387900, C4<0>, C4<0>;
L_0x5b622c387260 .functor AND 1, L_0x5b622c387620, L_0x5b622c387750, C4<1>, C4<1>;
L_0x5b622c387300 .functor AND 1, L_0x5b622c387750, L_0x5b622c387900, C4<1>, C4<1>;
L_0x5b622c3873a0 .functor OR 1, L_0x5b622c387260, L_0x5b622c387300, C4<0>, C4<0>;
L_0x5b622c387460 .functor AND 1, L_0x5b622c387900, L_0x5b622c387620, C4<1>, C4<1>;
L_0x5b622c387510 .functor OR 1, L_0x5b622c3873a0, L_0x5b622c387460, C4<0>, C4<0>;
v0x5b622c380f20_0 .net *"_ivl_0", 0 0, L_0x5b622c387180;  1 drivers
v0x5b622c381020_0 .net *"_ivl_10", 0 0, L_0x5b622c387460;  1 drivers
v0x5b622c381100_0 .net *"_ivl_4", 0 0, L_0x5b622c387260;  1 drivers
v0x5b622c3811c0_0 .net *"_ivl_6", 0 0, L_0x5b622c387300;  1 drivers
v0x5b622c3812a0_0 .net *"_ivl_8", 0 0, L_0x5b622c3873a0;  1 drivers
v0x5b622c3813d0_0 .net "a", 0 0, L_0x5b622c387620;  1 drivers
v0x5b622c381490_0 .net "b", 0 0, L_0x5b622c387750;  1 drivers
v0x5b622c381550_0 .net "cin", 0 0, L_0x5b622c387900;  1 drivers
v0x5b622c381610_0 .net "cout", 0 0, L_0x5b622c387510;  1 drivers
v0x5b622c381760_0 .net "sum", 0 0, L_0x5b622c3871f0;  1 drivers
S_0x5b622c3818c0 .scope generate, "genblk1[5]" "genblk1[5]" 3 6, 3 6 0, S_0x5b622c3465c0;
 .timescale -9 -12;
P_0x5b622c381a70 .param/l "i" 0 3 6, +C4<0101>;
S_0x5b622c381b50 .scope module, "adders" "bitadder" 3 7, 3 13 0, S_0x5b622c3818c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b622c387110 .functor XOR 1, L_0x5b622c387f00, L_0x5b622c3880c0, C4<0>, C4<0>;
L_0x5b622c387a30 .functor XOR 1, L_0x5b622c387110, L_0x5b622c3881f0, C4<0>, C4<0>;
L_0x5b622c387aa0 .functor AND 1, L_0x5b622c387f00, L_0x5b622c3880c0, C4<1>, C4<1>;
L_0x5b622c387b40 .functor AND 1, L_0x5b622c3880c0, L_0x5b622c3881f0, C4<1>, C4<1>;
L_0x5b622c387c30 .functor OR 1, L_0x5b622c387aa0, L_0x5b622c387b40, C4<0>, C4<0>;
L_0x5b622c387d40 .functor AND 1, L_0x5b622c3881f0, L_0x5b622c387f00, C4<1>, C4<1>;
L_0x5b622c387df0 .functor OR 1, L_0x5b622c387c30, L_0x5b622c387d40, C4<0>, C4<0>;
v0x5b622c381d30_0 .net *"_ivl_0", 0 0, L_0x5b622c387110;  1 drivers
v0x5b622c381e30_0 .net *"_ivl_10", 0 0, L_0x5b622c387d40;  1 drivers
v0x5b622c381f10_0 .net *"_ivl_4", 0 0, L_0x5b622c387aa0;  1 drivers
v0x5b622c382000_0 .net *"_ivl_6", 0 0, L_0x5b622c387b40;  1 drivers
v0x5b622c3820e0_0 .net *"_ivl_8", 0 0, L_0x5b622c387c30;  1 drivers
v0x5b622c382210_0 .net "a", 0 0, L_0x5b622c387f00;  1 drivers
v0x5b622c3822d0_0 .net "b", 0 0, L_0x5b622c3880c0;  1 drivers
v0x5b622c382390_0 .net "cin", 0 0, L_0x5b622c3881f0;  1 drivers
v0x5b622c382450_0 .net "cout", 0 0, L_0x5b622c387df0;  1 drivers
v0x5b622c3825a0_0 .net "sum", 0 0, L_0x5b622c387a30;  1 drivers
S_0x5b622c382700 .scope generate, "genblk1[6]" "genblk1[6]" 3 6, 3 6 0, S_0x5b622c3465c0;
 .timescale -9 -12;
P_0x5b622c3828b0 .param/l "i" 0 3 6, +C4<0110>;
S_0x5b622c382990 .scope module, "adders" "bitadder" 3 7, 3 13 0, S_0x5b622c382700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b622c3883c0 .functor XOR 1, L_0x5b622c388900, L_0x5b622c3889a0, C4<0>, C4<0>;
L_0x5b622c388430 .functor XOR 1, L_0x5b622c3883c0, L_0x5b622c388320, C4<0>, C4<0>;
L_0x5b622c3884a0 .functor AND 1, L_0x5b622c388900, L_0x5b622c3889a0, C4<1>, C4<1>;
L_0x5b622c388540 .functor AND 1, L_0x5b622c3889a0, L_0x5b622c388320, C4<1>, C4<1>;
L_0x5b622c388630 .functor OR 1, L_0x5b622c3884a0, L_0x5b622c388540, C4<0>, C4<0>;
L_0x5b622c388740 .functor AND 1, L_0x5b622c388320, L_0x5b622c388900, C4<1>, C4<1>;
L_0x5b622c3887f0 .functor OR 1, L_0x5b622c388630, L_0x5b622c388740, C4<0>, C4<0>;
v0x5b622c382b70_0 .net *"_ivl_0", 0 0, L_0x5b622c3883c0;  1 drivers
v0x5b622c382c70_0 .net *"_ivl_10", 0 0, L_0x5b622c388740;  1 drivers
v0x5b622c382d50_0 .net *"_ivl_4", 0 0, L_0x5b622c3884a0;  1 drivers
v0x5b622c382e40_0 .net *"_ivl_6", 0 0, L_0x5b622c388540;  1 drivers
v0x5b622c382f20_0 .net *"_ivl_8", 0 0, L_0x5b622c388630;  1 drivers
v0x5b622c383050_0 .net "a", 0 0, L_0x5b622c388900;  1 drivers
v0x5b622c383110_0 .net "b", 0 0, L_0x5b622c3889a0;  1 drivers
v0x5b622c3831d0_0 .net "cin", 0 0, L_0x5b622c388320;  1 drivers
v0x5b622c383290_0 .net "cout", 0 0, L_0x5b622c3887f0;  1 drivers
v0x5b622c3833e0_0 .net "sum", 0 0, L_0x5b622c388430;  1 drivers
S_0x5b622c383540 .scope generate, "genblk1[7]" "genblk1[7]" 3 6, 3 6 0, S_0x5b622c3465c0;
 .timescale -9 -12;
P_0x5b622c3836f0 .param/l "i" 0 3 6, +C4<0111>;
S_0x5b622c3837d0 .scope module, "adders" "bitadder" 3 7, 3 13 0, S_0x5b622c383540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5b622c388af0 .functor XOR 1, L_0x5b622c389030, L_0x5b622c389220, C4<0>, C4<0>;
L_0x5b622c388b60 .functor XOR 1, L_0x5b622c388af0, L_0x5b622c389350, C4<0>, C4<0>;
L_0x5b622c388bd0 .functor AND 1, L_0x5b622c389030, L_0x5b622c389220, C4<1>, C4<1>;
L_0x5b622c388c70 .functor AND 1, L_0x5b622c389220, L_0x5b622c389350, C4<1>, C4<1>;
L_0x5b622c388d60 .functor OR 1, L_0x5b622c388bd0, L_0x5b622c388c70, C4<0>, C4<0>;
L_0x5b622c388e70 .functor AND 1, L_0x5b622c389350, L_0x5b622c389030, C4<1>, C4<1>;
L_0x5b622c388f20 .functor OR 1, L_0x5b622c388d60, L_0x5b622c388e70, C4<0>, C4<0>;
v0x5b622c3839b0_0 .net *"_ivl_0", 0 0, L_0x5b622c388af0;  1 drivers
v0x5b622c383ab0_0 .net *"_ivl_10", 0 0, L_0x5b622c388e70;  1 drivers
v0x5b622c383b90_0 .net *"_ivl_4", 0 0, L_0x5b622c388bd0;  1 drivers
v0x5b622c383c80_0 .net *"_ivl_6", 0 0, L_0x5b622c388c70;  1 drivers
v0x5b622c383d60_0 .net *"_ivl_8", 0 0, L_0x5b622c388d60;  1 drivers
v0x5b622c383e90_0 .net "a", 0 0, L_0x5b622c389030;  1 drivers
v0x5b622c383f50_0 .net "b", 0 0, L_0x5b622c389220;  1 drivers
v0x5b622c384010_0 .net "cin", 0 0, L_0x5b622c389350;  1 drivers
v0x5b622c3840d0_0 .net "cout", 0 0, L_0x5b622c388f20;  1 drivers
v0x5b622c384220_0 .net "sum", 0 0, L_0x5b622c388b60;  1 drivers
    .scope S_0x5b622c35d1a0;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "8bitadder.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b622c35d1a0 {0 0 0};
    %vpi_call 2 15 "$display", "Time\011a\011b\011sum\011cout" {0 0 0};
    %vpi_call 2 16 "$monitor", "%0dns\011%b\011%b\011%b\011%b", $time, v0x5b622c384920_0, v0x5b622c384a00_0, v0x5b622c384bd0_0, v0x5b622c384ad0_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b622c384920_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b622c384a00_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5b622c384920_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5b622c384a00_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5b622c384920_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5b622c384a00_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x5b622c384920_0, 0, 8;
    %pushi/vec4 174, 0, 8;
    %store/vec4 v0x5b622c384a00_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 213, 0, 8;
    %store/vec4 v0x5b622c384920_0, 0, 8;
    %pushi/vec4 157, 0, 8;
    %store/vec4 v0x5b622c384a00_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "2_test.v";
    "2_adder.v";
