{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511024781880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511024781880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 17:06:21 2017 " "Processing started: Sat Nov 18 17:06:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511024781880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511024781880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRC -c CRC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRC -c CRC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511024781880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1511024782684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC-structure " "Found design unit 1: CRC-structure" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511024783563 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC " "Found entity 1: CRC" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511024783563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511024783563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Checker-structure " "Found design unit 1: Checker-structure" {  } { { "Checker.vhd" "" { Text "E:/Project/Checker.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511024783597 ""} { "Info" "ISGN_ENTITY_NAME" "1 Checker " "Found entity 1: Checker" {  } { { "Checker.vhd" "" { Text "E:/Project/Checker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511024783597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511024783597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder-structure " "Found design unit 1: Encoder-structure" {  } { { "Encoder.vhd" "" { Text "E:/Project/Encoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511024783632 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "Encoder.vhd" "" { Text "E:/Project/Encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511024783632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511024783632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRC " "Elaborating entity \"CRC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511024783751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Encoder Encoder:encoder A:structure " "Elaborating entity \"Encoder\" using architecture \"A:structure\" for hierarchy \"Encoder:encoder\"" {  } { { "CRC.vhd" "encoder" { Text "E:/Project/CRC.vhd" 12 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511024783820 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn Encoder.vhd(22) " "VHDL Process Statement warning at Encoder.vhd(22): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encoder.vhd" "" { Text "E:/Project/Encoder.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511024783820 "|CRC|Encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Checker Checker:checker A:structure " "Elaborating entity \"Checker\" using architecture \"A:structure\" for hierarchy \"Checker:checker\"" {  } { { "CRC.vhd" "checker" { Text "E:/Project/CRC.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511024783888 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r Checker.vhd(18) " "VHDL Process Statement warning at Checker.vhd(18): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Checker.vhd" "" { Text "E:/Project/Checker.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511024783905 "|CRC|Checker:checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn Checker.vhd(23) " "VHDL Process Statement warning at Checker.vhd(23): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Checker.vhd" "" { Text "E:/Project/Checker.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511024783905 "|CRC|Checker:checker"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "error\[0\] GND " "Pin \"error\[0\]\" is stuck at GND" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511024784897 "|CRC|error[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[1\] GND " "Pin \"error\[1\]\" is stuck at GND" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511024784897 "|CRC|error[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[2\] GND " "Pin \"error\[2\]\" is stuck at GND" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511024784897 "|CRC|error[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[3\] GND " "Pin \"error\[3\]\" is stuck at GND" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511024784897 "|CRC|error[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[4\] GND " "Pin \"error\[4\]\" is stuck at GND" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511024784897 "|CRC|error[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[5\] GND " "Pin \"error\[5\]\" is stuck at GND" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511024784897 "|CRC|error[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[6\] GND " "Pin \"error\[6\]\" is stuck at GND" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511024784897 "|CRC|error[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[7\] GND " "Pin \"error\[7\]\" is stuck at GND" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511024784897 "|CRC|error[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511024784897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511024785393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785393 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[8\] " "No output dependent on input pin \"a\[8\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[14\] " "No output dependent on input pin \"a\[14\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "No output dependent on input pin \"a\[15\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[12\] " "No output dependent on input pin \"a\[12\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[13\] " "No output dependent on input pin \"a\[13\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[10\] " "No output dependent on input pin \"a\[10\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[11\] " "No output dependent on input pin \"a\[11\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[9\] " "No output dependent on input pin \"a\[9\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "No output dependent on input pin \"a\[6\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "No output dependent on input pin \"a\[4\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "No output dependent on input pin \"a\[5\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "CRC.vhd" "" { Text "E:/Project/CRC.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511024785512 "|CRC|a[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511024785512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511024785529 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511024785529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511024785529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511024785649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 17:06:25 2017 " "Processing ended: Sat Nov 18 17:06:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511024785649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511024785649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511024785649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511024785649 ""}
