
FinalProject_slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009654  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  08009768  08009768  0000a768  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b40  08009b40  0000b1f8  2**0
                  CONTENTS
  4 .ARM          00000008  08009b40  08009b40  0000ab40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b48  08009b48  0000b1f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08009b48  08009b48  0000ab48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08009b50  08009b50  0000ab50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08009b58  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000434  200001f8  08009d50  0000b1f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000062c  08009d50  0000b62c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000151db  00000000  00000000  0000b221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fb2  00000000  00000000  000203fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001310  00000000  00000000  000233b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ed8  00000000  00000000  000246c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c5b8  00000000  00000000  00025598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a06  00000000  00000000  00041b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099e36  00000000  00000000  00055556  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ef38c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006530  00000000  00000000  000ef3d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  000f5900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800974c 	.word	0x0800974c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	0800974c 	.word	0x0800974c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80010de:	4618      	mov	r0, r3
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bc80      	pop	{r7}
 80010e6:	4770      	bx	lr

080010e8 <_ZN9simpleFOCC1Ev>:
struct LPF LPF_velocity_s = {
		.y_prev = 0.0,
		.Tf = 0.01,
};

simpleFOC::simpleFOC() {
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	4a16      	ldr	r2, [pc, #88]	@ (800114c <_ZN9simpleFOCC1Ev+0x64>)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	61da      	str	r2, [r3, #28]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2200      	movs	r2, #0
 8001102:	621a      	str	r2, [r3, #32]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f04f 0200 	mov.w	r2, #0
 800110a:	625a      	str	r2, [r3, #36]	@ 0x24
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2200      	movs	r2, #0
 8001110:	629a      	str	r2, [r3, #40]	@ 0x28
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f04f 0200 	mov.w	r2, #0
 8001118:	62da      	str	r2, [r3, #44]	@ 0x2c
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2200      	movs	r2, #0
 800111e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	635a      	str	r2, [r3, #52]	@ 0x34
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f04f 0200 	mov.w	r2, #0
 800112c:	639a      	str	r2, [r3, #56]	@ 0x38
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a07      	ldr	r2, [pc, #28]	@ (8001150 <_ZN9simpleFOCC1Ev+0x68>)
 8001132:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4a07      	ldr	r2, [pc, #28]	@ (8001154 <_ZN9simpleFOCC1Ev+0x6c>)
 8001138:	641a      	str	r2, [r3, #64]	@ 0x40
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	220e      	movs	r2, #14
 800113e:	645a      	str	r2, [r3, #68]	@ 0x44

}
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4618      	mov	r0, r3
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr
 800114c:	08009780 	.word	0x08009780
 8001150:	c640e400 	.word	0xc640e400
 8001154:	ffffcfc7 	.word	0xffffcfc7

08001158 <_ZN9simpleFOCD1Ev>:

simpleFOC::~simpleFOC() {
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	4a04      	ldr	r2, [pc, #16]	@ (8001174 <_ZN9simpleFOCD1Ev+0x1c>)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4618      	mov	r0, r3
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	08009780 	.word	0x08009780

08001178 <_ZN9simpleFOCD0Ev>:
simpleFOC::~simpleFOC() {
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
}
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f7ff ffe9 	bl	8001158 <_ZN9simpleFOCD1Ev>
 8001186:	2148      	movs	r1, #72	@ 0x48
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f004 ff39 	bl	8006000 <_ZdlPvj>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4618      	mov	r0, r3
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <_ZN9simpleFOC22MagneticSensorSPI_initEv>:

// initialize SPI for Magnetic Sensor
void simpleFOC::MagneticSensorSPI_init() {
 8001198:	b5b0      	push	{r4, r5, r7, lr}
 800119a:	b088      	sub	sp, #32
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	struct MagneticSensorSPIConfig_s config = AS5048A_SPI;
 80011a0:	4b19      	ldr	r3, [pc, #100]	@ (8001208 <_ZN9simpleFOC22MagneticSensorSPI_initEv+0x70>)
 80011a2:	f107 040c 	add.w	r4, r7, #12
 80011a6:	461d      	mov	r5, r3
 80011a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ac:	682b      	ldr	r3, [r5, #0]
 80011ae:	6023      	str	r3, [r4, #0]
	// angle read register of the magnetic sensor
	angle_register = config.angle_registers ? config.angle_registers : DEF_ANGLE_REGISTER;
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <_ZN9simpleFOC22MagneticSensorSPI_initEv+0x22>
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	e001      	b.n	80011be <_ZN9simpleFOC22MagneticSensorSPI_initEv+0x26>
 80011ba:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	6193      	str	r3, [r2, #24]
	// register maximum value (counts per revolution)
	cpr = pow(2, config.bit_resolution);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	4619      	mov	r1, r3
 80011c6:	2002      	movs	r0, #2
 80011c8:	f000 fa06 	bl	80015d8 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	4610      	mov	r0, r2
 80011d2:	4619      	mov	r1, r3
 80011d4:	f7ff fc58 	bl	8000a88 <__aeabi_d2f>
 80011d8:	4602      	mov	r2, r0
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	605a      	str	r2, [r3, #4]
	bit_resolution = config.bit_resolution;
 80011de:	68fa      	ldr	r2, [r7, #12]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	609a      	str	r2, [r3, #8]

	command_parity_bit = config.command_parity_bit; // for backwards compatibility
 80011e4:	69fa      	ldr	r2, [r7, #28]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	60da      	str	r2, [r3, #12]
	command_rw_bit = config.command_rw_bit; // for backwards compatibility
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	611a      	str	r2, [r3, #16]
	data_start_bit = config.data_start_bit; // for backwards compatibility
 80011f0:	697a      	ldr	r2, [r7, #20]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	615a      	str	r2, [r3, #20]

	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 80011f6:	2201      	movs	r2, #1
 80011f8:	2110      	movs	r1, #16
 80011fa:	4804      	ldr	r0, [pc, #16]	@ (800120c <_ZN9simpleFOC22MagneticSensorSPI_initEv+0x74>)
 80011fc:	f003 f850 	bl	80042a0 <HAL_GPIO_WritePin>
}
 8001200:	bf00      	nop
 8001202:	3720      	adds	r7, #32
 8001204:	46bd      	mov	sp, r7
 8001206:	bdb0      	pop	{r4, r5, r7, pc}
 8001208:	20000000 	.word	0x20000000
 800120c:	40010800 	.word	0x40010800

08001210 <_ZN9simpleFOC11Sensor_initEv>:

void simpleFOC::Sensor_init(){
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
	// initialize all the internal variables of Sensor to ensure a "smooth" startup (without a 'jump' from zero)
	getSensorAngle(); // call once
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f000 f8d1 	bl	80013c0 <_ZN9simpleFOC14getSensorAngleEv>

	vel_angle_prev = getSensorAngle(); // call again
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f000 f8ce 	bl	80013c0 <_ZN9simpleFOC14getSensorAngleEv>
 8001224:	4602      	mov	r2, r0
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	625a      	str	r2, [r3, #36]	@ 0x24
	vel_angle_prev_ts = micros();
 800122a:	f000 f9bf 	bl	80015ac <_ZN9simpleFOC6microsEv>
 800122e:	4603      	mov	r3, r0
 8001230:	461a      	mov	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(1);
 8001236:	2001      	movs	r0, #1
 8001238:	f001 fa56 	bl	80026e8 <HAL_Delay>
	getSensorAngle(); // call once
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	f000 f8bf 	bl	80013c0 <_ZN9simpleFOC14getSensorAngleEv>

	angle_prev = getSensorAngle(); // call again
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f000 f8bc 	bl	80013c0 <_ZN9simpleFOC14getSensorAngleEv>
 8001248:	4602      	mov	r2, r0
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	61da      	str	r2, [r3, #28]
	angle_prev_ts = micros();
 800124e:	f000 f9ad 	bl	80015ac <_ZN9simpleFOC6microsEv>
 8001252:	4603      	mov	r3, r0
 8001254:	461a      	mov	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	621a      	str	r2, [r3, #32]
}
 800125a:	bf00      	nop
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <_ZN9simpleFOC17spiCalcEvenParityEt>:

/**
 * Utility function used to calculate even parity of word
 */
uint8_t simpleFOC::spiCalcEvenParity(uint16_t value) {
 8001262:	b480      	push	{r7}
 8001264:	b085      	sub	sp, #20
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	460b      	mov	r3, r1
 800126c:	807b      	strh	r3, [r7, #2]
	uint8_t cnt = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	73fb      	strb	r3, [r7, #15]
	uint8_t i;

	for (i = 0; i < 16; i++) {
 8001272:	2300      	movs	r3, #0
 8001274:	73bb      	strb	r3, [r7, #14]
 8001276:	e00d      	b.n	8001294 <_ZN9simpleFOC17spiCalcEvenParityEt+0x32>
		if (value & 0x1)
 8001278:	887b      	ldrh	r3, [r7, #2]
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	2b00      	cmp	r3, #0
 8001280:	d002      	beq.n	8001288 <_ZN9simpleFOC17spiCalcEvenParityEt+0x26>
			cnt++;
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	3301      	adds	r3, #1
 8001286:	73fb      	strb	r3, [r7, #15]
		value >>= 1;
 8001288:	887b      	ldrh	r3, [r7, #2]
 800128a:	085b      	lsrs	r3, r3, #1
 800128c:	807b      	strh	r3, [r7, #2]
	for (i = 0; i < 16; i++) {
 800128e:	7bbb      	ldrb	r3, [r7, #14]
 8001290:	3301      	adds	r3, #1
 8001292:	73bb      	strb	r3, [r7, #14]
 8001294:	7bbb      	ldrb	r3, [r7, #14]
 8001296:	2b0f      	cmp	r3, #15
 8001298:	d9ee      	bls.n	8001278 <_ZN9simpleFOC17spiCalcEvenParityEt+0x16>
	}
	return cnt & 0x1;
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	f003 0301 	and.w	r3, r3, #1
 80012a0:	b2db      	uxtb	r3, r3
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3714      	adds	r7, #20
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr

080012ac <_ZN9simpleFOC4readEt>:
/*
 * Read a register from the SPI encoder sensor
 * Takes the address of the register as a 16 bit word
 * Returns the value of the register
 */
uint16_t simpleFOC::read(uint16_t angle_register) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af02      	add	r7, sp, #8
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	460b      	mov	r3, r1
 80012b6:	807b      	strh	r3, [r7, #2]
	uint16_t register_value;
	uint16_t command = angle_register;
 80012b8:	887b      	ldrh	r3, [r7, #2]
 80012ba:	817b      	strh	r3, [r7, #10]

	if (command_rw_bit > 0) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	691b      	ldr	r3, [r3, #16]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	dd0b      	ble.n	80012dc <_ZN9simpleFOC4readEt+0x30>
		command = angle_register | (1 << command_rw_bit);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	691b      	ldr	r3, [r3, #16]
 80012c8:	2201      	movs	r2, #1
 80012ca:	fa02 f303 	lsl.w	r3, r2, r3
 80012ce:	b21a      	sxth	r2, r3
 80012d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	b21b      	sxth	r3, r3
 80012d8:	b29b      	uxth	r3, r3
 80012da:	817b      	strh	r3, [r7, #10]
	}
	if (command_parity_bit > 0) {
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	dd11      	ble.n	8001308 <_ZN9simpleFOC4readEt+0x5c>
		//Add a parity bit on the the MSB
		command |=
				((uint16_t) spiCalcEvenParity(command) << command_parity_bit);
 80012e4:	897b      	ldrh	r3, [r7, #10]
 80012e6:	4619      	mov	r1, r3
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f7ff ffba 	bl	8001262 <_ZN9simpleFOC17spiCalcEvenParityEt>
 80012ee:	4603      	mov	r3, r0
 80012f0:	461a      	mov	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
		command |=
 80012fa:	b21a      	sxth	r2, r3
 80012fc:	897b      	ldrh	r3, [r7, #10]
 80012fe:	b21b      	sxth	r3, r3
 8001300:	4313      	orrs	r3, r2
 8001302:	b21b      	sxth	r3, r3
 8001304:	b29b      	uxth	r3, r3
 8001306:	817b      	strh	r3, [r7, #10]

	//SPI - begin transaction

	//Send the command
	//  spi->transfer16(command);
	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8001308:	2200      	movs	r2, #0
 800130a:	2110      	movs	r1, #16
 800130c:	4822      	ldr	r0, [pc, #136]	@ (8001398 <_ZN9simpleFOC4readEt+0xec>)
 800130e:	f002 ffc7 	bl	80042a0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) &command,
 8001312:	f107 020c 	add.w	r2, r7, #12
 8001316:	f107 010a 	add.w	r1, r7, #10
 800131a:	2364      	movs	r3, #100	@ 0x64
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	2301      	movs	r3, #1
 8001320:	481e      	ldr	r0, [pc, #120]	@ (800139c <_ZN9simpleFOC4readEt+0xf0>)
 8001322:	f003 fd29 	bl	8004d78 <HAL_SPI_TransmitReceive>
			(uint8_t*) &register_value,
			sizeof(register_value) / sizeof(uint16_t), 100);
	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8001326:	2201      	movs	r2, #1
 8001328:	2110      	movs	r1, #16
 800132a:	481b      	ldr	r0, [pc, #108]	@ (8001398 <_ZN9simpleFOC4readEt+0xec>)
 800132c:	f002 ffb8 	bl	80042a0 <HAL_GPIO_WritePin>

//  delay_us(1);

	command = 0x0000;
 8001330:	2300      	movs	r3, #0
 8001332:	817b      	strh	r3, [r7, #10]
	//Now read the response (NO_OPERATION_COMMAND = 0x0000)
	//  uint16_t register_value = spi->transfer16(0x00);
	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8001334:	2200      	movs	r2, #0
 8001336:	2110      	movs	r1, #16
 8001338:	4817      	ldr	r0, [pc, #92]	@ (8001398 <_ZN9simpleFOC4readEt+0xec>)
 800133a:	f002 ffb1 	bl	80042a0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) &command,
 800133e:	f107 020c 	add.w	r2, r7, #12
 8001342:	f107 010a 	add.w	r1, r7, #10
 8001346:	2364      	movs	r3, #100	@ 0x64
 8001348:	9300      	str	r3, [sp, #0]
 800134a:	2301      	movs	r3, #1
 800134c:	4813      	ldr	r0, [pc, #76]	@ (800139c <_ZN9simpleFOC4readEt+0xf0>)
 800134e:	f003 fd13 	bl	8004d78 <HAL_SPI_TransmitReceive>
			(uint8_t*) &register_value,
			sizeof(register_value) / sizeof(uint16_t), 100);
	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 8001352:	2201      	movs	r2, #1
 8001354:	2110      	movs	r1, #16
 8001356:	4810      	ldr	r0, [pc, #64]	@ (8001398 <_ZN9simpleFOC4readEt+0xec>)
 8001358:	f002 ffa2 	bl	80042a0 <HAL_GPIO_WritePin>

	//SPI - end transaction

	register_value = register_value >> (1 + data_start_bit - bit_resolution); //this should shift data to the rightmost bits of the word
 800135c:	89bb      	ldrh	r3, [r7, #12]
 800135e:	4619      	mov	r1, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	695b      	ldr	r3, [r3, #20]
 8001364:	1c5a      	adds	r2, r3, #1
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	fa41 f303 	asr.w	r3, r1, r3
 8001370:	b29b      	uxth	r3, r3
 8001372:	81bb      	strh	r3, [r7, #12]
	uint16_t data_mask = 0xFFFF >> (16 - bit_resolution);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f1c3 0310 	rsb	r3, r3, #16
 800137c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001380:	fa42 f303 	asr.w	r3, r2, r3
 8001384:	81fb      	strh	r3, [r7, #14]
	return register_value & data_mask; // Return the data, stripping the non data (e.g parity) bits
 8001386:	89ba      	ldrh	r2, [r7, #12]
 8001388:	89fb      	ldrh	r3, [r7, #14]
 800138a:	4013      	ands	r3, r2
 800138c:	b29b      	uxth	r3, r3
}
 800138e:	4618      	mov	r0, r3
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40010800 	.word	0x40010800
 800139c:	200002f8 	.word	0x200002f8

080013a0 <_ZN9simpleFOC11getRawCountEv>:

// function reading the raw counter of the magnetic sensor
int simpleFOC::getRawCount() {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
	return (int) read(angle_register);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	4619      	mov	r1, r3
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f7ff ff7b 	bl	80012ac <_ZN9simpleFOC4readEt>
 80013b6:	4603      	mov	r3, r0
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}

080013c0 <_ZN9simpleFOC14getSensorAngleEv>:

//  Shaft angle calculation
//  angle is in radians [rad]
float simpleFOC::getSensorAngle() {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	return (getRawCount() / (float) cpr) * _2PI;
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ffe9 	bl	80013a0 <_ZN9simpleFOC11getRawCountEv>
 80013ce:	4603      	mov	r3, r0
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff fc63 	bl	8000c9c <__aeabi_i2f>
 80013d6:	4602      	mov	r2, r0
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	4619      	mov	r1, r3
 80013de:	4610      	mov	r0, r2
 80013e0:	f7ff fd64 	bl	8000eac <__aeabi_fdiv>
 80013e4:	4603      	mov	r3, r0
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff f81e 	bl	8000428 <__aeabi_f2d>
 80013ec:	a308      	add	r3, pc, #32	@ (adr r3, 8001410 <_ZN9simpleFOC14getSensorAngleEv+0x50>)
 80013ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f2:	f7ff f871 	bl	80004d8 <__aeabi_dmul>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	4610      	mov	r0, r2
 80013fc:	4619      	mov	r1, r3
 80013fe:	f7ff fb43 	bl	8000a88 <__aeabi_d2f>
 8001402:	4603      	mov	r3, r0
}
 8001404:	4618      	mov	r0, r3
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	f3af 8000 	nop.w
 8001410:	54442eea 	.word	0x54442eea
 8001414:	401921fb 	.word	0x401921fb

08001418 <_ZN9simpleFOC12updateSensorEv>:
float simpleFOC::_normalizeAngle(float angle) {
	float a = fmod(angle, _2PI);
	return a >= 0 ? a : (a + _2PI);      //always project from 0 degree
}

void simpleFOC::updateSensor() {
 8001418:	b590      	push	{r4, r7, lr}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
	float val = getSensorAngle();
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff ffcd 	bl	80013c0 <_ZN9simpleFOC14getSensorAngleEv>
 8001426:	60f8      	str	r0, [r7, #12]
	angle_prev_ts = micros();
 8001428:	f000 f8c0 	bl	80015ac <_ZN9simpleFOC6microsEv>
 800142c:	4603      	mov	r3, r0
 800142e:	461a      	mov	r2, r3
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	621a      	str	r2, [r3, #32]
	float d_angle = val - angle_prev;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	69db      	ldr	r3, [r3, #28]
 8001438:	4619      	mov	r1, r3
 800143a:	68f8      	ldr	r0, [r7, #12]
 800143c:	f7ff fb78 	bl	8000b30 <__aeabi_fsub>
 8001440:	4603      	mov	r3, r0
 8001442:	60bb      	str	r3, [r7, #8]
	// if overflow happened track it as full rotation
	if (abs(d_angle) > (0.8f * _2PI))
 8001444:	68b8      	ldr	r0, [r7, #8]
 8001446:	f7ff fe43 	bl	80010d0 <_ZSt3absf>
 800144a:	4603      	mov	r3, r0
 800144c:	4618      	mov	r0, r3
 800144e:	f7fe ffeb 	bl	8000428 <__aeabi_f2d>
 8001452:	2301      	movs	r3, #1
 8001454:	461c      	mov	r4, r3
 8001456:	a314      	add	r3, pc, #80	@ (adr r3, 80014a8 <_ZN9simpleFOC12updateSensorEv+0x90>)
 8001458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145c:	f7ff facc 	bl	80009f8 <__aeabi_dcmpgt>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d101      	bne.n	800146a <_ZN9simpleFOC12updateSensorEv+0x52>
 8001466:	2300      	movs	r3, #0
 8001468:	461c      	mov	r4, r3
 800146a:	b2e3      	uxtb	r3, r4
 800146c:	2b00      	cmp	r3, #0
 800146e:	d010      	beq.n	8001492 <_ZN9simpleFOC12updateSensorEv+0x7a>
		full_rotations += (d_angle > 0) ? -1 : 1;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8001474:	f04f 0100 	mov.w	r1, #0
 8001478:	68b8      	ldr	r0, [r7, #8]
 800147a:	f7ff fe1f 	bl	80010bc <__aeabi_fcmpgt>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d002      	beq.n	800148a <_ZN9simpleFOC12updateSensorEv+0x72>
 8001484:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001488:	e000      	b.n	800148c <_ZN9simpleFOC12updateSensorEv+0x74>
 800148a:	2301      	movs	r3, #1
 800148c:	191a      	adds	r2, r3, r4
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	631a      	str	r2, [r3, #48]	@ 0x30
	angle_prev = val;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	68fa      	ldr	r2, [r7, #12]
 8001496:	61da      	str	r2, [r3, #28]

	getvelocity();
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f000 f809 	bl	80014b0 <_ZN9simpleFOC11getvelocityEv>
}
 800149e:	bf00      	nop
 80014a0:	3714      	adds	r7, #20
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd90      	pop	{r4, r7, pc}
 80014a6:	bf00      	nop
 80014a8:	7ba3be32 	.word	0x7ba3be32
 80014ac:	40141b2f 	.word	0x40141b2f

080014b0 <_ZN9simpleFOC11getvelocityEv>:

float simpleFOC::getvelocity() {
 80014b0:	b5b0      	push	{r4, r5, r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	// calculate sample time
	float Ts = (micros() - vel_angle_prev_ts) * 1e-6;
 80014b8:	f000 f878 	bl	80015ac <_ZN9simpleFOC6microsEv>
 80014bc:	4602      	mov	r2, r0
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7fe ff8d 	bl	80003e4 <__aeabi_ui2d>
 80014ca:	a333      	add	r3, pc, #204	@ (adr r3, 8001598 <_ZN9simpleFOC11getvelocityEv+0xe8>)
 80014cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d0:	f7ff f802 	bl	80004d8 <__aeabi_dmul>
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	4610      	mov	r0, r2
 80014da:	4619      	mov	r1, r3
 80014dc:	f7ff fad4 	bl	8000a88 <__aeabi_d2f>
 80014e0:	4603      	mov	r3, r0
 80014e2:	60fb      	str	r3, [r7, #12]
	// quick fix for strange cases (micros overflow)
	if (Ts <= 0)
 80014e4:	f04f 0100 	mov.w	r1, #0
 80014e8:	68f8      	ldr	r0, [r7, #12]
 80014ea:	f7ff fdd3 	bl	8001094 <__aeabi_fcmple>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <_ZN9simpleFOC11getvelocityEv+0x48>
		Ts = 1e-3f;
 80014f4:	4b2c      	ldr	r3, [pc, #176]	@ (80015a8 <_ZN9simpleFOC11getvelocityEv+0xf8>)
 80014f6:	60fb      	str	r3, [r7, #12]
	// velocity calculation
	vel_prev = ((float) (full_rotations - vel_full_rotations) * _2PI
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff fbca 	bl	8000c9c <__aeabi_i2f>
 8001508:	4603      	mov	r3, r0
 800150a:	4618      	mov	r0, r3
 800150c:	f7fe ff8c 	bl	8000428 <__aeabi_f2d>
 8001510:	a323      	add	r3, pc, #140	@ (adr r3, 80015a0 <_ZN9simpleFOC11getvelocityEv+0xf0>)
 8001512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001516:	f7fe ffdf 	bl	80004d8 <__aeabi_dmul>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	4614      	mov	r4, r2
 8001520:	461d      	mov	r5, r3
			+ (angle_prev - vel_angle_prev)) / Ts;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	69da      	ldr	r2, [r3, #28]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800152a:	4619      	mov	r1, r3
 800152c:	4610      	mov	r0, r2
 800152e:	f7ff faff 	bl	8000b30 <__aeabi_fsub>
 8001532:	4603      	mov	r3, r0
 8001534:	4618      	mov	r0, r3
 8001536:	f7fe ff77 	bl	8000428 <__aeabi_f2d>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4620      	mov	r0, r4
 8001540:	4629      	mov	r1, r5
 8001542:	f7fe fe13 	bl	800016c <__adddf3>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4614      	mov	r4, r2
 800154c:	461d      	mov	r5, r3
 800154e:	68f8      	ldr	r0, [r7, #12]
 8001550:	f7fe ff6a 	bl	8000428 <__aeabi_f2d>
 8001554:	4602      	mov	r2, r0
 8001556:	460b      	mov	r3, r1
 8001558:	4620      	mov	r0, r4
 800155a:	4629      	mov	r1, r5
 800155c:	f7ff f8e6 	bl	800072c <__aeabi_ddiv>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	4610      	mov	r0, r2
 8001566:	4619      	mov	r1, r3
 8001568:	f7ff fa8e 	bl	8000a88 <__aeabi_d2f>
 800156c:	4602      	mov	r2, r0
	vel_prev = ((float) (full_rotations - vel_full_rotations) * _2PI
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	62da      	str	r2, [r3, #44]	@ 0x2c
	// save variables for future pass
	vel_angle_prev = angle_prev;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	69da      	ldr	r2, [r3, #28]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	625a      	str	r2, [r3, #36]	@ 0x24
	vel_angle_prev_ts = angle_prev_ts;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6a1a      	ldr	r2, [r3, #32]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	629a      	str	r2, [r3, #40]	@ 0x28
	vel_full_rotations = full_rotations;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	635a      	str	r2, [r3, #52]	@ 0x34

	return vel_prev;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 800158e:	4618      	mov	r0, r3
 8001590:	3710      	adds	r7, #16
 8001592:	46bd      	mov	sp, r7
 8001594:	bdb0      	pop	{r4, r5, r7, pc}
 8001596:	bf00      	nop
 8001598:	a0b5ed8d 	.word	0xa0b5ed8d
 800159c:	3eb0c6f7 	.word	0x3eb0c6f7
 80015a0:	54442eea 	.word	0x54442eea
 80015a4:	401921fb 	.word	0x401921fb
 80015a8:	3a83126f 	.word	0x3a83126f

080015ac <_ZN9simpleFOC6microsEv>:
	return LPF;
}



uint32_t simpleFOC::micros(void) {
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / (SystemCoreClock / 1000000U);
 80015b0:	4b06      	ldr	r3, [pc, #24]	@ (80015cc <_ZN9simpleFOC6microsEv+0x20>)
 80015b2:	685a      	ldr	r2, [r3, #4]
 80015b4:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <_ZN9simpleFOC6microsEv+0x24>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4906      	ldr	r1, [pc, #24]	@ (80015d4 <_ZN9simpleFOC6microsEv+0x28>)
 80015ba:	fba1 1303 	umull	r1, r3, r1, r3
 80015be:	0c9b      	lsrs	r3, r3, #18
 80015c0:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr
 80015cc:	e0001000 	.word	0xe0001000
 80015d0:	20000014 	.word	0x20000014
 80015d4:	431bde83 	.word	0x431bde83

080015d8 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 80015d8:	b5b0      	push	{r4, r5, r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7fe ff0e 	bl	8000404 <__aeabi_i2d>
 80015e8:	4604      	mov	r4, r0
 80015ea:	460d      	mov	r5, r1
 80015ec:	6838      	ldr	r0, [r7, #0]
 80015ee:	f7fe ff09 	bl	8000404 <__aeabi_i2d>
 80015f2:	4602      	mov	r2, r0
 80015f4:	460b      	mov	r3, r1
 80015f6:	4620      	mov	r0, r4
 80015f8:	4629      	mov	r1, r5
 80015fa:	f004 fd05 	bl	8006008 <pow>
 80015fe:	4602      	mov	r2, r0
 8001600:	460b      	mov	r3, r1
    }
 8001602:	4610      	mov	r0, r2
 8001604:	4619      	mov	r1, r3
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bdb0      	pop	{r4, r5, r7, pc}

0800160c <HAL_CAN_RxFifo1MsgPendingCallback>:
uint32_t CAN_error;
int count1, count2;

//CAN:103
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]

	if (HAL_CAN_GetRxMessage(hcan, CAN_FILTER_FIFO1, &RxHeader, RxData) != HAL_OK)
 8001614:	4b20      	ldr	r3, [pc, #128]	@ (8001698 <HAL_CAN_RxFifo1MsgPendingCallback+0x8c>)
 8001616:	4a21      	ldr	r2, [pc, #132]	@ (800169c <HAL_CAN_RxFifo1MsgPendingCallback+0x90>)
 8001618:	2101      	movs	r1, #1
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f001 fe5b 	bl	80032d6 <HAL_CAN_GetRxMessage>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	bf14      	ite	ne
 8001626:	2301      	movne	r3, #1
 8001628:	2300      	moveq	r3, #0
 800162a:	b2db      	uxtb	r3, r3
 800162c:	2b00      	cmp	r3, #0
 800162e:	d007      	beq.n	8001640 <HAL_CAN_RxFifo1MsgPendingCallback+0x34>
	{
		CAN_error = HAL_CAN_GetError(hcan);
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f002 f9a9 	bl	8003988 <HAL_CAN_GetError>
 8001636:	4603      	mov	r3, r0
 8001638:	4a19      	ldr	r2, [pc, #100]	@ (80016a0 <HAL_CAN_RxFifo1MsgPendingCallback+0x94>)
 800163a:	6013      	str	r3, [r2, #0]
		Error_Handler();
 800163c:	f000 fc6e 	bl	8001f1c <Error_Handler>
	}
	datacheck = 1;
 8001640:	4b18      	ldr	r3, [pc, #96]	@ (80016a4 <HAL_CAN_RxFifo1MsgPendingCallback+0x98>)
 8001642:	2201      	movs	r2, #1
 8001644:	601a      	str	r2, [r3, #0]
	if ((RxHeader.StdId == 0x446) && (RxHeader.DLC == 4))
 8001646:	4b15      	ldr	r3, [pc, #84]	@ (800169c <HAL_CAN_RxFifo1MsgPendingCallback+0x90>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f240 4246 	movw	r2, #1094	@ 0x446
 800164e:	4293      	cmp	r3, r2
 8001650:	d119      	bne.n	8001686 <HAL_CAN_RxFifo1MsgPendingCallback+0x7a>
 8001652:	4b12      	ldr	r3, [pc, #72]	@ (800169c <HAL_CAN_RxFifo1MsgPendingCallback+0x90>)
 8001654:	691b      	ldr	r3, [r3, #16]
 8001656:	2b04      	cmp	r3, #4
 8001658:	d115      	bne.n	8001686 <HAL_CAN_RxFifo1MsgPendingCallback+0x7a>
	{
		bytes[0] = RxData[0];
 800165a:	4b0f      	ldr	r3, [pc, #60]	@ (8001698 <HAL_CAN_RxFifo1MsgPendingCallback+0x8c>)
 800165c:	781a      	ldrb	r2, [r3, #0]
 800165e:	4b12      	ldr	r3, [pc, #72]	@ (80016a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x9c>)
 8001660:	701a      	strb	r2, [r3, #0]
		bytes[1] = RxData[1];
 8001662:	4b0d      	ldr	r3, [pc, #52]	@ (8001698 <HAL_CAN_RxFifo1MsgPendingCallback+0x8c>)
 8001664:	785a      	ldrb	r2, [r3, #1]
 8001666:	4b10      	ldr	r3, [pc, #64]	@ (80016a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x9c>)
 8001668:	705a      	strb	r2, [r3, #1]
		bytes[2] = RxData[2];
 800166a:	4b0b      	ldr	r3, [pc, #44]	@ (8001698 <HAL_CAN_RxFifo1MsgPendingCallback+0x8c>)
 800166c:	789a      	ldrb	r2, [r3, #2]
 800166e:	4b0e      	ldr	r3, [pc, #56]	@ (80016a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x9c>)
 8001670:	709a      	strb	r2, [r3, #2]
		bytes[3] = RxData[3];
 8001672:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <HAL_CAN_RxFifo1MsgPendingCallback+0x8c>)
 8001674:	78da      	ldrb	r2, [r3, #3]
 8001676:	4b0c      	ldr	r3, [pc, #48]	@ (80016a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x9c>)
 8001678:	70da      	strb	r2, [r3, #3]
		float_final = Bytes2float(bytes);
 800167a:	480b      	ldr	r0, [pc, #44]	@ (80016a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x9c>)
 800167c:	f000 fc34 	bl	8001ee8 <_Z11Bytes2floatPh>
 8001680:	4603      	mov	r3, r0
 8001682:	4a0a      	ldr	r2, [pc, #40]	@ (80016ac <HAL_CAN_RxFifo1MsgPendingCallback+0xa0>)
 8001684:	6013      	str	r3, [r2, #0]
	}
	count2++;
 8001686:	4b0a      	ldr	r3, [pc, #40]	@ (80016b0 <HAL_CAN_RxFifo1MsgPendingCallback+0xa4>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	3301      	adds	r3, #1
 800168c:	4a08      	ldr	r2, [pc, #32]	@ (80016b0 <HAL_CAN_RxFifo1MsgPendingCallback+0xa4>)
 800168e:	6013      	str	r3, [r2, #0]
}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	200004a8 	.word	0x200004a8
 800169c:	2000048c 	.word	0x2000048c
 80016a0:	200004bc 	.word	0x200004bc
 80016a4:	200004b0 	.word	0x200004b0
 80016a8:	200004b4 	.word	0x200004b4
 80016ac:	200004b8 	.word	0x200004b8
 80016b0:	200004c0 	.word	0x200004c0
 80016b4:	00000000 	.word	0x00000000

080016b8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 80016bc:	f000 ffb2 	bl	8002624 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80016c0:	f000 f8c8 	bl	8001854 <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80016c4:	f000 fb12 	bl	8001cec <_ZL12MX_GPIO_Initv>
	MX_SPI1_Init();
 80016c8:	f000 f9d8 	bl	8001a7c <_ZL12MX_SPI1_Initv>
	MX_DMA_Init();
 80016cc:	f000 faf0 	bl	8001cb0 <_ZL11MX_DMA_Initv>
	MX_USART1_UART_Init();
 80016d0:	f000 fabe 	bl	8001c50 <_ZL19MX_USART1_UART_Initv>
	MX_ADC1_Init();
 80016d4:	f000 f928 	bl	8001928 <_ZL12MX_ADC1_Initv>
	MX_TIM2_Init();
 80016d8:	f000 fa0c 	bl	8001af4 <_ZL12MX_TIM2_Initv>
	MX_CAN_Init();
 80016dc:	f000 f994 	bl	8001a08 <_ZL11MX_CAN_Initv>
	/* USER CODE BEGIN 2 */

	//Delay SETUP
	DWT_Init();
 80016e0:	f000 fb88 	bl	8001df4 <_ZL8DWT_Initv>

	//Timer Interrupt tim2,tim4

	HAL_TIM_Base_Start_IT(&htim4);
 80016e4:	4840      	ldr	r0, [pc, #256]	@ (80017e8 <main+0x130>)
 80016e6:	f003 fddf 	bl	80052a8 <HAL_TIM_Base_Start_IT>

	//Driver SETUP
	voltage_sensor_align = 3; // aligning voltage [V]
 80016ea:	4b40      	ldr	r3, [pc, #256]	@ (80017ec <main+0x134>)
 80016ec:	4a40      	ldr	r2, [pc, #256]	@ (80017f0 <main+0x138>)
 80016ee:	601a      	str	r2, [r3, #0]
	velocity_index_search = 3; // index search velocity [rad/s]
 80016f0:	4b40      	ldr	r3, [pc, #256]	@ (80017f4 <main+0x13c>)
 80016f2:	4a3f      	ldr	r2, [pc, #252]	@ (80017f0 <main+0x138>)
 80016f4:	601a      	str	r2, [r3, #0]

	voltage_power_supply = 24.0;
 80016f6:	4b40      	ldr	r3, [pc, #256]	@ (80017f8 <main+0x140>)
 80016f8:	4a40      	ldr	r2, [pc, #256]	@ (80017fc <main+0x144>)
 80016fa:	601a      	str	r2, [r3, #0]

	voltage_limit = 24.0;
 80016fc:	4b40      	ldr	r3, [pc, #256]	@ (8001800 <main+0x148>)
 80016fe:	4a3f      	ldr	r2, [pc, #252]	@ (80017fc <main+0x144>)
 8001700:	601a      	str	r2, [r3, #0]
	current_limit = 20.0;		// current_sp maximum
 8001702:	4b40      	ldr	r3, [pc, #256]	@ (8001804 <main+0x14c>)
 8001704:	4a40      	ldr	r2, [pc, #256]	@ (8001808 <main+0x150>)
 8001706:	601a      	str	r2, [r3, #0]
	velocity_limit = 20.0;       // maximal velocity of the position control
 8001708:	4b40      	ldr	r3, [pc, #256]	@ (800180c <main+0x154>)
 800170a:	4a3f      	ldr	r2, [pc, #252]	@ (8001808 <main+0x150>)
 800170c:	601a      	str	r2, [r3, #0]
//	PID_current_q_s.output_ramp = 1000.0;
//	PID_current_q_s.limit = voltage_limit;



	PID_haptic_s.P = 40.0;
 800170e:	4b40      	ldr	r3, [pc, #256]	@ (8001810 <main+0x158>)
 8001710:	4a40      	ldr	r2, [pc, #256]	@ (8001814 <main+0x15c>)
 8001712:	61da      	str	r2, [r3, #28]
	PID_haptic_s.I = 0.1;
 8001714:	4b3e      	ldr	r3, [pc, #248]	@ (8001810 <main+0x158>)
 8001716:	4a40      	ldr	r2, [pc, #256]	@ (8001818 <main+0x160>)
 8001718:	621a      	str	r2, [r3, #32]
	PID_haptic_s.D = 0.4;
 800171a:	4b3d      	ldr	r3, [pc, #244]	@ (8001810 <main+0x158>)
 800171c:	4a3f      	ldr	r2, [pc, #252]	@ (800181c <main+0x164>)
 800171e:	625a      	str	r2, [r3, #36]	@ 0x24
	PID_haptic_s.output_ramp = 0;
 8001720:	4b3b      	ldr	r3, [pc, #236]	@ (8001810 <main+0x158>)
 8001722:	f04f 0200 	mov.w	r2, #0
 8001726:	615a      	str	r2, [r3, #20]
	PID_haptic_s.limit = velocity_limit;
 8001728:	4b38      	ldr	r3, [pc, #224]	@ (800180c <main+0x154>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a38      	ldr	r2, [pc, #224]	@ (8001810 <main+0x158>)
 800172e:	6193      	str	r3, [r2, #24]
	passivity_gain = 0.2f;
 8001730:	4b3b      	ldr	r3, [pc, #236]	@ (8001820 <main+0x168>)
 8001732:	4a3c      	ldr	r2, [pc, #240]	@ (8001824 <main+0x16c>)
 8001734:	601a      	str	r2, [r3, #0]

	//SPI SETUP
	simpleFOC.MagneticSensorSPI_init();
 8001736:	483c      	ldr	r0, [pc, #240]	@ (8001828 <main+0x170>)
 8001738:	f7ff fd2e 	bl	8001198 <_ZN9simpleFOC22MagneticSensorSPI_initEv>
	//POSITION SENSOR SETUP
	simpleFOC.Sensor_init();
 800173c:	483a      	ldr	r0, [pc, #232]	@ (8001828 <main+0x170>)
 800173e:	f7ff fd67 	bl	8001210 <_ZN9simpleFOC11Sensor_initEv>

	//CURRENT SENSE SETUP
	HAL_ADC_Start_DMA(&hadc1, adcResultDMA, 3);
 8001742:	2203      	movs	r2, #3
 8001744:	4939      	ldr	r1, [pc, #228]	@ (800182c <main+0x174>)
 8001746:	483a      	ldr	r0, [pc, #232]	@ (8001830 <main+0x178>)
 8001748:	f001 f8ca 	bl	80028e0 <HAL_ADC_Start_DMA>
//	initCurrentsense(CurrentSense_resistance, CurrentSense_gain);
//  calibrateOffsets();

	//PWM SETUP
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);    //pinMode
 800174c:	2100      	movs	r1, #0
 800174e:	4839      	ldr	r0, [pc, #228]	@ (8001834 <main+0x17c>)
 8001750:	f003 fe54 	bl	80053fc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);	//pinMode
 8001754:	2104      	movs	r1, #4
 8001756:	4837      	ldr	r0, [pc, #220]	@ (8001834 <main+0x17c>)
 8001758:	f003 fe50 	bl	80053fc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);	//pinMode
 800175c:	2108      	movs	r1, #8
 800175e:	4835      	ldr	r0, [pc, #212]	@ (8001834 <main+0x17c>)
 8001760:	f003 fe4c 	bl	80053fc <HAL_TIM_PWM_Start>

	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_SET);  // Enable
 8001764:	2201      	movs	r2, #1
 8001766:	2120      	movs	r1, #32
 8001768:	4833      	ldr	r0, [pc, #204]	@ (8001838 <main+0x180>)
 800176a:	f002 fd99 	bl	80042a0 <HAL_GPIO_WritePin>
//	initFOC(zero_electric_angle, CW); //M1 3.85949397
	//1.98957574+1.98957574+1.98420465
//	initFOC(zero_electric_angle, UNKNOWN); //Not yet calibrate find the best init value

	//CAN SETUP ID: 0x103
	CAN_init_103();
 800176e:	f000 fb6d 	bl	8001e4c <_Z12CAN_init_103v>
	t1 = micros();
 8001772:	f000 fb55 	bl	8001e20 <_ZL6microsv>
 8001776:	4603      	mov	r3, r0
 8001778:	4a30      	ldr	r2, [pc, #192]	@ (800183c <main+0x184>)
 800177a:	6013      	str	r3, [r2, #0]
	t2 = micros();
 800177c:	f000 fb50 	bl	8001e20 <_ZL6microsv>
 8001780:	4603      	mov	r3, r0
 8001782:	4a2f      	ldr	r2, [pc, #188]	@ (8001840 <main+0x188>)
 8001784:	6013      	str	r3, [r2, #0]
//	  LPF_current_q_s = LowPassFilter(LPF_current_q_s);
//	  sprintf(MSG, "%.3f,%.3f,%.3f \n",sensortest.a,sensortest.b,sensortest.c);
//	  HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);

		//Position sensor testing
	    simpleFOC.updateSensor();
 8001786:	4828      	ldr	r0, [pc, #160]	@ (8001828 <main+0x170>)
 8001788:	f7ff fe46 	bl	8001418 <_ZN9simpleFOC12updateSensorEv>
//				t2 = micros();
//				move_angle(0.0f); 	//161 us --> 112 us
//				loopFOC(); 			//1190us --> 495 us
//			}
//		}
		t5 = micros() - t4;
 800178c:	f000 fb48 	bl	8001e20 <_ZL6microsv>
 8001790:	4602      	mov	r2, r0
 8001792:	4b2c      	ldr	r3, [pc, #176]	@ (8001844 <main+0x18c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	4a2b      	ldr	r2, [pc, #172]	@ (8001848 <main+0x190>)
 800179a:	6013      	str	r3, [r2, #0]
		t4 = micros();
 800179c:	f000 fb40 	bl	8001e20 <_ZL6microsv>
 80017a0:	4603      	mov	r3, r0
 80017a2:	4a28      	ldr	r2, [pc, #160]	@ (8001844 <main+0x18c>)
 80017a4:	6013      	str	r3, [r2, #0]
		loop_freq = 1.0 / (t5 * 1e-6);
 80017a6:	4b28      	ldr	r3, [pc, #160]	@ (8001848 <main+0x190>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7fe fe1a 	bl	80003e4 <__aeabi_ui2d>
 80017b0:	a30b      	add	r3, pc, #44	@ (adr r3, 80017e0 <main+0x128>)
 80017b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b6:	f7fe fe8f 	bl	80004d8 <__aeabi_dmul>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	f04f 0000 	mov.w	r0, #0
 80017c2:	4922      	ldr	r1, [pc, #136]	@ (800184c <main+0x194>)
 80017c4:	f7fe ffb2 	bl	800072c <__aeabi_ddiv>
 80017c8:	4602      	mov	r2, r0
 80017ca:	460b      	mov	r3, r1
 80017cc:	4610      	mov	r0, r2
 80017ce:	4619      	mov	r1, r3
 80017d0:	f7ff f95a 	bl	8000a88 <__aeabi_d2f>
 80017d4:	4603      	mov	r3, r0
 80017d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001850 <main+0x198>)
 80017d8:	6013      	str	r3, [r2, #0]
	    simpleFOC.updateSensor();
 80017da:	bf00      	nop
 80017dc:	e7d3      	b.n	8001786 <main+0xce>
 80017de:	bf00      	nop
 80017e0:	a0b5ed8d 	.word	0xa0b5ed8d
 80017e4:	3eb0c6f7 	.word	0x3eb0c6f7
 80017e8:	20000398 	.word	0x20000398
 80017ec:	2000045c 	.word	0x2000045c
 80017f0:	40400000 	.word	0x40400000
 80017f4:	20000460 	.word	0x20000460
 80017f8:	20000464 	.word	0x20000464
 80017fc:	41c00000 	.word	0x41c00000
 8001800:	20000468 	.word	0x20000468
 8001804:	2000046c 	.word	0x2000046c
 8001808:	41a00000 	.word	0x41a00000
 800180c:	20000470 	.word	0x20000470
 8001810:	20000430 	.word	0x20000430
 8001814:	42200000 	.word	0x42200000
 8001818:	3dcccccd 	.word	0x3dcccccd
 800181c:	3ecccccd 	.word	0x3ecccccd
 8001820:	20000458 	.word	0x20000458
 8001824:	3e4ccccd 	.word	0x3e4ccccd
 8001828:	20000214 	.word	0x20000214
 800182c:	20000424 	.word	0x20000424
 8001830:	2000025c 	.word	0x2000025c
 8001834:	20000350 	.word	0x20000350
 8001838:	40010c00 	.word	0x40010c00
 800183c:	200004c4 	.word	0x200004c4
 8001840:	200004c8 	.word	0x200004c8
 8001844:	200004cc 	.word	0x200004cc
 8001848:	200004d0 	.word	0x200004d0
 800184c:	3ff00000 	.word	0x3ff00000
 8001850:	200004d4 	.word	0x200004d4

08001854 <_Z18SystemClock_Configv>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001854:	b580      	push	{r7, lr}
 8001856:	b094      	sub	sp, #80	@ 0x50
 8001858:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800185a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800185e:	2228      	movs	r2, #40	@ 0x28
 8001860:	2100      	movs	r1, #0
 8001862:	4618      	mov	r0, r3
 8001864:	f006 f8bc 	bl	80079e0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	605a      	str	r2, [r3, #4]
 8001872:	609a      	str	r2, [r3, #8]
 8001874:	60da      	str	r2, [r3, #12]
 8001876:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001878:	1d3b      	adds	r3, r7, #4
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]
 8001882:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001884:	2301      	movs	r3, #1
 8001886:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001888:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800188c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800188e:	2300      	movs	r3, #0
 8001890:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001892:	2301      	movs	r3, #1
 8001894:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001896:	2302      	movs	r3, #2
 8001898:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800189a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800189e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018a0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80018a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80018a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018aa:	4618      	mov	r0, r3
 80018ac:	f002 fd10 	bl	80042d0 <HAL_RCC_OscConfig>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	bf14      	ite	ne
 80018b6:	2301      	movne	r3, #1
 80018b8:	2300      	moveq	r3, #0
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <_Z18SystemClock_Configv+0x70>
		Error_Handler();
 80018c0:	f000 fb2c 	bl	8001f1c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80018c4:	230f      	movs	r3, #15
 80018c6:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018c8:	2302      	movs	r3, #2
 80018ca:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018cc:	2300      	movs	r3, #0
 80018ce:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018d4:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018d6:	2300      	movs	r3, #0
 80018d8:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80018da:	f107 0314 	add.w	r3, r7, #20
 80018de:	2102      	movs	r1, #2
 80018e0:	4618      	mov	r0, r3
 80018e2:	f002 ff77 	bl	80047d4 <HAL_RCC_ClockConfig>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	bf14      	ite	ne
 80018ec:	2301      	movne	r3, #1
 80018ee:	2300      	moveq	r3, #0
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <_Z18SystemClock_Configv+0xa6>
		Error_Handler();
 80018f6:	f000 fb11 	bl	8001f1c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80018fa:	2302      	movs	r3, #2
 80018fc:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80018fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001902:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	4618      	mov	r0, r3
 8001908:	f003 f8fc 	bl	8004b04 <HAL_RCCEx_PeriphCLKConfig>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	bf14      	ite	ne
 8001912:	2301      	movne	r3, #1
 8001914:	2300      	moveq	r3, #0
 8001916:	b2db      	uxtb	r3, r3
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <_Z18SystemClock_Configv+0xcc>
		Error_Handler();
 800191c:	f000 fafe 	bl	8001f1c <Error_Handler>
	}
}
 8001920:	bf00      	nop
 8001922:	3750      	adds	r7, #80	@ 0x50
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <_ZL12MX_ADC1_Initv>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800192e:	1d3b      	adds	r3, r7, #4
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Common config
	 */
	hadc1.Instance = ADC1;
 8001938:	4b31      	ldr	r3, [pc, #196]	@ (8001a00 <_ZL12MX_ADC1_Initv+0xd8>)
 800193a:	4a32      	ldr	r2, [pc, #200]	@ (8001a04 <_ZL12MX_ADC1_Initv+0xdc>)
 800193c:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800193e:	4b30      	ldr	r3, [pc, #192]	@ (8001a00 <_ZL12MX_ADC1_Initv+0xd8>)
 8001940:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001944:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8001946:	4b2e      	ldr	r3, [pc, #184]	@ (8001a00 <_ZL12MX_ADC1_Initv+0xd8>)
 8001948:	2201      	movs	r2, #1
 800194a:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800194c:	4b2c      	ldr	r3, [pc, #176]	@ (8001a00 <_ZL12MX_ADC1_Initv+0xd8>)
 800194e:	2200      	movs	r2, #0
 8001950:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001952:	4b2b      	ldr	r3, [pc, #172]	@ (8001a00 <_ZL12MX_ADC1_Initv+0xd8>)
 8001954:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001958:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800195a:	4b29      	ldr	r3, [pc, #164]	@ (8001a00 <_ZL12MX_ADC1_Initv+0xd8>)
 800195c:	2200      	movs	r2, #0
 800195e:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 3;
 8001960:	4b27      	ldr	r3, [pc, #156]	@ (8001a00 <_ZL12MX_ADC1_Initv+0xd8>)
 8001962:	2203      	movs	r2, #3
 8001964:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001966:	4826      	ldr	r0, [pc, #152]	@ (8001a00 <_ZL12MX_ADC1_Initv+0xd8>)
 8001968:	f000 fee2 	bl	8002730 <HAL_ADC_Init>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	bf14      	ite	ne
 8001972:	2301      	movne	r3, #1
 8001974:	2300      	moveq	r3, #0
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <_ZL12MX_ADC1_Initv+0x58>
		Error_Handler();
 800197c:	f000 face 	bl	8001f1c <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8001980:	2303      	movs	r3, #3
 8001982:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001984:	2301      	movs	r3, #1
 8001986:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001988:	2307      	movs	r3, #7
 800198a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800198c:	1d3b      	adds	r3, r7, #4
 800198e:	4619      	mov	r1, r3
 8001990:	481b      	ldr	r0, [pc, #108]	@ (8001a00 <_ZL12MX_ADC1_Initv+0xd8>)
 8001992:	f001 f89f 	bl	8002ad4 <HAL_ADC_ConfigChannel>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	bf14      	ite	ne
 800199c:	2301      	movne	r3, #1
 800199e:	2300      	moveq	r3, #0
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <_ZL12MX_ADC1_Initv+0x82>
		Error_Handler();
 80019a6:	f000 fab9 	bl	8001f1c <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_8;
 80019aa:	2308      	movs	r3, #8
 80019ac:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 80019ae:	2302      	movs	r3, #2
 80019b0:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80019b2:	1d3b      	adds	r3, r7, #4
 80019b4:	4619      	mov	r1, r3
 80019b6:	4812      	ldr	r0, [pc, #72]	@ (8001a00 <_ZL12MX_ADC1_Initv+0xd8>)
 80019b8:	f001 f88c 	bl	8002ad4 <HAL_ADC_ConfigChannel>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	bf14      	ite	ne
 80019c2:	2301      	movne	r3, #1
 80019c4:	2300      	moveq	r3, #0
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <_ZL12MX_ADC1_Initv+0xa8>
		Error_Handler();
 80019cc:	f000 faa6 	bl	8001f1c <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 80019d0:	2309      	movs	r3, #9
 80019d2:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_3;
 80019d4:	2303      	movs	r3, #3
 80019d6:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80019d8:	1d3b      	adds	r3, r7, #4
 80019da:	4619      	mov	r1, r3
 80019dc:	4808      	ldr	r0, [pc, #32]	@ (8001a00 <_ZL12MX_ADC1_Initv+0xd8>)
 80019de:	f001 f879 	bl	8002ad4 <HAL_ADC_ConfigChannel>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	bf14      	ite	ne
 80019e8:	2301      	movne	r3, #1
 80019ea:	2300      	moveq	r3, #0
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <_ZL12MX_ADC1_Initv+0xce>
		Error_Handler();
 80019f2:	f000 fa93 	bl	8001f1c <Error_Handler>
	/* USER CODE BEGIN ADC1_Init 2 */

	//DRV8323RH Unity Gain Bandwidth = 1MHz
	/* USER CODE END ADC1_Init 2 */

}
 80019f6:	bf00      	nop
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	2000025c 	.word	0x2000025c
 8001a04:	40012400 	.word	0x40012400

08001a08 <_ZL11MX_CAN_Initv>:
/**
 * @brief CAN Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN_Init(void) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
	/* USER CODE END CAN_Init 0 */

	/* USER CODE BEGIN CAN_Init 1 */

	/* USER CODE END CAN_Init 1 */
	hcan.Instance = CAN1;
 8001a0c:	4b19      	ldr	r3, [pc, #100]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a0e:	4a1a      	ldr	r2, [pc, #104]	@ (8001a78 <_ZL11MX_CAN_Initv+0x70>)
 8001a10:	601a      	str	r2, [r3, #0]
	hcan.Init.Prescaler = 6;
 8001a12:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a14:	2206      	movs	r2, #6
 8001a16:	605a      	str	r2, [r3, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 8001a18:	4b16      	ldr	r3, [pc, #88]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	609a      	str	r2, [r3, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a1e:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_10TQ;
 8001a24:	4b13      	ldr	r3, [pc, #76]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a26:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8001a2a:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001a2c:	4b11      	ldr	r3, [pc, #68]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	615a      	str	r2, [r3, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 8001a32:	4b10      	ldr	r3, [pc, #64]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = ENABLE;
 8001a38:	4b0e      	ldr	r3, [pc, #56]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 8001a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = ENABLE;
 8001a44:	4b0b      	ldr	r3, [pc, #44]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a46:	2201      	movs	r2, #1
 8001a48:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 8001a4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 8001a50:	4b08      	ldr	r3, [pc, #32]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan) != HAL_OK) {
 8001a56:	4807      	ldr	r0, [pc, #28]	@ (8001a74 <_ZL11MX_CAN_Initv+0x6c>)
 8001a58:	f001 fa35 	bl	8002ec6 <HAL_CAN_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	bf14      	ite	ne
 8001a62:	2301      	movne	r3, #1
 8001a64:	2300      	moveq	r3, #0
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <_ZL11MX_CAN_Initv+0x68>
		Error_Handler();
 8001a6c:	f000 fa56 	bl	8001f1c <Error_Handler>
	}
	/* USER CODE BEGIN CAN_Init 2 */

	/* USER CODE END CAN_Init 2 */

}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200002d0 	.word	0x200002d0
 8001a78:	40006400 	.word	0x40006400

08001a7c <_ZL12MX_SPI1_Initv>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001a80:	4b1a      	ldr	r3, [pc, #104]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001a82:	4a1b      	ldr	r2, [pc, #108]	@ (8001af0 <_ZL12MX_SPI1_Initv+0x74>)
 8001a84:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a86:	4b19      	ldr	r3, [pc, #100]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001a88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a8c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a8e:	4b17      	ldr	r3, [pc, #92]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001a94:	4b15      	ldr	r3, [pc, #84]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001a96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a9a:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a9c:	4b13      	ldr	r3, [pc, #76]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001aa2:	4b12      	ldr	r3, [pc, #72]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001aa8:	4b10      	ldr	r3, [pc, #64]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001aaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001aae:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001ab0:	4b0e      	ldr	r3, [pc, #56]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001ab2:	2228      	movs	r2, #40	@ 0x28
 8001ab4:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001abc:	4b0b      	ldr	r3, [pc, #44]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 8001ac8:	4b08      	ldr	r3, [pc, #32]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001aca:	220a      	movs	r2, #10
 8001acc:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001ace:	4807      	ldr	r0, [pc, #28]	@ (8001aec <_ZL12MX_SPI1_Initv+0x70>)
 8001ad0:	f003 f8ce 	bl	8004c70 <HAL_SPI_Init>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	bf14      	ite	ne
 8001ada:	2301      	movne	r3, #1
 8001adc:	2300      	moveq	r3, #0
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <_ZL12MX_SPI1_Initv+0x6c>
		Error_Handler();
 8001ae4:	f000 fa1a 	bl	8001f1c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001ae8:	bf00      	nop
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	200002f8 	.word	0x200002f8
 8001af0:	40013000 	.word	0x40013000

08001af4 <_ZL12MX_TIM2_Initv>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08e      	sub	sp, #56	@ 0x38
 8001af8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001afa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	605a      	str	r2, [r3, #4]
 8001b04:	609a      	str	r2, [r3, #8]
 8001b06:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b08:	f107 0320 	add.w	r3, r7, #32
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001b12:	1d3b      	adds	r3, r7, #4
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
 8001b20:	615a      	str	r2, [r3, #20]
 8001b22:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001b24:	4b49      	ldr	r3, [pc, #292]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001b26:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b2a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001b2c:	4b47      	ldr	r3, [pc, #284]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001b32:	4b46      	ldr	r3, [pc, #280]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001b34:	2220      	movs	r2, #32
 8001b36:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = ARR_MAX_CA;
 8001b38:	4b44      	ldr	r3, [pc, #272]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001b3a:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 8001b3e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b40:	4b42      	ldr	r3, [pc, #264]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b46:	4b41      	ldr	r3, [pc, #260]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001b48:	2280      	movs	r2, #128	@ 0x80
 8001b4a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001b4c:	483f      	ldr	r0, [pc, #252]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001b4e:	f003 fb5b 	bl	8005208 <HAL_TIM_Base_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	bf14      	ite	ne
 8001b58:	2301      	movne	r3, #1
 8001b5a:	2300      	moveq	r3, #0
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <_ZL12MX_TIM2_Initv+0x72>
		Error_Handler();
 8001b62:	f000 f9db 	bl	8001f1c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001b6c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b70:	4619      	mov	r1, r3
 8001b72:	4836      	ldr	r0, [pc, #216]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001b74:	f003 fda2 	bl	80056bc <HAL_TIM_ConfigClockSource>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	bf14      	ite	ne
 8001b7e:	2301      	movne	r3, #1
 8001b80:	2300      	moveq	r3, #0
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <_ZL12MX_TIM2_Initv+0x98>
		Error_Handler();
 8001b88:	f000 f9c8 	bl	8001f1c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8001b8c:	482f      	ldr	r0, [pc, #188]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001b8e:	f003 fbdd 	bl	800534c <HAL_TIM_PWM_Init>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	bf14      	ite	ne
 8001b98:	2301      	movne	r3, #1
 8001b9a:	2300      	moveq	r3, #0
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <_ZL12MX_TIM2_Initv+0xb2>
		Error_Handler();
 8001ba2:	f000 f9bb 	bl	8001f1c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ba6:	2320      	movs	r3, #32
 8001ba8:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001bae:	f107 0320 	add.w	r3, r7, #32
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4825      	ldr	r0, [pc, #148]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001bb6:	f004 f8e9 	bl	8005d8c <HAL_TIMEx_MasterConfigSynchronization>
 8001bba:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	bf14      	ite	ne
 8001bc0:	2301      	movne	r3, #1
 8001bc2:	2300      	moveq	r3, #0
 8001bc4:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <_ZL12MX_TIM2_Initv+0xda>
		Error_Handler();
 8001bca:	f000 f9a7 	bl	8001f1c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bce:	2360      	movs	r3, #96	@ 0x60
 8001bd0:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 8001bde:	1d3b      	adds	r3, r7, #4
 8001be0:	2200      	movs	r2, #0
 8001be2:	4619      	mov	r1, r3
 8001be4:	4819      	ldr	r0, [pc, #100]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001be6:	f003 fcab 	bl	8005540 <HAL_TIM_PWM_ConfigChannel>
 8001bea:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	bf14      	ite	ne
 8001bf0:	2301      	movne	r3, #1
 8001bf2:	2300      	moveq	r3, #0
 8001bf4:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <_ZL12MX_TIM2_Initv+0x10a>
		Error_Handler();
 8001bfa:	f000 f98f 	bl	8001f1c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8001bfe:	1d3b      	adds	r3, r7, #4
 8001c00:	2204      	movs	r2, #4
 8001c02:	4619      	mov	r1, r3
 8001c04:	4811      	ldr	r0, [pc, #68]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001c06:	f003 fc9b 	bl	8005540 <HAL_TIM_PWM_ConfigChannel>
 8001c0a:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	bf14      	ite	ne
 8001c10:	2301      	movne	r3, #1
 8001c12:	2300      	moveq	r3, #0
 8001c14:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <_ZL12MX_TIM2_Initv+0x12a>
		Error_Handler();
 8001c1a:	f000 f97f 	bl	8001f1c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8001c1e:	1d3b      	adds	r3, r7, #4
 8001c20:	2208      	movs	r2, #8
 8001c22:	4619      	mov	r1, r3
 8001c24:	4809      	ldr	r0, [pc, #36]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001c26:	f003 fc8b 	bl	8005540 <HAL_TIM_PWM_ConfigChannel>
 8001c2a:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	bf14      	ite	ne
 8001c30:	2301      	movne	r3, #1
 8001c32:	2300      	moveq	r3, #0
 8001c34:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <_ZL12MX_TIM2_Initv+0x14a>
		Error_Handler();
 8001c3a:	f000 f96f 	bl	8001f1c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8001c3e:	4803      	ldr	r0, [pc, #12]	@ (8001c4c <_ZL12MX_TIM2_Initv+0x158>)
 8001c40:	f000 fb28 	bl	8002294 <HAL_TIM_MspPostInit>

}
 8001c44:	bf00      	nop
 8001c46:	3738      	adds	r7, #56	@ 0x38
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	20000350 	.word	0x20000350

08001c50 <_ZL19MX_USART1_UART_Initv>:

static void MX_USART1_UART_Init(void) {
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001c54:	4b13      	ldr	r3, [pc, #76]	@ (8001ca4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c56:	4a14      	ldr	r2, [pc, #80]	@ (8001ca8 <_ZL19MX_USART1_UART_Initv+0x58>)
 8001c58:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 2000000;
 8001c5a:	4b12      	ldr	r3, [pc, #72]	@ (8001ca4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c5c:	4a13      	ldr	r2, [pc, #76]	@ (8001cac <_ZL19MX_USART1_UART_Initv+0x5c>)
 8001c5e:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c60:	4b10      	ldr	r3, [pc, #64]	@ (8001ca4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001c66:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001c72:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c74:	220c      	movs	r2, #12
 8001c76:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c78:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ca4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001c84:	4807      	ldr	r0, [pc, #28]	@ (8001ca4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c86:	f004 f8df 	bl	8005e48 <HAL_UART_Init>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	bf14      	ite	ne
 8001c90:	2301      	movne	r3, #1
 8001c92:	2300      	moveq	r3, #0
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <_ZL19MX_USART1_UART_Initv+0x4e>
		Error_Handler();
 8001c9a:	f000 f93f 	bl	8001f1c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	200003e0 	.word	0x200003e0
 8001ca8:	40013800 	.word	0x40013800
 8001cac:	001e8480 	.word	0x001e8480

08001cb0 <_ZL11MX_DMA_Initv>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce8 <_ZL11MX_DMA_Initv+0x38>)
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	4a0b      	ldr	r2, [pc, #44]	@ (8001ce8 <_ZL11MX_DMA_Initv+0x38>)
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	6153      	str	r3, [r2, #20]
 8001cc2:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <_ZL11MX_DMA_Initv+0x38>)
 8001cc4:	695b      	ldr	r3, [r3, #20]
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	607b      	str	r3, [r7, #4]
 8001ccc:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	200b      	movs	r0, #11
 8001cd4:	f001 ff3b 	bl	8003b4e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001cd8:	200b      	movs	r0, #11
 8001cda:	f001 ff54 	bl	8003b86 <HAL_NVIC_EnableIRQ>

}
 8001cde:	bf00      	nop
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40021000 	.word	0x40021000

08001cec <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b088      	sub	sp, #32
 8001cf0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001cf2:	f107 0310 	add.w	r3, r7, #16
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]
 8001cfc:	609a      	str	r2, [r3, #8]
 8001cfe:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001d00:	4b38      	ldr	r3, [pc, #224]	@ (8001de4 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	4a37      	ldr	r2, [pc, #220]	@ (8001de4 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d06:	f043 0310 	orr.w	r3, r3, #16
 8001d0a:	6193      	str	r3, [r2, #24]
 8001d0c:	4b35      	ldr	r3, [pc, #212]	@ (8001de4 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	f003 0310 	and.w	r3, r3, #16
 8001d14:	60fb      	str	r3, [r7, #12]
 8001d16:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001d18:	4b32      	ldr	r3, [pc, #200]	@ (8001de4 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	4a31      	ldr	r2, [pc, #196]	@ (8001de4 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d1e:	f043 0320 	orr.w	r3, r3, #32
 8001d22:	6193      	str	r3, [r2, #24]
 8001d24:	4b2f      	ldr	r3, [pc, #188]	@ (8001de4 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	f003 0320 	and.w	r3, r3, #32
 8001d2c:	60bb      	str	r3, [r7, #8]
 8001d2e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001d30:	4b2c      	ldr	r3, [pc, #176]	@ (8001de4 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	4a2b      	ldr	r2, [pc, #172]	@ (8001de4 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d36:	f043 0304 	orr.w	r3, r3, #4
 8001d3a:	6193      	str	r3, [r2, #24]
 8001d3c:	4b29      	ldr	r3, [pc, #164]	@ (8001de4 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	f003 0304 	and.w	r3, r3, #4
 8001d44:	607b      	str	r3, [r7, #4]
 8001d46:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001d48:	4b26      	ldr	r3, [pc, #152]	@ (8001de4 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	4a25      	ldr	r2, [pc, #148]	@ (8001de4 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d4e:	f043 0308 	orr.w	r3, r3, #8
 8001d52:	6193      	str	r3, [r2, #24]
 8001d54:	4b23      	ldr	r3, [pc, #140]	@ (8001de4 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	f003 0308 	and.w	r3, r3, #8
 8001d5c:	603b      	str	r3, [r7, #0]
 8001d5e:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d60:	2200      	movs	r2, #0
 8001d62:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d66:	4820      	ldr	r0, [pc, #128]	@ (8001de8 <_ZL12MX_GPIO_Initv+0xfc>)
 8001d68:	f002 fa9a 	bl	80042a0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	2110      	movs	r1, #16
 8001d70:	481e      	ldr	r0, [pc, #120]	@ (8001dec <_ZL12MX_GPIO_Initv+0x100>)
 8001d72:	f002 fa95 	bl	80042a0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12 | EN_Pin, GPIO_PIN_RESET);
 8001d76:	2200      	movs	r2, #0
 8001d78:	f44f 5181 	mov.w	r1, #4128	@ 0x1020
 8001d7c:	481c      	ldr	r0, [pc, #112]	@ (8001df0 <_ZL12MX_GPIO_Initv+0x104>)
 8001d7e:	f002 fa8f 	bl	80042a0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d82:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d86:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d90:	2302      	movs	r3, #2
 8001d92:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d94:	f107 0310 	add.w	r3, r7, #16
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4813      	ldr	r0, [pc, #76]	@ (8001de8 <_ZL12MX_GPIO_Initv+0xfc>)
 8001d9c:	f002 f8fc 	bl	8003f98 <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI1_NSS_Pin */
	GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 8001da0:	2310      	movs	r3, #16
 8001da2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da4:	2301      	movs	r3, #1
 8001da6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dac:	2302      	movs	r3, #2
 8001dae:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 8001db0:	f107 0310 	add.w	r3, r7, #16
 8001db4:	4619      	mov	r1, r3
 8001db6:	480d      	ldr	r0, [pc, #52]	@ (8001dec <_ZL12MX_GPIO_Initv+0x100>)
 8001db8:	f002 f8ee 	bl	8003f98 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB12 EN_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | EN_Pin;
 8001dbc:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 8001dc0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dca:	2302      	movs	r3, #2
 8001dcc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dce:	f107 0310 	add.w	r3, r7, #16
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4806      	ldr	r0, [pc, #24]	@ (8001df0 <_ZL12MX_GPIO_Initv+0x104>)
 8001dd6:	f002 f8df 	bl	8003f98 <HAL_GPIO_Init>

}
 8001dda:	bf00      	nop
 8001ddc:	3720      	adds	r7, #32
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	40021000 	.word	0x40021000
 8001de8:	40011000 	.word	0x40011000
 8001dec:	40010800 	.word	0x40010800
 8001df0:	40010c00 	.word	0x40010c00

08001df4 <_ZL8DWT_Initv>:

/* USER CODE BEGIN 4 */

//Delay function
__STATIC_INLINE void DWT_Init(void) {
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001df8:	4b07      	ldr	r3, [pc, #28]	@ (8001e18 <_ZL8DWT_Initv+0x24>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	4a06      	ldr	r2, [pc, #24]	@ (8001e18 <_ZL8DWT_Initv+0x24>)
 8001dfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e02:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;  // Data watchpoint trigger(DWT)
 8001e04:	4b05      	ldr	r3, [pc, #20]	@ (8001e1c <_ZL8DWT_Initv+0x28>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a04      	ldr	r2, [pc, #16]	@ (8001e1c <_ZL8DWT_Initv+0x28>)
 8001e0a:	f043 0301 	orr.w	r3, r3, #1
 8001e0e:	6013      	str	r3, [r2, #0]
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr
 8001e18:	e000edf0 	.word	0xe000edf0
 8001e1c:	e0001000 	.word	0xe0001000

08001e20 <_ZL6microsv>:
	DWT->CYCCNT = 0U;
	while (DWT->CYCCNT < us_count_tic)
		;
}

__STATIC_INLINE uint32_t micros(void) {
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
	return DWT->CYCCNT / (SystemCoreClock / 1000000U);
 8001e24:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <_ZL6microsv+0x20>)
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	4b06      	ldr	r3, [pc, #24]	@ (8001e44 <_ZL6microsv+0x24>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4906      	ldr	r1, [pc, #24]	@ (8001e48 <_ZL6microsv+0x28>)
 8001e2e:	fba1 1303 	umull	r1, r3, r1, r3
 8001e32:	0c9b      	lsrs	r3, r3, #18
 8001e34:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr
 8001e40:	e0001000 	.word	0xe0001000
 8001e44:	20000014 	.word	0x20000014
 8001e48:	431bde83 	.word	0x431bde83

08001e4c <_Z12CAN_init_103v>:
	TxHeader.DLC = 4;  // data length
	TxHeader.IDE = CAN_ID_STD;
	TxHeader.RTR = CAN_RTR_DATA;
	TxHeader.StdId = 0x446;  // ID
}
void CAN_init_103() {
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b08a      	sub	sp, #40	@ 0x28
 8001e50:	af00      	add	r7, sp, #0
	if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8001e52:	4823      	ldr	r0, [pc, #140]	@ (8001ee0 <_Z12CAN_init_103v+0x94>)
 8001e54:	f001 f9fb 	bl	800324e <HAL_CAN_Start>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	bf14      	ite	ne
 8001e5e:	2301      	movne	r3, #1
 8001e60:	2300      	moveq	r3, #0
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <_Z12CAN_init_103v+0x20>
		Error_Handler();
 8001e68:	f000 f858 	bl	8001f1c <Error_Handler>
	}

	CAN_FilterTypeDef canfilterconfig;
	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 0; // which filter bank to use from the assigned ones
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8001e74:	2301      	movs	r3, #1
 8001e76:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0x446 << 5;
 8001e78:	f648 03c0 	movw	r3, #35008	@ 0x88c0
 8001e7c:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0x0000;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMaskIdHigh = 0x446 << 5;
 8001e82:	f648 03c0 	movw	r3, #35008	@ 0x88c0
 8001e86:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001e90:	2301      	movs	r3, #1
 8001e92:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 10; // doesn't matter in single can controllers
 8001e94:	230a      	movs	r3, #10
 8001e96:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_CAN_ConfigFilter(&hcan, &canfilterconfig) != HAL_OK) {
 8001e98:	463b      	mov	r3, r7
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4810      	ldr	r0, [pc, #64]	@ (8001ee0 <_Z12CAN_init_103v+0x94>)
 8001e9e:	f001 f90d 	bl	80030bc <HAL_CAN_ConfigFilter>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	bf14      	ite	ne
 8001ea8:	2301      	movne	r3, #1
 8001eaa:	2300      	moveq	r3, #0
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <_Z12CAN_init_103v+0x6a>
		Error_Handler();
 8001eb2:	f000 f833 	bl	8001f1c <Error_Handler>
	}

	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
 8001eb6:	2110      	movs	r1, #16
 8001eb8:	4809      	ldr	r0, [pc, #36]	@ (8001ee0 <_Z12CAN_init_103v+0x94>)
 8001eba:	f001 fb1d 	bl	80034f8 <HAL_CAN_ActivateNotification>

	TxHeader.DLC = 4;  // data length
 8001ebe:	4b09      	ldr	r3, [pc, #36]	@ (8001ee4 <_Z12CAN_init_103v+0x98>)
 8001ec0:	2204      	movs	r2, #4
 8001ec2:	611a      	str	r2, [r3, #16]
	TxHeader.IDE = CAN_ID_STD;
 8001ec4:	4b07      	ldr	r3, [pc, #28]	@ (8001ee4 <_Z12CAN_init_103v+0x98>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 8001eca:	4b06      	ldr	r3, [pc, #24]	@ (8001ee4 <_Z12CAN_init_103v+0x98>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	60da      	str	r2, [r3, #12]
	TxHeader.StdId = 0x103;  // ID
 8001ed0:	4b04      	ldr	r3, [pc, #16]	@ (8001ee4 <_Z12CAN_init_103v+0x98>)
 8001ed2:	f240 1203 	movw	r2, #259	@ 0x103
 8001ed6:	601a      	str	r2, [r3, #0]
}
 8001ed8:	bf00      	nop
 8001eda:	3728      	adds	r7, #40	@ 0x28
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	200002d0 	.word	0x200002d0
 8001ee4:	20000474 	.word	0x20000474

08001ee8 <_Z11Bytes2floatPh>:
	u.float_variable = val;
	// Assign bytes to input array
	memcpy(bytes_array, u.temp_array, 4);
}

float Bytes2float(uint8_t *bytes_array) {
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
	uint8_t temp_array[4] = { bytes_array[0], bytes_array[1], bytes_array[2],
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	781b      	ldrb	r3, [r3, #0]
			bytes_array[3] };
 8001ef4:	723b      	strb	r3, [r7, #8]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	785b      	ldrb	r3, [r3, #1]
 8001efa:	727b      	strb	r3, [r7, #9]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	789b      	ldrb	r3, [r3, #2]
 8001f00:	72bb      	strb	r3, [r7, #10]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	78db      	ldrb	r3, [r3, #3]
 8001f06:	72fb      	strb	r3, [r7, #11]
	float f = *(float*) &temp_array;
 8001f08:	f107 0308 	add.w	r3, r7, #8
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	60fb      	str	r3, [r7, #12]
	return f;
 8001f10:	68fb      	ldr	r3, [r7, #12]
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3714      	adds	r7, #20
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bc80      	pop	{r7}
 8001f1a:	4770      	bx	lr

08001f1c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f20:	b672      	cpsid	i
}
 8001f22:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001f24:	bf00      	nop
 8001f26:	e7fd      	b.n	8001f24 <Error_Handler+0x8>

08001f28 <_Z41__static_initialization_and_destruction_0ii>:
	}
	/* USER CODE END Error_Handler_Debug */
}
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d107      	bne.n	8001f48 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d102      	bne.n	8001f48 <_Z41__static_initialization_and_destruction_0ii+0x20>
simpleFOC simpleFOC;
 8001f42:	4809      	ldr	r0, [pc, #36]	@ (8001f68 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8001f44:	f7ff f8d0 	bl	80010e8 <_ZN9simpleFOCC1Ev>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d107      	bne.n	8001f5e <_Z41__static_initialization_and_destruction_0ii+0x36>
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d102      	bne.n	8001f5e <_Z41__static_initialization_and_destruction_0ii+0x36>
 8001f58:	4803      	ldr	r0, [pc, #12]	@ (8001f68 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8001f5a:	f7ff f8fd 	bl	8001158 <_ZN9simpleFOCD1Ev>
}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000214 	.word	0x20000214

08001f6c <_GLOBAL__sub_I_simpleFOC>:
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001f74:	2001      	movs	r0, #1
 8001f76:	f7ff ffd7 	bl	8001f28 <_Z41__static_initialization_and_destruction_0ii>
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <_GLOBAL__sub_D_simpleFOC>:
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001f84:	2000      	movs	r0, #0
 8001f86:	f7ff ffcf 	bl	8001f28 <_Z41__static_initialization_and_destruction_0ii>
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <HAL_MspInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001f92:	4b15      	ldr	r3, [pc, #84]	@ (8001fe8 <HAL_MspInit+0x5c>)
 8001f94:	699b      	ldr	r3, [r3, #24]
 8001f96:	4a14      	ldr	r2, [pc, #80]	@ (8001fe8 <HAL_MspInit+0x5c>)
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	6193      	str	r3, [r2, #24]
 8001f9e:	4b12      	ldr	r3, [pc, #72]	@ (8001fe8 <HAL_MspInit+0x5c>)
 8001fa0:	699b      	ldr	r3, [r3, #24]
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	60bb      	str	r3, [r7, #8]
 8001fa8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_PWR_CLK_ENABLE();
 8001faa:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe8 <HAL_MspInit+0x5c>)
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	4a0e      	ldr	r2, [pc, #56]	@ (8001fe8 <HAL_MspInit+0x5c>)
 8001fb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fb4:	61d3      	str	r3, [r2, #28]
 8001fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe8 <HAL_MspInit+0x5c>)
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fbe:	607b      	str	r3, [r7, #4]
 8001fc0:	687b      	ldr	r3, [r7, #4]

	/* System interrupt init*/

	/** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
	 */
	__HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fec <HAL_MspInit+0x60>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fd6:	60fb      	str	r3, [r7, #12]
 8001fd8:	4a04      	ldr	r2, [pc, #16]	@ (8001fec <HAL_MspInit+0x60>)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	6053      	str	r3, [r2, #4]

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	3714      	adds	r7, #20
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	40010000 	.word	0x40010000

08001ff0 <HAL_ADC_MspInit>:
 * @brief ADC MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hadc: ADC handle pointer
 * @retval None
 */
void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc) {
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b08a      	sub	sp, #40	@ 0x28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001ff8:	f107 0318 	add.w	r3, r7, #24
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
	if (hadc->Instance == ADC1) {
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a33      	ldr	r2, [pc, #204]	@ (80020d8 <HAL_ADC_MspInit+0xe8>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d15f      	bne.n	80020d0 <HAL_ADC_MspInit+0xe0>
		/* USER CODE BEGIN ADC1_MspInit 0 */

		/* USER CODE END ADC1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_ADC1_CLK_ENABLE();
 8002010:	4b32      	ldr	r3, [pc, #200]	@ (80020dc <HAL_ADC_MspInit+0xec>)
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	4a31      	ldr	r2, [pc, #196]	@ (80020dc <HAL_ADC_MspInit+0xec>)
 8002016:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800201a:	6193      	str	r3, [r2, #24]
 800201c:	4b2f      	ldr	r3, [pc, #188]	@ (80020dc <HAL_ADC_MspInit+0xec>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002024:	617b      	str	r3, [r7, #20]
 8002026:	697b      	ldr	r3, [r7, #20]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8002028:	4b2c      	ldr	r3, [pc, #176]	@ (80020dc <HAL_ADC_MspInit+0xec>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	4a2b      	ldr	r2, [pc, #172]	@ (80020dc <HAL_ADC_MspInit+0xec>)
 800202e:	f043 0304 	orr.w	r3, r3, #4
 8002032:	6193      	str	r3, [r2, #24]
 8002034:	4b29      	ldr	r3, [pc, #164]	@ (80020dc <HAL_ADC_MspInit+0xec>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	f003 0304 	and.w	r3, r3, #4
 800203c:	613b      	str	r3, [r7, #16]
 800203e:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002040:	4b26      	ldr	r3, [pc, #152]	@ (80020dc <HAL_ADC_MspInit+0xec>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	4a25      	ldr	r2, [pc, #148]	@ (80020dc <HAL_ADC_MspInit+0xec>)
 8002046:	f043 0308 	orr.w	r3, r3, #8
 800204a:	6193      	str	r3, [r2, #24]
 800204c:	4b23      	ldr	r3, [pc, #140]	@ (80020dc <HAL_ADC_MspInit+0xec>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	f003 0308 	and.w	r3, r3, #8
 8002054:	60fb      	str	r3, [r7, #12]
 8002056:	68fb      	ldr	r3, [r7, #12]
		/**ADC1 GPIO Configuration
		 PA3     ------> ADC1_IN3
		 PB0     ------> ADC1_IN8
		 PB1     ------> ADC1_IN9
		 */
		GPIO_InitStruct.Pin = SOA_Pin;
 8002058:	2308      	movs	r3, #8
 800205a:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800205c:	2303      	movs	r3, #3
 800205e:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(SOA_GPIO_Port, &GPIO_InitStruct);
 8002060:	f107 0318 	add.w	r3, r7, #24
 8002064:	4619      	mov	r1, r3
 8002066:	481e      	ldr	r0, [pc, #120]	@ (80020e0 <HAL_ADC_MspInit+0xf0>)
 8002068:	f001 ff96 	bl	8003f98 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = SOB_Pin | SOC_Pin;
 800206c:	2303      	movs	r3, #3
 800206e:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002070:	2303      	movs	r3, #3
 8002072:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002074:	f107 0318 	add.w	r3, r7, #24
 8002078:	4619      	mov	r1, r3
 800207a:	481a      	ldr	r0, [pc, #104]	@ (80020e4 <HAL_ADC_MspInit+0xf4>)
 800207c:	f001 ff8c 	bl	8003f98 <HAL_GPIO_Init>

		/* ADC1 DMA Init */
		/* ADC1 Init */
		hdma_adc1.Instance = DMA1_Channel1;
 8002080:	4b19      	ldr	r3, [pc, #100]	@ (80020e8 <HAL_ADC_MspInit+0xf8>)
 8002082:	4a1a      	ldr	r2, [pc, #104]	@ (80020ec <HAL_ADC_MspInit+0xfc>)
 8002084:	601a      	str	r2, [r3, #0]
		hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002086:	4b18      	ldr	r3, [pc, #96]	@ (80020e8 <HAL_ADC_MspInit+0xf8>)
 8002088:	2200      	movs	r2, #0
 800208a:	605a      	str	r2, [r3, #4]
		hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800208c:	4b16      	ldr	r3, [pc, #88]	@ (80020e8 <HAL_ADC_MspInit+0xf8>)
 800208e:	2200      	movs	r2, #0
 8002090:	609a      	str	r2, [r3, #8]
		hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002092:	4b15      	ldr	r3, [pc, #84]	@ (80020e8 <HAL_ADC_MspInit+0xf8>)
 8002094:	2280      	movs	r2, #128	@ 0x80
 8002096:	60da      	str	r2, [r3, #12]
		hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002098:	4b13      	ldr	r3, [pc, #76]	@ (80020e8 <HAL_ADC_MspInit+0xf8>)
 800209a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800209e:	611a      	str	r2, [r3, #16]
		hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80020a0:	4b11      	ldr	r3, [pc, #68]	@ (80020e8 <HAL_ADC_MspInit+0xf8>)
 80020a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020a6:	615a      	str	r2, [r3, #20]
		hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80020a8:	4b0f      	ldr	r3, [pc, #60]	@ (80020e8 <HAL_ADC_MspInit+0xf8>)
 80020aa:	2220      	movs	r2, #32
 80020ac:	619a      	str	r2, [r3, #24]
		hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80020ae:	4b0e      	ldr	r3, [pc, #56]	@ (80020e8 <HAL_ADC_MspInit+0xf8>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	61da      	str	r2, [r3, #28]
		if (HAL_DMA_Init(&hdma_adc1) != HAL_OK) {
 80020b4:	480c      	ldr	r0, [pc, #48]	@ (80020e8 <HAL_ADC_MspInit+0xf8>)
 80020b6:	f001 fd81 	bl	8003bbc <HAL_DMA_Init>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <HAL_ADC_MspInit+0xd4>
			Error_Handler();
 80020c0:	f7ff ff2c 	bl	8001f1c <Error_Handler>
		}

		__HAL_LINKDMA(hadc, DMA_Handle, hdma_adc1);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a08      	ldr	r2, [pc, #32]	@ (80020e8 <HAL_ADC_MspInit+0xf8>)
 80020c8:	621a      	str	r2, [r3, #32]
 80020ca:	4a07      	ldr	r2, [pc, #28]	@ (80020e8 <HAL_ADC_MspInit+0xf8>)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6253      	str	r3, [r2, #36]	@ 0x24
		/* USER CODE BEGIN ADC1_MspInit 1 */

		/* USER CODE END ADC1_MspInit 1 */
	}

}
 80020d0:	bf00      	nop
 80020d2:	3728      	adds	r7, #40	@ 0x28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40012400 	.word	0x40012400
 80020dc:	40021000 	.word	0x40021000
 80020e0:	40010800 	.word	0x40010800
 80020e4:	40010c00 	.word	0x40010c00
 80020e8:	2000028c 	.word	0x2000028c
 80020ec:	40020008 	.word	0x40020008

080020f0 <HAL_CAN_MspInit>:
 * @brief CAN MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hcan: CAN handle pointer
 * @retval None
 */
void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan) {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b088      	sub	sp, #32
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80020f8:	f107 0310 	add.w	r3, r7, #16
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	605a      	str	r2, [r3, #4]
 8002102:	609a      	str	r2, [r3, #8]
 8002104:	60da      	str	r2, [r3, #12]
	if (hcan->Instance == CAN1) {
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a2c      	ldr	r2, [pc, #176]	@ (80021bc <HAL_CAN_MspInit+0xcc>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d151      	bne.n	80021b4 <HAL_CAN_MspInit+0xc4>
		/* USER CODE BEGIN CAN1_MspInit 0 */

		/* USER CODE END CAN1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_CAN1_CLK_ENABLE();
 8002110:	4b2b      	ldr	r3, [pc, #172]	@ (80021c0 <HAL_CAN_MspInit+0xd0>)
 8002112:	69db      	ldr	r3, [r3, #28]
 8002114:	4a2a      	ldr	r2, [pc, #168]	@ (80021c0 <HAL_CAN_MspInit+0xd0>)
 8002116:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800211a:	61d3      	str	r3, [r2, #28]
 800211c:	4b28      	ldr	r3, [pc, #160]	@ (80021c0 <HAL_CAN_MspInit+0xd0>)
 800211e:	69db      	ldr	r3, [r3, #28]
 8002120:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002124:	60fb      	str	r3, [r7, #12]
 8002126:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8002128:	4b25      	ldr	r3, [pc, #148]	@ (80021c0 <HAL_CAN_MspInit+0xd0>)
 800212a:	699b      	ldr	r3, [r3, #24]
 800212c:	4a24      	ldr	r2, [pc, #144]	@ (80021c0 <HAL_CAN_MspInit+0xd0>)
 800212e:	f043 0304 	orr.w	r3, r3, #4
 8002132:	6193      	str	r3, [r2, #24]
 8002134:	4b22      	ldr	r3, [pc, #136]	@ (80021c0 <HAL_CAN_MspInit+0xd0>)
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	60bb      	str	r3, [r7, #8]
 800213e:	68bb      	ldr	r3, [r7, #8]
		/**CAN GPIO Configuration
		 PA11     ------> CAN_RX
		 PA12     ------> CAN_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002140:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002144:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002146:	2300      	movs	r3, #0
 8002148:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214e:	f107 0310 	add.w	r3, r7, #16
 8002152:	4619      	mov	r1, r3
 8002154:	481b      	ldr	r0, [pc, #108]	@ (80021c4 <HAL_CAN_MspInit+0xd4>)
 8002156:	f001 ff1f 	bl	8003f98 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_12;
 800215a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800215e:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002160:	2302      	movs	r3, #2
 8002162:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002164:	2303      	movs	r3, #3
 8002166:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002168:	f107 0310 	add.w	r3, r7, #16
 800216c:	4619      	mov	r1, r3
 800216e:	4815      	ldr	r0, [pc, #84]	@ (80021c4 <HAL_CAN_MspInit+0xd4>)
 8002170:	f001 ff12 	bl	8003f98 <HAL_GPIO_Init>

		/* CAN1 interrupt Init */
		HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8002174:	2200      	movs	r2, #0
 8002176:	2100      	movs	r1, #0
 8002178:	2013      	movs	r0, #19
 800217a:	f001 fce8 	bl	8003b4e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 800217e:	2013      	movs	r0, #19
 8002180:	f001 fd01 	bl	8003b86 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8002184:	2200      	movs	r2, #0
 8002186:	2100      	movs	r1, #0
 8002188:	2014      	movs	r0, #20
 800218a:	f001 fce0 	bl	8003b4e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800218e:	2014      	movs	r0, #20
 8002190:	f001 fcf9 	bl	8003b86 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8002194:	2200      	movs	r2, #0
 8002196:	2100      	movs	r1, #0
 8002198:	2015      	movs	r0, #21
 800219a:	f001 fcd8 	bl	8003b4e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800219e:	2015      	movs	r0, #21
 80021a0:	f001 fcf1 	bl	8003b86 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 80021a4:	2200      	movs	r2, #0
 80021a6:	2100      	movs	r1, #0
 80021a8:	2016      	movs	r0, #22
 80021aa:	f001 fcd0 	bl	8003b4e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80021ae:	2016      	movs	r0, #22
 80021b0:	f001 fce9 	bl	8003b86 <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN CAN1_MspInit 1 */

		/* USER CODE END CAN1_MspInit 1 */
	}

}
 80021b4:	bf00      	nop
 80021b6:	3720      	adds	r7, #32
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40006400 	.word	0x40006400
 80021c0:	40021000 	.word	0x40021000
 80021c4:	40010800 	.word	0x40010800

080021c8 <HAL_SPI_MspInit>:
 * @brief SPI MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hspi: SPI handle pointer
 * @retval None
 */
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi) {
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b088      	sub	sp, #32
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80021d0:	f107 0310 	add.w	r3, r7, #16
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	605a      	str	r2, [r3, #4]
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	60da      	str	r2, [r3, #12]
	if (hspi->Instance == SPI1) {
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a1b      	ldr	r2, [pc, #108]	@ (8002250 <HAL_SPI_MspInit+0x88>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d12f      	bne.n	8002248 <HAL_SPI_MspInit+0x80>
		/* USER CODE BEGIN SPI1_MspInit 0 */

		/* USER CODE END SPI1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_SPI1_CLK_ENABLE();
 80021e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002254 <HAL_SPI_MspInit+0x8c>)
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	4a19      	ldr	r2, [pc, #100]	@ (8002254 <HAL_SPI_MspInit+0x8c>)
 80021ee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021f2:	6193      	str	r3, [r2, #24]
 80021f4:	4b17      	ldr	r3, [pc, #92]	@ (8002254 <HAL_SPI_MspInit+0x8c>)
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021fc:	60fb      	str	r3, [r7, #12]
 80021fe:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8002200:	4b14      	ldr	r3, [pc, #80]	@ (8002254 <HAL_SPI_MspInit+0x8c>)
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	4a13      	ldr	r2, [pc, #76]	@ (8002254 <HAL_SPI_MspInit+0x8c>)
 8002206:	f043 0304 	orr.w	r3, r3, #4
 800220a:	6193      	str	r3, [r2, #24]
 800220c:	4b11      	ldr	r3, [pc, #68]	@ (8002254 <HAL_SPI_MspInit+0x8c>)
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	60bb      	str	r3, [r7, #8]
 8002216:	68bb      	ldr	r3, [r7, #8]
		/**SPI1 GPIO Configuration
		 PA5     ------> SPI1_SCK
		 PA6     ------> SPI1_MISO
		 PA7     ------> SPI1_MOSI
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_7;
 8002218:	23a0      	movs	r3, #160	@ 0xa0
 800221a:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221c:	2302      	movs	r3, #2
 800221e:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002220:	2303      	movs	r3, #3
 8002222:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002224:	f107 0310 	add.w	r3, r7, #16
 8002228:	4619      	mov	r1, r3
 800222a:	480b      	ldr	r0, [pc, #44]	@ (8002258 <HAL_SPI_MspInit+0x90>)
 800222c:	f001 feb4 	bl	8003f98 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002230:	2340      	movs	r3, #64	@ 0x40
 8002232:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223c:	f107 0310 	add.w	r3, r7, #16
 8002240:	4619      	mov	r1, r3
 8002242:	4805      	ldr	r0, [pc, #20]	@ (8002258 <HAL_SPI_MspInit+0x90>)
 8002244:	f001 fea8 	bl	8003f98 <HAL_GPIO_Init>
		/* USER CODE BEGIN SPI1_MspInit 1 */

		/* USER CODE END SPI1_MspInit 1 */
	}

}
 8002248:	bf00      	nop
 800224a:	3720      	adds	r7, #32
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40013000 	.word	0x40013000
 8002254:	40021000 	.word	0x40021000
 8002258:	40010800 	.word	0x40010800

0800225c <HAL_TIM_Base_MspInit>:
 * @brief TIM_Base MSP Initialization
 * This function configures the hardware resources used in this example
 * @param htim_base: TIM_Base handle pointer
 * @retval None
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim_base) {
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
	if (htim_base->Instance == TIM2) {
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800226c:	d10b      	bne.n	8002286 <HAL_TIM_Base_MspInit+0x2a>
		/* USER CODE BEGIN TIM2_MspInit 0 */

		/* USER CODE END TIM2_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM2_CLK_ENABLE();
 800226e:	4b08      	ldr	r3, [pc, #32]	@ (8002290 <HAL_TIM_Base_MspInit+0x34>)
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	4a07      	ldr	r2, [pc, #28]	@ (8002290 <HAL_TIM_Base_MspInit+0x34>)
 8002274:	f043 0301 	orr.w	r3, r3, #1
 8002278:	61d3      	str	r3, [r2, #28]
 800227a:	4b05      	ldr	r3, [pc, #20]	@ (8002290 <HAL_TIM_Base_MspInit+0x34>)
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	f003 0301 	and.w	r3, r3, #1
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN TIM2_MspInit 1 */

		/* USER CODE END TIM2_MspInit 1 */
	}

}
 8002286:	bf00      	nop
 8002288:	3714      	adds	r7, #20
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr
 8002290:	40021000 	.word	0x40021000

08002294 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim) {
 8002294:	b580      	push	{r7, lr}
 8002296:	b088      	sub	sp, #32
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800229c:	f107 0310 	add.w	r3, r7, #16
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	60da      	str	r2, [r3, #12]
	if (htim->Instance == TIM2) {
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022b2:	d117      	bne.n	80022e4 <HAL_TIM_MspPostInit+0x50>
		/* USER CODE BEGIN TIM2_MspPostInit 0 */

		/* USER CODE END TIM2_MspPostInit 0 */

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80022b4:	4b0d      	ldr	r3, [pc, #52]	@ (80022ec <HAL_TIM_MspPostInit+0x58>)
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	4a0c      	ldr	r2, [pc, #48]	@ (80022ec <HAL_TIM_MspPostInit+0x58>)
 80022ba:	f043 0304 	orr.w	r3, r3, #4
 80022be:	6193      	str	r3, [r2, #24]
 80022c0:	4b0a      	ldr	r3, [pc, #40]	@ (80022ec <HAL_TIM_MspPostInit+0x58>)
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	f003 0304 	and.w	r3, r3, #4
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	68fb      	ldr	r3, [r7, #12]
		/**TIM2 GPIO Configuration
		 PA0-WKUP     ------> TIM2_CH1
		 PA1     ------> TIM2_CH2
		 PA2     ------> TIM2_CH3
		 */
		GPIO_InitStruct.Pin = PWMA_Pin | PWMB_Pin | PWMC_Pin;
 80022cc:	2307      	movs	r3, #7
 80022ce:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d0:	2302      	movs	r3, #2
 80022d2:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d4:	2302      	movs	r3, #2
 80022d6:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d8:	f107 0310 	add.w	r3, r7, #16
 80022dc:	4619      	mov	r1, r3
 80022de:	4804      	ldr	r0, [pc, #16]	@ (80022f0 <HAL_TIM_MspPostInit+0x5c>)
 80022e0:	f001 fe5a 	bl	8003f98 <HAL_GPIO_Init>
		/* USER CODE BEGIN TIM2_MspPostInit 1 */

		/* USER CODE END TIM2_MspPostInit 1 */
	}

}
 80022e4:	bf00      	nop
 80022e6:	3720      	adds	r7, #32
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40021000 	.word	0x40021000
 80022f0:	40010800 	.word	0x40010800

080022f4 <HAL_UART_MspInit>:
 * @brief UART MSP Initialization
 * This function configures the hardware resources used in this example
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b088      	sub	sp, #32
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80022fc:	f107 0310 	add.w	r3, r7, #16
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	605a      	str	r2, [r3, #4]
 8002306:	609a      	str	r2, [r3, #8]
 8002308:	60da      	str	r2, [r3, #12]
	if (huart->Instance == USART1) {
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a1c      	ldr	r2, [pc, #112]	@ (8002380 <HAL_UART_MspInit+0x8c>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d131      	bne.n	8002378 <HAL_UART_MspInit+0x84>
		/* USER CODE BEGIN USART1_MspInit 0 */

		/* USER CODE END USART1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_USART1_CLK_ENABLE();
 8002314:	4b1b      	ldr	r3, [pc, #108]	@ (8002384 <HAL_UART_MspInit+0x90>)
 8002316:	699b      	ldr	r3, [r3, #24]
 8002318:	4a1a      	ldr	r2, [pc, #104]	@ (8002384 <HAL_UART_MspInit+0x90>)
 800231a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800231e:	6193      	str	r3, [r2, #24]
 8002320:	4b18      	ldr	r3, [pc, #96]	@ (8002384 <HAL_UART_MspInit+0x90>)
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 800232c:	4b15      	ldr	r3, [pc, #84]	@ (8002384 <HAL_UART_MspInit+0x90>)
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	4a14      	ldr	r2, [pc, #80]	@ (8002384 <HAL_UART_MspInit+0x90>)
 8002332:	f043 0304 	orr.w	r3, r3, #4
 8002336:	6193      	str	r3, [r2, #24]
 8002338:	4b12      	ldr	r3, [pc, #72]	@ (8002384 <HAL_UART_MspInit+0x90>)
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	f003 0304 	and.w	r3, r3, #4
 8002340:	60bb      	str	r3, [r7, #8]
 8002342:	68bb      	ldr	r3, [r7, #8]
		/**USART1 GPIO Configuration
		 PA9     ------> USART1_TX
		 PA10     ------> USART1_RX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002344:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002348:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234a:	2302      	movs	r3, #2
 800234c:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800234e:	2303      	movs	r3, #3
 8002350:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002352:	f107 0310 	add.w	r3, r7, #16
 8002356:	4619      	mov	r1, r3
 8002358:	480b      	ldr	r0, [pc, #44]	@ (8002388 <HAL_UART_MspInit+0x94>)
 800235a:	f001 fe1d 	bl	8003f98 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_10;
 800235e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002362:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002364:	2300      	movs	r3, #0
 8002366:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236c:	f107 0310 	add.w	r3, r7, #16
 8002370:	4619      	mov	r1, r3
 8002372:	4805      	ldr	r0, [pc, #20]	@ (8002388 <HAL_UART_MspInit+0x94>)
 8002374:	f001 fe10 	bl	8003f98 <HAL_GPIO_Init>
		/* USER CODE BEGIN USART1_MspInit 1 */

		/* USER CODE END USART1_MspInit 1 */
	}

}
 8002378:	bf00      	nop
 800237a:	3720      	adds	r7, #32
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40013800 	.word	0x40013800
 8002384:	40021000 	.word	0x40021000
 8002388:	40010800 	.word	0x40010800

0800238c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002390:	bf00      	nop
 8002392:	e7fd      	b.n	8002390 <NMI_Handler+0x4>

08002394 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002398:	bf00      	nop
 800239a:	e7fd      	b.n	8002398 <HardFault_Handler+0x4>

0800239c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023a0:	bf00      	nop
 80023a2:	e7fd      	b.n	80023a0 <MemManage_Handler+0x4>

080023a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023a8:	bf00      	nop
 80023aa:	e7fd      	b.n	80023a8 <BusFault_Handler+0x4>

080023ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023b0:	bf00      	nop
 80023b2:	e7fd      	b.n	80023b0 <UsageFault_Handler+0x4>

080023b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023b8:	bf00      	nop
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr

080023c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bc80      	pop	{r7}
 80023ca:	4770      	bx	lr

080023cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr

080023d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023dc:	f000 f968 	bl	80026b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023e0:	bf00      	nop
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023e8:	4802      	ldr	r0, [pc, #8]	@ (80023f4 <DMA1_Channel1_IRQHandler+0x10>)
 80023ea:	f001 fca1 	bl	8003d30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	2000028c 	.word	0x2000028c

080023f8 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80023fc:	4802      	ldr	r0, [pc, #8]	@ (8002408 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 80023fe:	f001 f8a0 	bl	8003542 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	200002d0 	.word	0x200002d0

0800240c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002410:	4802      	ldr	r0, [pc, #8]	@ (800241c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8002412:	f001 f896 	bl	8003542 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	200002d0 	.word	0x200002d0

08002420 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002424:	4802      	ldr	r0, [pc, #8]	@ (8002430 <CAN1_RX1_IRQHandler+0x10>)
 8002426:	f001 f88c 	bl	8003542 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	200002d0 	.word	0x200002d0

08002434 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002438:	4802      	ldr	r0, [pc, #8]	@ (8002444 <CAN1_SCE_IRQHandler+0x10>)
 800243a:	f001 f882 	bl	8003542 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	200002d0 	.word	0x200002d0

08002448 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
	return 1;
 800244c:	2301      	movs	r3, #1
}
 800244e:	4618      	mov	r0, r3
 8002450:	46bd      	mov	sp, r7
 8002452:	bc80      	pop	{r7}
 8002454:	4770      	bx	lr

08002456 <_kill>:

int _kill(int pid, int sig)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b082      	sub	sp, #8
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
 800245e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002460:	f005 fada 	bl	8007a18 <__errno>
 8002464:	4603      	mov	r3, r0
 8002466:	2216      	movs	r2, #22
 8002468:	601a      	str	r2, [r3, #0]
	return -1;
 800246a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800246e:	4618      	mov	r0, r3
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <_exit>:

void _exit (int status)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b082      	sub	sp, #8
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800247e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f7ff ffe7 	bl	8002456 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002488:	bf00      	nop
 800248a:	e7fd      	b.n	8002488 <_exit+0x12>

0800248c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b086      	sub	sp, #24
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002498:	2300      	movs	r3, #0
 800249a:	617b      	str	r3, [r7, #20]
 800249c:	e00a      	b.n	80024b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800249e:	f3af 8000 	nop.w
 80024a2:	4601      	mov	r1, r0
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	1c5a      	adds	r2, r3, #1
 80024a8:	60ba      	str	r2, [r7, #8]
 80024aa:	b2ca      	uxtb	r2, r1
 80024ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	3301      	adds	r3, #1
 80024b2:	617b      	str	r3, [r7, #20]
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	dbf0      	blt.n	800249e <_read+0x12>
	}

return len;
 80024bc:	687b      	ldr	r3, [r7, #4]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b086      	sub	sp, #24
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	60f8      	str	r0, [r7, #12]
 80024ce:	60b9      	str	r1, [r7, #8]
 80024d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024d2:	2300      	movs	r3, #0
 80024d4:	617b      	str	r3, [r7, #20]
 80024d6:	e009      	b.n	80024ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	1c5a      	adds	r2, r3, #1
 80024dc:	60ba      	str	r2, [r7, #8]
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	3301      	adds	r3, #1
 80024ea:	617b      	str	r3, [r7, #20]
 80024ec:	697a      	ldr	r2, [r7, #20]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	dbf1      	blt.n	80024d8 <_write+0x12>
	}
	return len;
 80024f4:	687b      	ldr	r3, [r7, #4]
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3718      	adds	r7, #24
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}

080024fe <_close>:

int _close(int file)
{
 80024fe:	b480      	push	{r7}
 8002500:	b083      	sub	sp, #12
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
	return -1;
 8002506:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800250a:	4618      	mov	r0, r3
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	bc80      	pop	{r7}
 8002512:	4770      	bx	lr

08002514 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002524:	605a      	str	r2, [r3, #4]
	return 0;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	bc80      	pop	{r7}
 8002530:	4770      	bx	lr

08002532 <_isatty>:

int _isatty(int file)
{
 8002532:	b480      	push	{r7}
 8002534:	b083      	sub	sp, #12
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
	return 1;
 800253a:	2301      	movs	r3, #1
}
 800253c:	4618      	mov	r0, r3
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	bc80      	pop	{r7}
 8002544:	4770      	bx	lr

08002546 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002546:	b480      	push	{r7}
 8002548:	b085      	sub	sp, #20
 800254a:	af00      	add	r7, sp, #0
 800254c:	60f8      	str	r0, [r7, #12]
 800254e:	60b9      	str	r1, [r7, #8]
 8002550:	607a      	str	r2, [r7, #4]
	return 0;
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	3714      	adds	r7, #20
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr
	...

08002560 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002568:	4a14      	ldr	r2, [pc, #80]	@ (80025bc <_sbrk+0x5c>)
 800256a:	4b15      	ldr	r3, [pc, #84]	@ (80025c0 <_sbrk+0x60>)
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002574:	4b13      	ldr	r3, [pc, #76]	@ (80025c4 <_sbrk+0x64>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d102      	bne.n	8002582 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800257c:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <_sbrk+0x64>)
 800257e:	4a12      	ldr	r2, [pc, #72]	@ (80025c8 <_sbrk+0x68>)
 8002580:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002582:	4b10      	ldr	r3, [pc, #64]	@ (80025c4 <_sbrk+0x64>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4413      	add	r3, r2
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	429a      	cmp	r2, r3
 800258e:	d207      	bcs.n	80025a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002590:	f005 fa42 	bl	8007a18 <__errno>
 8002594:	4603      	mov	r3, r0
 8002596:	220c      	movs	r2, #12
 8002598:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800259a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800259e:	e009      	b.n	80025b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025a0:	4b08      	ldr	r3, [pc, #32]	@ (80025c4 <_sbrk+0x64>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025a6:	4b07      	ldr	r3, [pc, #28]	@ (80025c4 <_sbrk+0x64>)
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4413      	add	r3, r2
 80025ae:	4a05      	ldr	r2, [pc, #20]	@ (80025c4 <_sbrk+0x64>)
 80025b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025b2:	68fb      	ldr	r3, [r7, #12]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3718      	adds	r7, #24
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	20005000 	.word	0x20005000
 80025c0:	00000400 	.word	0x00000400
 80025c4:	200004d8 	.word	0x200004d8
 80025c8:	20000630 	.word	0x20000630

080025cc <SystemInit>:
 *         SystemCoreClock variable.
 * @note   This function should be used only after reset.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025d0:	bf00      	nop
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr

080025d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025d8:	480c      	ldr	r0, [pc, #48]	@ (800260c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025da:	490d      	ldr	r1, [pc, #52]	@ (8002610 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002614 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025e0:	e002      	b.n	80025e8 <LoopCopyDataInit>

080025e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025e6:	3304      	adds	r3, #4

080025e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025ec:	d3f9      	bcc.n	80025e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002618 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025f0:	4c0a      	ldr	r4, [pc, #40]	@ (800261c <LoopFillZerobss+0x22>)
  movs r3, #0
 80025f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025f4:	e001      	b.n	80025fa <LoopFillZerobss>

080025f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f8:	3204      	adds	r2, #4

080025fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025fc:	d3fb      	bcc.n	80025f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80025fe:	f7ff ffe5 	bl	80025cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002602:	f005 fa0f 	bl	8007a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002606:	f7ff f857 	bl	80016b8 <main>
  bx lr
 800260a:	4770      	bx	lr
  ldr r0, =_sdata
 800260c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002610:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002614:	08009b58 	.word	0x08009b58
  ldr r2, =_sbss
 8002618:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 800261c:	2000062c 	.word	0x2000062c

08002620 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002620:	e7fe      	b.n	8002620 <ADC1_2_IRQHandler>
	...

08002624 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002628:	4b08      	ldr	r3, [pc, #32]	@ (800264c <HAL_Init+0x28>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a07      	ldr	r2, [pc, #28]	@ (800264c <HAL_Init+0x28>)
 800262e:	f043 0310 	orr.w	r3, r3, #16
 8002632:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002634:	2003      	movs	r0, #3
 8002636:	f001 fa7f 	bl	8003b38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800263a:	200f      	movs	r0, #15
 800263c:	f000 f808 	bl	8002650 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002640:	f7ff fca4 	bl	8001f8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40022000 	.word	0x40022000

08002650 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002658:	4b12      	ldr	r3, [pc, #72]	@ (80026a4 <HAL_InitTick+0x54>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	4b12      	ldr	r3, [pc, #72]	@ (80026a8 <HAL_InitTick+0x58>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	4619      	mov	r1, r3
 8002662:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002666:	fbb3 f3f1 	udiv	r3, r3, r1
 800266a:	fbb2 f3f3 	udiv	r3, r2, r3
 800266e:	4618      	mov	r0, r3
 8002670:	f001 fa97 	bl	8003ba2 <HAL_SYSTICK_Config>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e00e      	b.n	800269c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2b0f      	cmp	r3, #15
 8002682:	d80a      	bhi.n	800269a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002684:	2200      	movs	r2, #0
 8002686:	6879      	ldr	r1, [r7, #4]
 8002688:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800268c:	f001 fa5f 	bl	8003b4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002690:	4a06      	ldr	r2, [pc, #24]	@ (80026ac <HAL_InitTick+0x5c>)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002696:	2300      	movs	r3, #0
 8002698:	e000      	b.n	800269c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
}
 800269c:	4618      	mov	r0, r3
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	20000014 	.word	0x20000014
 80026a8:	2000001c 	.word	0x2000001c
 80026ac:	20000018 	.word	0x20000018

080026b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026b4:	4b05      	ldr	r3, [pc, #20]	@ (80026cc <HAL_IncTick+0x1c>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	461a      	mov	r2, r3
 80026ba:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <HAL_IncTick+0x20>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4413      	add	r3, r2
 80026c0:	4a03      	ldr	r2, [pc, #12]	@ (80026d0 <HAL_IncTick+0x20>)
 80026c2:	6013      	str	r3, [r2, #0]
}
 80026c4:	bf00      	nop
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bc80      	pop	{r7}
 80026ca:	4770      	bx	lr
 80026cc:	2000001c 	.word	0x2000001c
 80026d0:	200004dc 	.word	0x200004dc

080026d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  return uwTick;
 80026d8:	4b02      	ldr	r3, [pc, #8]	@ (80026e4 <HAL_GetTick+0x10>)
 80026da:	681b      	ldr	r3, [r3, #0]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	46bd      	mov	sp, r7
 80026e0:	bc80      	pop	{r7}
 80026e2:	4770      	bx	lr
 80026e4:	200004dc 	.word	0x200004dc

080026e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026f0:	f7ff fff0 	bl	80026d4 <HAL_GetTick>
 80026f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002700:	d005      	beq.n	800270e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002702:	4b0a      	ldr	r3, [pc, #40]	@ (800272c <HAL_Delay+0x44>)
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	461a      	mov	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	4413      	add	r3, r2
 800270c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800270e:	bf00      	nop
 8002710:	f7ff ffe0 	bl	80026d4 <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	429a      	cmp	r2, r3
 800271e:	d8f7      	bhi.n	8002710 <HAL_Delay+0x28>
  {
  }
}
 8002720:	bf00      	nop
 8002722:	bf00      	nop
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	2000001c 	.word	0x2000001c

08002730 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002738:	2300      	movs	r3, #0
 800273a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800273c:	2300      	movs	r3, #0
 800273e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002744:	2300      	movs	r3, #0
 8002746:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e0be      	b.n	80028d0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800275c:	2b00      	cmp	r3, #0
 800275e:	d109      	bne.n	8002774 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f7ff fc3e 	bl	8001ff0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 faff 	bl	8002d78 <ADC_ConversionStop_Disable>
 800277a:	4603      	mov	r3, r0
 800277c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002782:	f003 0310 	and.w	r3, r3, #16
 8002786:	2b00      	cmp	r3, #0
 8002788:	f040 8099 	bne.w	80028be <HAL_ADC_Init+0x18e>
 800278c:	7dfb      	ldrb	r3, [r7, #23]
 800278e:	2b00      	cmp	r3, #0
 8002790:	f040 8095 	bne.w	80028be <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002798:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800279c:	f023 0302 	bic.w	r3, r3, #2
 80027a0:	f043 0202 	orr.w	r2, r3, #2
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027b0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	7b1b      	ldrb	r3, [r3, #12]
 80027b6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027b8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027ba:	68ba      	ldr	r2, [r7, #8]
 80027bc:	4313      	orrs	r3, r2
 80027be:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027c8:	d003      	beq.n	80027d2 <HAL_ADC_Init+0xa2>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d102      	bne.n	80027d8 <HAL_ADC_Init+0xa8>
 80027d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027d6:	e000      	b.n	80027da <HAL_ADC_Init+0xaa>
 80027d8:	2300      	movs	r3, #0
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	4313      	orrs	r3, r2
 80027de:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	7d1b      	ldrb	r3, [r3, #20]
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d119      	bne.n	800281c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	7b1b      	ldrb	r3, [r3, #12]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d109      	bne.n	8002804 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	3b01      	subs	r3, #1
 80027f6:	035a      	lsls	r2, r3, #13
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	e00b      	b.n	800281c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002808:	f043 0220 	orr.w	r2, r3, #32
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002814:	f043 0201 	orr.w	r2, r3, #1
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	430a      	orrs	r2, r1
 800282e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689a      	ldr	r2, [r3, #8]
 8002836:	4b28      	ldr	r3, [pc, #160]	@ (80028d8 <HAL_ADC_Init+0x1a8>)
 8002838:	4013      	ands	r3, r2
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	6812      	ldr	r2, [r2, #0]
 800283e:	68b9      	ldr	r1, [r7, #8]
 8002840:	430b      	orrs	r3, r1
 8002842:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800284c:	d003      	beq.n	8002856 <HAL_ADC_Init+0x126>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	2b01      	cmp	r3, #1
 8002854:	d104      	bne.n	8002860 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	3b01      	subs	r3, #1
 800285c:	051b      	lsls	r3, r3, #20
 800285e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002866:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68fa      	ldr	r2, [r7, #12]
 8002870:	430a      	orrs	r2, r1
 8002872:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689a      	ldr	r2, [r3, #8]
 800287a:	4b18      	ldr	r3, [pc, #96]	@ (80028dc <HAL_ADC_Init+0x1ac>)
 800287c:	4013      	ands	r3, r2
 800287e:	68ba      	ldr	r2, [r7, #8]
 8002880:	429a      	cmp	r2, r3
 8002882:	d10b      	bne.n	800289c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800288e:	f023 0303 	bic.w	r3, r3, #3
 8002892:	f043 0201 	orr.w	r2, r3, #1
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800289a:	e018      	b.n	80028ce <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a0:	f023 0312 	bic.w	r3, r3, #18
 80028a4:	f043 0210 	orr.w	r2, r3, #16
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b0:	f043 0201 	orr.w	r2, r3, #1
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028bc:	e007      	b.n	80028ce <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c2:	f043 0210 	orr.w	r2, r3, #16
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3718      	adds	r7, #24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	ffe1f7fd 	.word	0xffe1f7fd
 80028dc:	ff1f0efe 	.word	0xff1f0efe

080028e0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028ec:	2300      	movs	r3, #0
 80028ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a64      	ldr	r2, [pc, #400]	@ (8002a88 <HAL_ADC_Start_DMA+0x1a8>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d004      	beq.n	8002904 <HAL_ADC_Start_DMA+0x24>
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a63      	ldr	r2, [pc, #396]	@ (8002a8c <HAL_ADC_Start_DMA+0x1ac>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d106      	bne.n	8002912 <HAL_ADC_Start_DMA+0x32>
 8002904:	4b60      	ldr	r3, [pc, #384]	@ (8002a88 <HAL_ADC_Start_DMA+0x1a8>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800290c:	2b00      	cmp	r3, #0
 800290e:	f040 80b3 	bne.w	8002a78 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002918:	2b01      	cmp	r3, #1
 800291a:	d101      	bne.n	8002920 <HAL_ADC_Start_DMA+0x40>
 800291c:	2302      	movs	r3, #2
 800291e:	e0ae      	b.n	8002a7e <HAL_ADC_Start_DMA+0x19e>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002928:	68f8      	ldr	r0, [r7, #12]
 800292a:	f000 f9cb 	bl	8002cc4 <ADC_Enable>
 800292e:	4603      	mov	r3, r0
 8002930:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002932:	7dfb      	ldrb	r3, [r7, #23]
 8002934:	2b00      	cmp	r3, #0
 8002936:	f040 809a 	bne.w	8002a6e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002942:	f023 0301 	bic.w	r3, r3, #1
 8002946:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a4e      	ldr	r2, [pc, #312]	@ (8002a8c <HAL_ADC_Start_DMA+0x1ac>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d105      	bne.n	8002964 <HAL_ADC_Start_DMA+0x84>
 8002958:	4b4b      	ldr	r3, [pc, #300]	@ (8002a88 <HAL_ADC_Start_DMA+0x1a8>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d115      	bne.n	8002990 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002968:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800297a:	2b00      	cmp	r3, #0
 800297c:	d026      	beq.n	80029cc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002982:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002986:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800298e:	e01d      	b.n	80029cc <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002994:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a39      	ldr	r2, [pc, #228]	@ (8002a88 <HAL_ADC_Start_DMA+0x1a8>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d004      	beq.n	80029b0 <HAL_ADC_Start_DMA+0xd0>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a38      	ldr	r2, [pc, #224]	@ (8002a8c <HAL_ADC_Start_DMA+0x1ac>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d10d      	bne.n	80029cc <HAL_ADC_Start_DMA+0xec>
 80029b0:	4b35      	ldr	r3, [pc, #212]	@ (8002a88 <HAL_ADC_Start_DMA+0x1a8>)
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d007      	beq.n	80029cc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029c4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d006      	beq.n	80029e6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029dc:	f023 0206 	bic.w	r2, r3, #6
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80029e4:	e002      	b.n	80029ec <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2200      	movs	r2, #0
 80029ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a1b      	ldr	r3, [r3, #32]
 80029f8:	4a25      	ldr	r2, [pc, #148]	@ (8002a90 <HAL_ADC_Start_DMA+0x1b0>)
 80029fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	4a24      	ldr	r2, [pc, #144]	@ (8002a94 <HAL_ADC_Start_DMA+0x1b4>)
 8002a02:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	6a1b      	ldr	r3, [r3, #32]
 8002a08:	4a23      	ldr	r2, [pc, #140]	@ (8002a98 <HAL_ADC_Start_DMA+0x1b8>)
 8002a0a:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f06f 0202 	mvn.w	r2, #2
 8002a14:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a24:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6a18      	ldr	r0, [r3, #32]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	334c      	adds	r3, #76	@ 0x4c
 8002a30:	4619      	mov	r1, r3
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f001 f91b 	bl	8003c70 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002a44:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002a48:	d108      	bne.n	8002a5c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689a      	ldr	r2, [r3, #8]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002a58:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002a5a:	e00f      	b.n	8002a7c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689a      	ldr	r2, [r3, #8]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002a6a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002a6c:	e006      	b.n	8002a7c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002a76:	e001      	b.n	8002a7c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002a7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3718      	adds	r7, #24
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	40012400 	.word	0x40012400
 8002a8c:	40012800 	.word	0x40012800
 8002a90:	08002dfb 	.word	0x08002dfb
 8002a94:	08002e77 	.word	0x08002e77
 8002a98:	08002e93 	.word	0x08002e93

08002a9c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr

08002aae <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	b083      	sub	sp, #12
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr

08002ac0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr
	...

08002ad4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002ad4:	b480      	push	{r7}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d101      	bne.n	8002af4 <HAL_ADC_ConfigChannel+0x20>
 8002af0:	2302      	movs	r3, #2
 8002af2:	e0dc      	b.n	8002cae <HAL_ADC_ConfigChannel+0x1da>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	2b06      	cmp	r3, #6
 8002b02:	d81c      	bhi.n	8002b3e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685a      	ldr	r2, [r3, #4]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	4413      	add	r3, r2
 8002b14:	3b05      	subs	r3, #5
 8002b16:	221f      	movs	r2, #31
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	4019      	ands	r1, r3
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	6818      	ldr	r0, [r3, #0]
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	4413      	add	r3, r2
 8002b2e:	3b05      	subs	r3, #5
 8002b30:	fa00 f203 	lsl.w	r2, r0, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b3c:	e03c      	b.n	8002bb8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	2b0c      	cmp	r3, #12
 8002b44:	d81c      	bhi.n	8002b80 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	4613      	mov	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4413      	add	r3, r2
 8002b56:	3b23      	subs	r3, #35	@ 0x23
 8002b58:	221f      	movs	r2, #31
 8002b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5e:	43db      	mvns	r3, r3
 8002b60:	4019      	ands	r1, r3
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	6818      	ldr	r0, [r3, #0]
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685a      	ldr	r2, [r3, #4]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4413      	add	r3, r2
 8002b70:	3b23      	subs	r3, #35	@ 0x23
 8002b72:	fa00 f203 	lsl.w	r2, r0, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b7e:	e01b      	b.n	8002bb8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	4413      	add	r3, r2
 8002b90:	3b41      	subs	r3, #65	@ 0x41
 8002b92:	221f      	movs	r2, #31
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	4019      	ands	r1, r3
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	6818      	ldr	r0, [r3, #0]
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685a      	ldr	r2, [r3, #4]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	3b41      	subs	r3, #65	@ 0x41
 8002bac:	fa00 f203 	lsl.w	r2, r0, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2b09      	cmp	r3, #9
 8002bbe:	d91c      	bls.n	8002bfa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	68d9      	ldr	r1, [r3, #12]
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	005b      	lsls	r3, r3, #1
 8002bce:	4413      	add	r3, r2
 8002bd0:	3b1e      	subs	r3, #30
 8002bd2:	2207      	movs	r2, #7
 8002bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	4019      	ands	r1, r3
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	6898      	ldr	r0, [r3, #8]
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	4613      	mov	r3, r2
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	4413      	add	r3, r2
 8002bea:	3b1e      	subs	r3, #30
 8002bec:	fa00 f203 	lsl.w	r2, r0, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	60da      	str	r2, [r3, #12]
 8002bf8:	e019      	b.n	8002c2e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6919      	ldr	r1, [r3, #16]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	4613      	mov	r3, r2
 8002c06:	005b      	lsls	r3, r3, #1
 8002c08:	4413      	add	r3, r2
 8002c0a:	2207      	movs	r2, #7
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	43db      	mvns	r3, r3
 8002c12:	4019      	ands	r1, r3
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	6898      	ldr	r0, [r3, #8]
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	4413      	add	r3, r2
 8002c22:	fa00 f203 	lsl.w	r2, r0, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2b10      	cmp	r3, #16
 8002c34:	d003      	beq.n	8002c3e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c3a:	2b11      	cmp	r3, #17
 8002c3c:	d132      	bne.n	8002ca4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a1d      	ldr	r2, [pc, #116]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d125      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d126      	bne.n	8002ca4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	689a      	ldr	r2, [r3, #8]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002c64:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2b10      	cmp	r3, #16
 8002c6c:	d11a      	bne.n	8002ca4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c6e:	4b13      	ldr	r3, [pc, #76]	@ (8002cbc <HAL_ADC_ConfigChannel+0x1e8>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a13      	ldr	r2, [pc, #76]	@ (8002cc0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002c74:	fba2 2303 	umull	r2, r3, r2, r3
 8002c78:	0c9a      	lsrs	r2, r3, #18
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c84:	e002      	b.n	8002c8c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f9      	bne.n	8002c86 <HAL_ADC_ConfigChannel+0x1b2>
 8002c92:	e007      	b.n	8002ca4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c98:	f043 0220 	orr.w	r2, r3, #32
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bc80      	pop	{r7}
 8002cb6:	4770      	bx	lr
 8002cb8:	40012400 	.word	0x40012400
 8002cbc:	20000014 	.word	0x20000014
 8002cc0:	431bde83 	.word	0x431bde83

08002cc4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d040      	beq.n	8002d64 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	689a      	ldr	r2, [r3, #8]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f042 0201 	orr.w	r2, r2, #1
 8002cf0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002cf2:	4b1f      	ldr	r3, [pc, #124]	@ (8002d70 <ADC_Enable+0xac>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a1f      	ldr	r2, [pc, #124]	@ (8002d74 <ADC_Enable+0xb0>)
 8002cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfc:	0c9b      	lsrs	r3, r3, #18
 8002cfe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d00:	e002      	b.n	8002d08 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	3b01      	subs	r3, #1
 8002d06:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1f9      	bne.n	8002d02 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d0e:	f7ff fce1 	bl	80026d4 <HAL_GetTick>
 8002d12:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d14:	e01f      	b.n	8002d56 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d16:	f7ff fcdd 	bl	80026d4 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d918      	bls.n	8002d56 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d011      	beq.n	8002d56 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d36:	f043 0210 	orr.w	r2, r3, #16
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d42:	f043 0201 	orr.w	r2, r3, #1
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e007      	b.n	8002d66 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f003 0301 	and.w	r3, r3, #1
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d1d8      	bne.n	8002d16 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	20000014 	.word	0x20000014
 8002d74:	431bde83 	.word	0x431bde83

08002d78 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d80:	2300      	movs	r3, #0
 8002d82:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d12e      	bne.n	8002df0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f022 0201 	bic.w	r2, r2, #1
 8002da0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002da2:	f7ff fc97 	bl	80026d4 <HAL_GetTick>
 8002da6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002da8:	e01b      	b.n	8002de2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002daa:	f7ff fc93 	bl	80026d4 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d914      	bls.n	8002de2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d10d      	bne.n	8002de2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dca:	f043 0210 	orr.w	r2, r3, #16
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd6:	f043 0201 	orr.w	r2, r3, #1
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e007      	b.n	8002df2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d0dc      	beq.n	8002daa <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b084      	sub	sp, #16
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e06:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d127      	bne.n	8002e64 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e18:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002e2a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002e2e:	d115      	bne.n	8002e5c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d111      	bne.n	8002e5c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d105      	bne.n	8002e5c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e54:	f043 0201 	orr.w	r2, r3, #1
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f7ff fe1d 	bl	8002a9c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002e62:	e004      	b.n	8002e6e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6a1b      	ldr	r3, [r3, #32]
 8002e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	4798      	blx	r3
}
 8002e6e:	bf00      	nop
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b084      	sub	sp, #16
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e82:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	f7ff fe12 	bl	8002aae <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e8a:	bf00      	nop
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b084      	sub	sp, #16
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb0:	f043 0204 	orr.w	r2, r3, #4
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f7ff fe01 	bl	8002ac0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ebe:	bf00      	nop
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b084      	sub	sp, #16
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d101      	bne.n	8002ed8 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e0ed      	b.n	80030b4 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d102      	bne.n	8002eea <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f7ff f903 	bl	80020f0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f042 0201 	orr.w	r2, r2, #1
 8002ef8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002efa:	f7ff fbeb 	bl	80026d4 <HAL_GetTick>
 8002efe:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002f00:	e012      	b.n	8002f28 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f02:	f7ff fbe7 	bl	80026d4 <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b0a      	cmp	r3, #10
 8002f0e:	d90b      	bls.n	8002f28 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f14:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2205      	movs	r2, #5
 8002f20:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e0c5      	b.n	80030b4 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d0e5      	beq.n	8002f02 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 0202 	bic.w	r2, r2, #2
 8002f44:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f46:	f7ff fbc5 	bl	80026d4 <HAL_GetTick>
 8002f4a:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002f4c:	e012      	b.n	8002f74 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f4e:	f7ff fbc1 	bl	80026d4 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	2b0a      	cmp	r3, #10
 8002f5a:	d90b      	bls.n	8002f74 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f60:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2205      	movs	r2, #5
 8002f6c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e09f      	b.n	80030b4 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1e5      	bne.n	8002f4e <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	7e1b      	ldrb	r3, [r3, #24]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d108      	bne.n	8002f9c <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002f98:	601a      	str	r2, [r3, #0]
 8002f9a:	e007      	b.n	8002fac <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002faa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	7e5b      	ldrb	r3, [r3, #25]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d108      	bne.n	8002fc6 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fc2:	601a      	str	r2, [r3, #0]
 8002fc4:	e007      	b.n	8002fd6 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fd4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	7e9b      	ldrb	r3, [r3, #26]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d108      	bne.n	8002ff0 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f042 0220 	orr.w	r2, r2, #32
 8002fec:	601a      	str	r2, [r3, #0]
 8002fee:	e007      	b.n	8003000 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 0220 	bic.w	r2, r2, #32
 8002ffe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	7edb      	ldrb	r3, [r3, #27]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d108      	bne.n	800301a <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 0210 	bic.w	r2, r2, #16
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	e007      	b.n	800302a <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f042 0210 	orr.w	r2, r2, #16
 8003028:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	7f1b      	ldrb	r3, [r3, #28]
 800302e:	2b01      	cmp	r3, #1
 8003030:	d108      	bne.n	8003044 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f042 0208 	orr.w	r2, r2, #8
 8003040:	601a      	str	r2, [r3, #0]
 8003042:	e007      	b.n	8003054 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0208 	bic.w	r2, r2, #8
 8003052:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	7f5b      	ldrb	r3, [r3, #29]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d108      	bne.n	800306e <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f042 0204 	orr.w	r2, r2, #4
 800306a:	601a      	str	r2, [r3, #0]
 800306c:	e007      	b.n	800307e <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 0204 	bic.w	r2, r2, #4
 800307c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	689a      	ldr	r2, [r3, #8]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	431a      	orrs	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	431a      	orrs	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	695b      	ldr	r3, [r3, #20]
 8003092:	ea42 0103 	orr.w	r1, r2, r3
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	1e5a      	subs	r2, r3, #1
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	430a      	orrs	r2, r1
 80030a2:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3710      	adds	r7, #16
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80030bc:	b480      	push	{r7}
 80030be:	b087      	sub	sp, #28
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030d2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80030d4:	7cfb      	ldrb	r3, [r7, #19]
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d003      	beq.n	80030e2 <HAL_CAN_ConfigFilter+0x26>
 80030da:	7cfb      	ldrb	r3, [r7, #19]
 80030dc:	2b02      	cmp	r3, #2
 80030de:	f040 80aa 	bne.w	8003236 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80030e8:	f043 0201 	orr.w	r2, r3, #1
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	f003 031f 	and.w	r3, r3, #31
 80030fa:	2201      	movs	r2, #1
 80030fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003100:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	43db      	mvns	r3, r3
 800310c:	401a      	ands	r2, r3
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	69db      	ldr	r3, [r3, #28]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d123      	bne.n	8003164 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	43db      	mvns	r3, r3
 8003126:	401a      	ands	r2, r3
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800313e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	3248      	adds	r2, #72	@ 0x48
 8003144:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003158:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800315a:	6979      	ldr	r1, [r7, #20]
 800315c:	3348      	adds	r3, #72	@ 0x48
 800315e:	00db      	lsls	r3, r3, #3
 8003160:	440b      	add	r3, r1
 8003162:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	69db      	ldr	r3, [r3, #28]
 8003168:	2b01      	cmp	r3, #1
 800316a:	d122      	bne.n	80031b2 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	431a      	orrs	r2, r3
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800318c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	3248      	adds	r2, #72	@ 0x48
 8003192:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80031a6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80031a8:	6979      	ldr	r1, [r7, #20]
 80031aa:	3348      	adds	r3, #72	@ 0x48
 80031ac:	00db      	lsls	r3, r3, #3
 80031ae:	440b      	add	r3, r1
 80031b0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d109      	bne.n	80031ce <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	43db      	mvns	r3, r3
 80031c4:	401a      	ands	r2, r3
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80031cc:	e007      	b.n	80031de <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	431a      	orrs	r2, r3
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d109      	bne.n	80031fa <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	43db      	mvns	r3, r3
 80031f0:	401a      	ands	r2, r3
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80031f8:	e007      	b.n	800320a <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	431a      	orrs	r2, r3
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	6a1b      	ldr	r3, [r3, #32]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d107      	bne.n	8003222 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	431a      	orrs	r2, r3
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003228:	f023 0201 	bic.w	r2, r3, #1
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8003232:	2300      	movs	r3, #0
 8003234:	e006      	b.n	8003244 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
  }
}
 8003244:	4618      	mov	r0, r3
 8003246:	371c      	adds	r7, #28
 8003248:	46bd      	mov	sp, r7
 800324a:	bc80      	pop	{r7}
 800324c:	4770      	bx	lr

0800324e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800324e:	b580      	push	{r7, lr}
 8003250:	b084      	sub	sp, #16
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f893 3020 	ldrb.w	r3, [r3, #32]
 800325c:	b2db      	uxtb	r3, r3
 800325e:	2b01      	cmp	r3, #1
 8003260:	d12e      	bne.n	80032c0 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2202      	movs	r2, #2
 8003266:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f022 0201 	bic.w	r2, r2, #1
 8003278:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800327a:	f7ff fa2b 	bl	80026d4 <HAL_GetTick>
 800327e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003280:	e012      	b.n	80032a8 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003282:	f7ff fa27 	bl	80026d4 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	2b0a      	cmp	r3, #10
 800328e:	d90b      	bls.n	80032a8 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003294:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2205      	movs	r2, #5
 80032a0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e012      	b.n	80032ce <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f003 0301 	and.w	r3, r3, #1
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1e5      	bne.n	8003282 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80032bc:	2300      	movs	r3, #0
 80032be:	e006      	b.n	80032ce <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
  }
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80032d6:	b480      	push	{r7}
 80032d8:	b087      	sub	sp, #28
 80032da:	af00      	add	r7, sp, #0
 80032dc:	60f8      	str	r0, [r7, #12]
 80032de:	60b9      	str	r1, [r7, #8]
 80032e0:	607a      	str	r2, [r7, #4]
 80032e2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032ea:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80032ec:	7dfb      	ldrb	r3, [r7, #23]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d003      	beq.n	80032fa <HAL_CAN_GetRxMessage+0x24>
 80032f2:	7dfb      	ldrb	r3, [r7, #23]
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	f040 80f3 	bne.w	80034e0 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d10e      	bne.n	800331e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d116      	bne.n	800333c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003312:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e0e7      	b.n	80034ee <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	691b      	ldr	r3, [r3, #16]
 8003324:	f003 0303 	and.w	r3, r3, #3
 8003328:	2b00      	cmp	r3, #0
 800332a:	d107      	bne.n	800333c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003330:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e0d8      	b.n	80034ee <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	331b      	adds	r3, #27
 8003344:	011b      	lsls	r3, r3, #4
 8003346:	4413      	add	r3, r2
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0204 	and.w	r2, r3, #4
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d10c      	bne.n	8003374 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	331b      	adds	r3, #27
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	4413      	add	r3, r2
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	0d5b      	lsrs	r3, r3, #21
 800336a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	e00b      	b.n	800338c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	331b      	adds	r3, #27
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	4413      	add	r3, r2
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	08db      	lsrs	r3, r3, #3
 8003384:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	331b      	adds	r3, #27
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	4413      	add	r3, r2
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0202 	and.w	r2, r3, #2
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	331b      	adds	r3, #27
 80033aa:	011b      	lsls	r3, r3, #4
 80033ac:	4413      	add	r3, r2
 80033ae:	3304      	adds	r3, #4
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 020f 	and.w	r2, r3, #15
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	331b      	adds	r3, #27
 80033c2:	011b      	lsls	r3, r3, #4
 80033c4:	4413      	add	r3, r2
 80033c6:	3304      	adds	r3, #4
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	0a1b      	lsrs	r3, r3, #8
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	331b      	adds	r3, #27
 80033da:	011b      	lsls	r3, r3, #4
 80033dc:	4413      	add	r3, r2
 80033de:	3304      	adds	r3, #4
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	0c1b      	lsrs	r3, r3, #16
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	011b      	lsls	r3, r3, #4
 80033f2:	4413      	add	r3, r2
 80033f4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	b2da      	uxtb	r2, r3
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	011b      	lsls	r3, r3, #4
 8003408:	4413      	add	r3, r2
 800340a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	0a1a      	lsrs	r2, r3, #8
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	3301      	adds	r3, #1
 8003416:	b2d2      	uxtb	r2, r2
 8003418:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	011b      	lsls	r3, r3, #4
 8003422:	4413      	add	r3, r2
 8003424:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	0c1a      	lsrs	r2, r3, #16
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	3302      	adds	r3, #2
 8003430:	b2d2      	uxtb	r2, r2
 8003432:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	011b      	lsls	r3, r3, #4
 800343c:	4413      	add	r3, r2
 800343e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	0e1a      	lsrs	r2, r3, #24
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	3303      	adds	r3, #3
 800344a:	b2d2      	uxtb	r2, r2
 800344c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	4413      	add	r3, r2
 8003458:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	3304      	adds	r3, #4
 8003462:	b2d2      	uxtb	r2, r2
 8003464:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	011b      	lsls	r3, r3, #4
 800346e:	4413      	add	r3, r2
 8003470:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	0a1a      	lsrs	r2, r3, #8
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	3305      	adds	r3, #5
 800347c:	b2d2      	uxtb	r2, r2
 800347e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	011b      	lsls	r3, r3, #4
 8003488:	4413      	add	r3, r2
 800348a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	0c1a      	lsrs	r2, r3, #16
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	3306      	adds	r3, #6
 8003496:	b2d2      	uxtb	r2, r2
 8003498:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	011b      	lsls	r3, r3, #4
 80034a2:	4413      	add	r3, r2
 80034a4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	0e1a      	lsrs	r2, r3, #24
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	3307      	adds	r3, #7
 80034b0:	b2d2      	uxtb	r2, r2
 80034b2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d108      	bne.n	80034cc <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f042 0220 	orr.w	r2, r2, #32
 80034c8:	60da      	str	r2, [r3, #12]
 80034ca:	e007      	b.n	80034dc <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	691a      	ldr	r2, [r3, #16]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f042 0220 	orr.w	r2, r2, #32
 80034da:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80034dc:	2300      	movs	r3, #0
 80034de:	e006      	b.n	80034ee <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
  }
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	371c      	adds	r7, #28
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr

080034f8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003508:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800350a:	7bfb      	ldrb	r3, [r7, #15]
 800350c:	2b01      	cmp	r3, #1
 800350e:	d002      	beq.n	8003516 <HAL_CAN_ActivateNotification+0x1e>
 8003510:	7bfb      	ldrb	r3, [r7, #15]
 8003512:	2b02      	cmp	r3, #2
 8003514:	d109      	bne.n	800352a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	6959      	ldr	r1, [r3, #20]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	683a      	ldr	r2, [r7, #0]
 8003522:	430a      	orrs	r2, r1
 8003524:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003526:	2300      	movs	r3, #0
 8003528:	e006      	b.n	8003538 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
  }
}
 8003538:	4618      	mov	r0, r3
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	bc80      	pop	{r7}
 8003540:	4770      	bx	lr

08003542 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	b08a      	sub	sp, #40	@ 0x28
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800354a:	2300      	movs	r3, #0
 800354c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	695b      	ldr	r3, [r3, #20]
 8003554:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800357e:	6a3b      	ldr	r3, [r7, #32]
 8003580:	f003 0301 	and.w	r3, r3, #1
 8003584:	2b00      	cmp	r3, #0
 8003586:	d07c      	beq.n	8003682 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003588:	69bb      	ldr	r3, [r7, #24]
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b00      	cmp	r3, #0
 8003590:	d023      	beq.n	80035da <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2201      	movs	r2, #1
 8003598:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d003      	beq.n	80035ac <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 f983 	bl	80038b0 <HAL_CAN_TxMailbox0CompleteCallback>
 80035aa:	e016      	b.n	80035da <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	f003 0304 	and.w	r3, r3, #4
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d004      	beq.n	80035c0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80035b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80035bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80035be:	e00c      	b.n	80035da <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	f003 0308 	and.w	r3, r3, #8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d004      	beq.n	80035d4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80035ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80035d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80035d2:	e002      	b.n	80035da <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 f986 	bl	80038e6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d024      	beq.n	800362e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035ec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80035ee:	69bb      	ldr	r3, [r7, #24]
 80035f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d003      	beq.n	8003600 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 f962 	bl	80038c2 <HAL_CAN_TxMailbox1CompleteCallback>
 80035fe:	e016      	b.n	800362e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003606:	2b00      	cmp	r3, #0
 8003608:	d004      	beq.n	8003614 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800360a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800360c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003610:	627b      	str	r3, [r7, #36]	@ 0x24
 8003612:	e00c      	b.n	800362e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800361a:	2b00      	cmp	r3, #0
 800361c:	d004      	beq.n	8003628 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800361e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003620:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003624:	627b      	str	r3, [r7, #36]	@ 0x24
 8003626:	e002      	b.n	800362e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f000 f965 	bl	80038f8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d024      	beq.n	8003682 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003640:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d003      	beq.n	8003654 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 f941 	bl	80038d4 <HAL_CAN_TxMailbox2CompleteCallback>
 8003652:	e016      	b.n	8003682 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d004      	beq.n	8003668 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800365e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003660:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003664:	627b      	str	r3, [r7, #36]	@ 0x24
 8003666:	e00c      	b.n	8003682 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d004      	beq.n	800367c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003678:	627b      	str	r3, [r7, #36]	@ 0x24
 800367a:	e002      	b.n	8003682 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 f944 	bl	800390a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003682:	6a3b      	ldr	r3, [r7, #32]
 8003684:	f003 0308 	and.w	r3, r3, #8
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00c      	beq.n	80036a6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	f003 0310 	and.w	r3, r3, #16
 8003692:	2b00      	cmp	r3, #0
 8003694:	d007      	beq.n	80036a6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003698:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800369c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2210      	movs	r2, #16
 80036a4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80036a6:	6a3b      	ldr	r3, [r7, #32]
 80036a8:	f003 0304 	and.w	r3, r3, #4
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00b      	beq.n	80036c8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	f003 0308 	and.w	r3, r3, #8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d006      	beq.n	80036c8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2208      	movs	r2, #8
 80036c0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 f933 	bl	800392e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80036c8:	6a3b      	ldr	r3, [r7, #32]
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d009      	beq.n	80036e6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	f003 0303 	and.w	r3, r3, #3
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d002      	beq.n	80036e6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f000 f91b 	bl	800391c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80036e6:	6a3b      	ldr	r3, [r7, #32]
 80036e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00c      	beq.n	800370a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	f003 0310 	and.w	r3, r3, #16
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d007      	beq.n	800370a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80036fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003700:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2210      	movs	r2, #16
 8003708:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	f003 0320 	and.w	r3, r3, #32
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00b      	beq.n	800372c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	f003 0308 	and.w	r3, r3, #8
 800371a:	2b00      	cmp	r3, #0
 800371c:	d006      	beq.n	800372c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2208      	movs	r2, #8
 8003724:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 f90a 	bl	8003940 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800372c:	6a3b      	ldr	r3, [r7, #32]
 800372e:	f003 0310 	and.w	r3, r3, #16
 8003732:	2b00      	cmp	r3, #0
 8003734:	d009      	beq.n	800374a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	f003 0303 	and.w	r3, r3, #3
 8003740:	2b00      	cmp	r3, #0
 8003742:	d002      	beq.n	800374a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f7fd ff61 	bl	800160c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800374a:	6a3b      	ldr	r3, [r7, #32]
 800374c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00b      	beq.n	800376c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	f003 0310 	and.w	r3, r3, #16
 800375a:	2b00      	cmp	r3, #0
 800375c:	d006      	beq.n	800376c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2210      	movs	r2, #16
 8003764:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f000 f8f3 	bl	8003952 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800376c:	6a3b      	ldr	r3, [r7, #32]
 800376e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d00b      	beq.n	800378e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	f003 0308 	and.w	r3, r3, #8
 800377c:	2b00      	cmp	r3, #0
 800377e:	d006      	beq.n	800378e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2208      	movs	r2, #8
 8003786:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f000 f8eb 	bl	8003964 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800378e:	6a3b      	ldr	r3, [r7, #32]
 8003790:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d07b      	beq.n	8003890 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	f003 0304 	and.w	r3, r3, #4
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d072      	beq.n	8003888 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80037a2:	6a3b      	ldr	r3, [r7, #32]
 80037a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d008      	beq.n	80037be <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	f043 0301 	orr.w	r3, r3, #1
 80037bc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80037be:	6a3b      	ldr	r3, [r7, #32]
 80037c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d008      	beq.n	80037da <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d003      	beq.n	80037da <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80037d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d4:	f043 0302 	orr.w	r3, r3, #2
 80037d8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80037da:	6a3b      	ldr	r3, [r7, #32]
 80037dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d008      	beq.n	80037f6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d003      	beq.n	80037f6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80037ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f0:	f043 0304 	orr.w	r3, r3, #4
 80037f4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80037f6:	6a3b      	ldr	r3, [r7, #32]
 80037f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d043      	beq.n	8003888 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003806:	2b00      	cmp	r3, #0
 8003808:	d03e      	beq.n	8003888 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003810:	2b60      	cmp	r3, #96	@ 0x60
 8003812:	d02b      	beq.n	800386c <HAL_CAN_IRQHandler+0x32a>
 8003814:	2b60      	cmp	r3, #96	@ 0x60
 8003816:	d82e      	bhi.n	8003876 <HAL_CAN_IRQHandler+0x334>
 8003818:	2b50      	cmp	r3, #80	@ 0x50
 800381a:	d022      	beq.n	8003862 <HAL_CAN_IRQHandler+0x320>
 800381c:	2b50      	cmp	r3, #80	@ 0x50
 800381e:	d82a      	bhi.n	8003876 <HAL_CAN_IRQHandler+0x334>
 8003820:	2b40      	cmp	r3, #64	@ 0x40
 8003822:	d019      	beq.n	8003858 <HAL_CAN_IRQHandler+0x316>
 8003824:	2b40      	cmp	r3, #64	@ 0x40
 8003826:	d826      	bhi.n	8003876 <HAL_CAN_IRQHandler+0x334>
 8003828:	2b30      	cmp	r3, #48	@ 0x30
 800382a:	d010      	beq.n	800384e <HAL_CAN_IRQHandler+0x30c>
 800382c:	2b30      	cmp	r3, #48	@ 0x30
 800382e:	d822      	bhi.n	8003876 <HAL_CAN_IRQHandler+0x334>
 8003830:	2b10      	cmp	r3, #16
 8003832:	d002      	beq.n	800383a <HAL_CAN_IRQHandler+0x2f8>
 8003834:	2b20      	cmp	r3, #32
 8003836:	d005      	beq.n	8003844 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003838:	e01d      	b.n	8003876 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800383a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383c:	f043 0308 	orr.w	r3, r3, #8
 8003840:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003842:	e019      	b.n	8003878 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003846:	f043 0310 	orr.w	r3, r3, #16
 800384a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800384c:	e014      	b.n	8003878 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800384e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003850:	f043 0320 	orr.w	r3, r3, #32
 8003854:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003856:	e00f      	b.n	8003878 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800385e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003860:	e00a      	b.n	8003878 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003864:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003868:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800386a:	e005      	b.n	8003878 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800386c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003872:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003874:	e000      	b.n	8003878 <HAL_CAN_IRQHandler+0x336>
            break;
 8003876:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	699a      	ldr	r2, [r3, #24]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003886:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2204      	movs	r2, #4
 800388e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003892:	2b00      	cmp	r3, #0
 8003894:	d008      	beq.n	80038a8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800389a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389c:	431a      	orrs	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 f867 	bl	8003976 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80038a8:	bf00      	nop
 80038aa:	3728      	adds	r7, #40	@ 0x28
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80038b8:	bf00      	nop
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	bc80      	pop	{r7}
 80038c0:	4770      	bx	lr

080038c2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80038c2:	b480      	push	{r7}
 80038c4:	b083      	sub	sp, #12
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80038ca:	bf00      	nop
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bc80      	pop	{r7}
 80038d2:	4770      	bx	lr

080038d4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bc80      	pop	{r7}
 80038e4:	4770      	bx	lr

080038e6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80038e6:	b480      	push	{r7}
 80038e8:	b083      	sub	sp, #12
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80038ee:	bf00      	nop
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bc80      	pop	{r7}
 80038f6:	4770      	bx	lr

080038f8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	bc80      	pop	{r7}
 8003908:	4770      	bx	lr

0800390a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800390a:	b480      	push	{r7}
 800390c:	b083      	sub	sp, #12
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003912:	bf00      	nop
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	bc80      	pop	{r7}
 800391a:	4770      	bx	lr

0800391c <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	bc80      	pop	{r7}
 800392c:	4770      	bx	lr

0800392e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800392e:	b480      	push	{r7}
 8003930:	b083      	sub	sp, #12
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003936:	bf00      	nop
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	bc80      	pop	{r7}
 800393e:	4770      	bx	lr

08003940 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	bc80      	pop	{r7}
 8003950:	4770      	bx	lr

08003952 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003952:	b480      	push	{r7}
 8003954:	b083      	sub	sp, #12
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800395a:	bf00      	nop
 800395c:	370c      	adds	r7, #12
 800395e:	46bd      	mov	sp, r7
 8003960:	bc80      	pop	{r7}
 8003962:	4770      	bx	lr

08003964 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800396c:	bf00      	nop
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	bc80      	pop	{r7}
 8003974:	4770      	bx	lr

08003976 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003976:	b480      	push	{r7}
 8003978:	b083      	sub	sp, #12
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800397e:	bf00      	nop
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	bc80      	pop	{r7}
 8003986:	4770      	bx	lr

08003988 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8003994:	4618      	mov	r0, r3
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	bc80      	pop	{r7}
 800399c:	4770      	bx	lr
	...

080039a0 <__NVIC_SetPriorityGrouping>:
	 Only values from 0..7 are used.
	 In case of a conflict between priority grouping and available
	 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
	 \param [in]      PriorityGroup  Priority grouping field.
	 */
	__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 80039a0:	b480      	push	{r7}
 80039a2:	b085      	sub	sp, #20
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
		uint32_t reg_value;
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f003 0307 	and.w	r3, r3, #7
 80039ae:	60fb      	str	r3, [r7, #12]

		reg_value = SCB->AIRCR; /* read old register configuration    */
 80039b0:	4b0c      	ldr	r3, [pc, #48]	@ (80039e4 <__NVIC_SetPriorityGrouping+0x44>)
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	60bb      	str	r3, [r7, #8]
		reg_value &= ~((uint32_t) (SCB_AIRCR_VECTKEY_Msk
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80039bc:	4013      	ands	r3, r2
 80039be:	60bb      	str	r3, [r7, #8]
				| SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
		reg_value = (reg_value | ((uint32_t) 0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
				| (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)); /* Insert write key and priority group */
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	021a      	lsls	r2, r3, #8
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	4313      	orrs	r3, r2
		reg_value = (reg_value | ((uint32_t) 0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
 80039c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80039cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039d0:	60bb      	str	r3, [r7, #8]
		SCB->AIRCR = reg_value;
 80039d2:	4a04      	ldr	r2, [pc, #16]	@ (80039e4 <__NVIC_SetPriorityGrouping+0x44>)
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	60d3      	str	r3, [r2, #12]
	}
 80039d8:	bf00      	nop
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	bc80      	pop	{r7}
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	e000ed00 	.word	0xe000ed00

080039e8 <__NVIC_GetPriorityGrouping>:
	/**
	 \brief   Get Priority Grouping
	 \details Reads the priority grouping field from the NVIC Interrupt Controller.
	 \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
	 */
	__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) {
 80039e8:	b480      	push	{r7}
 80039ea:	af00      	add	r7, sp, #0
		return ((uint32_t) ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk)
 80039ec:	4b04      	ldr	r3, [pc, #16]	@ (8003a00 <__NVIC_GetPriorityGrouping+0x18>)
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	0a1b      	lsrs	r3, r3, #8
 80039f2:	f003 0307 	and.w	r3, r3, #7
				>> SCB_AIRCR_PRIGROUP_Pos));
	}
 80039f6:	4618      	mov	r0, r3
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bc80      	pop	{r7}
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	e000ed00 	.word	0xe000ed00

08003a04 <__NVIC_EnableIRQ>:
	 \brief   Enable Interrupt
	 \details Enables a device specific interrupt in the NVIC interrupt controller.
	 \param [in]      IRQn  Device specific interrupt number.
	 \note    IRQn must not be negative.
	 */
	__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) {
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 8003a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	db0b      	blt.n	8003a2e <__NVIC_EnableIRQ+0x2a>
			NVIC->ISER[(((uint32_t) IRQn) >> 5UL)] = (uint32_t) (1UL
					<< (((uint32_t) IRQn) & 0x1FUL));
 8003a16:	79fb      	ldrb	r3, [r7, #7]
 8003a18:	f003 021f 	and.w	r2, r3, #31
			NVIC->ISER[(((uint32_t) IRQn) >> 5UL)] = (uint32_t) (1UL
 8003a1c:	4906      	ldr	r1, [pc, #24]	@ (8003a38 <__NVIC_EnableIRQ+0x34>)
 8003a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a22:	095b      	lsrs	r3, r3, #5
 8003a24:	2001      	movs	r0, #1
 8003a26:	fa00 f202 	lsl.w	r2, r0, r2
 8003a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}
	}
 8003a2e:	bf00      	nop
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bc80      	pop	{r7}
 8003a36:	4770      	bx	lr
 8003a38:	e000e100 	.word	0xe000e100

08003a3c <__NVIC_SetPriority>:
	 or negative to specify a processor exception.
	 \param [in]      IRQn  Interrupt number.
	 \param [in]  priority  Priority to set.
	 \note    The priority cannot be set for every processor exception.
	 */
	__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	4603      	mov	r3, r0
 8003a44:	6039      	str	r1, [r7, #0]
 8003a46:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 8003a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	db0a      	blt.n	8003a66 <__NVIC_SetPriority+0x2a>
			NVIC->IP[((uint32_t) IRQn)] = (uint8_t) ((priority
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	b2da      	uxtb	r2, r3
 8003a54:	490c      	ldr	r1, [pc, #48]	@ (8003a88 <__NVIC_SetPriority+0x4c>)
 8003a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a5a:	0112      	lsls	r2, r2, #4
 8003a5c:	b2d2      	uxtb	r2, r2
 8003a5e:	440b      	add	r3, r1
 8003a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
					<< (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL);
		} else {
			SCB->SHP[(((uint32_t) IRQn) & 0xFUL) - 4UL] = (uint8_t) ((priority
					<< (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL);
		}
	}
 8003a64:	e00a      	b.n	8003a7c <__NVIC_SetPriority+0x40>
			SCB->SHP[(((uint32_t) IRQn) & 0xFUL) - 4UL] = (uint8_t) ((priority
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	b2da      	uxtb	r2, r3
 8003a6a:	4908      	ldr	r1, [pc, #32]	@ (8003a8c <__NVIC_SetPriority+0x50>)
 8003a6c:	79fb      	ldrb	r3, [r7, #7]
 8003a6e:	f003 030f 	and.w	r3, r3, #15
 8003a72:	3b04      	subs	r3, #4
 8003a74:	0112      	lsls	r2, r2, #4
 8003a76:	b2d2      	uxtb	r2, r2
 8003a78:	440b      	add	r3, r1
 8003a7a:	761a      	strb	r2, [r3, #24]
	}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bc80      	pop	{r7}
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	e000e100 	.word	0xe000e100
 8003a8c:	e000ed00 	.word	0xe000ed00

08003a90 <NVIC_EncodePriority>:
	 \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
	 \param [in]       SubPriority  Subpriority value (starting from 0).
	 \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
	 */
	__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup,
			uint32_t PreemptPriority, uint32_t SubPriority) {
 8003a90:	b480      	push	{r7}
 8003a92:	b089      	sub	sp, #36	@ 0x24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f003 0307 	and.w	r3, r3, #7
 8003aa2:	61fb      	str	r3, [r7, #28]
		uint32_t PreemptPriorityBits;
		uint32_t SubPriorityBits;

		PreemptPriorityBits =
				((7UL - PriorityGroupTmp) > (uint32_t) (__NVIC_PRIO_BITS)) ?
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	f1c3 0307 	rsb	r3, r3, #7
		PreemptPriorityBits =
 8003aaa:	2b04      	cmp	r3, #4
 8003aac:	bf28      	it	cs
 8003aae:	2304      	movcs	r3, #4
 8003ab0:	61bb      	str	r3, [r7, #24]
						(uint32_t) (__NVIC_PRIO_BITS) :
						(uint32_t) (7UL - PriorityGroupTmp);
		SubPriorityBits =
				((PriorityGroupTmp + (uint32_t) (__NVIC_PRIO_BITS))
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	3304      	adds	r3, #4
						< (uint32_t) 7UL) ?
						(uint32_t) 0UL :
 8003ab6:	2b06      	cmp	r3, #6
 8003ab8:	d902      	bls.n	8003ac0 <NVIC_EncodePriority+0x30>
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	3b03      	subs	r3, #3
 8003abe:	e000      	b.n	8003ac2 <NVIC_EncodePriority+0x32>
 8003ac0:	2300      	movs	r3, #0
		SubPriorityBits =
 8003ac2:	617b      	str	r3, [r7, #20]
						(uint32_t) ((PriorityGroupTmp - 7UL)
								+ (uint32_t) (__NVIC_PRIO_BITS));

		return (((PreemptPriority
				& (uint32_t) ((1UL << (PreemptPriorityBits)) - 1UL))
 8003ac4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ace:	43da      	mvns	r2, r3
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	401a      	ands	r2, r3
				<< SubPriorityBits)
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	409a      	lsls	r2, r3
				| ((SubPriority & (uint32_t) ((1UL << (SubPriorityBits)) - 1UL))));
 8003ad8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	fa01 f303 	lsl.w	r3, r1, r3
 8003ae2:	43d9      	mvns	r1, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	400b      	ands	r3, r1
 8003ae8:	4313      	orrs	r3, r2
	}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3724      	adds	r7, #36	@ 0x24
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bc80      	pop	{r7}
 8003af2:	4770      	bx	lr

08003af4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	3b01      	subs	r3, #1
 8003b00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b04:	d301      	bcc.n	8003b0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b06:	2301      	movs	r3, #1
 8003b08:	e00f      	b.n	8003b2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8003b34 <SysTick_Config+0x40>)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b12:	210f      	movs	r1, #15
 8003b14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b18:	f7ff ff90 	bl	8003a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b1c:	4b05      	ldr	r3, [pc, #20]	@ (8003b34 <SysTick_Config+0x40>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b22:	4b04      	ldr	r3, [pc, #16]	@ (8003b34 <SysTick_Config+0x40>)
 8003b24:	2207      	movs	r2, #7
 8003b26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3708      	adds	r7, #8
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	e000e010 	.word	0xe000e010

08003b38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f7ff ff2d 	bl	80039a0 <__NVIC_SetPriorityGrouping>
}
 8003b46:	bf00      	nop
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b086      	sub	sp, #24
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	4603      	mov	r3, r0
 8003b56:	60b9      	str	r1, [r7, #8]
 8003b58:	607a      	str	r2, [r7, #4]
 8003b5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b60:	f7ff ff42 	bl	80039e8 <__NVIC_GetPriorityGrouping>
 8003b64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	68b9      	ldr	r1, [r7, #8]
 8003b6a:	6978      	ldr	r0, [r7, #20]
 8003b6c:	f7ff ff90 	bl	8003a90 <NVIC_EncodePriority>
 8003b70:	4602      	mov	r2, r0
 8003b72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b76:	4611      	mov	r1, r2
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7ff ff5f 	bl	8003a3c <__NVIC_SetPriority>
}
 8003b7e:	bf00      	nop
 8003b80:	3718      	adds	r7, #24
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b86:	b580      	push	{r7, lr}
 8003b88:	b082      	sub	sp, #8
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7ff ff35 	bl	8003a04 <__NVIC_EnableIRQ>
}
 8003b9a:	bf00      	nop
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	b082      	sub	sp, #8
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f7ff ffa2 	bl	8003af4 <SysTick_Config>
 8003bb0:	4603      	mov	r3, r0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3708      	adds	r7, #8
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
	...

08003bbc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d101      	bne.n	8003bd2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e043      	b.n	8003c5a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	4b22      	ldr	r3, [pc, #136]	@ (8003c64 <HAL_DMA_Init+0xa8>)
 8003bda:	4413      	add	r3, r2
 8003bdc:	4a22      	ldr	r2, [pc, #136]	@ (8003c68 <HAL_DMA_Init+0xac>)
 8003bde:	fba2 2303 	umull	r2, r3, r2, r3
 8003be2:	091b      	lsrs	r3, r3, #4
 8003be4:	009a      	lsls	r2, r3, #2
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a1f      	ldr	r2, [pc, #124]	@ (8003c6c <HAL_DMA_Init+0xb0>)
 8003bee:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003c06:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003c0a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003c14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	69db      	ldr	r3, [r3, #28]
 8003c32:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3714      	adds	r7, #20
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bc80      	pop	{r7}
 8003c62:	4770      	bx	lr
 8003c64:	bffdfff8 	.word	0xbffdfff8
 8003c68:	cccccccd 	.word	0xcccccccd
 8003c6c:	40020000 	.word	0x40020000

08003c70 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
 8003c7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d101      	bne.n	8003c90 <HAL_DMA_Start_IT+0x20>
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	e04a      	b.n	8003d26 <HAL_DMA_Start_IT+0xb6>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d13a      	bne.n	8003d18 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2202      	movs	r2, #2
 8003ca6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0201 	bic.w	r2, r2, #1
 8003cbe:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	68b9      	ldr	r1, [r7, #8]
 8003cc6:	68f8      	ldr	r0, [r7, #12]
 8003cc8:	f000 f938 	bl	8003f3c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d008      	beq.n	8003ce6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f042 020e 	orr.w	r2, r2, #14
 8003ce2:	601a      	str	r2, [r3, #0]
 8003ce4:	e00f      	b.n	8003d06 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f022 0204 	bic.w	r2, r2, #4
 8003cf4:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f042 020a 	orr.w	r2, r2, #10
 8003d04:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f042 0201 	orr.w	r2, r2, #1
 8003d14:	601a      	str	r2, [r3, #0]
 8003d16:	e005      	b.n	8003d24 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003d20:	2302      	movs	r3, #2
 8003d22:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003d24:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3718      	adds	r7, #24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
	...

08003d30 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4c:	2204      	movs	r2, #4
 8003d4e:	409a      	lsls	r2, r3
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	4013      	ands	r3, r2
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d04f      	beq.n	8003df8 <HAL_DMA_IRQHandler+0xc8>
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	f003 0304 	and.w	r3, r3, #4
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d04a      	beq.n	8003df8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0320 	and.w	r3, r3, #32
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d107      	bne.n	8003d80 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f022 0204 	bic.w	r2, r2, #4
 8003d7e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a66      	ldr	r2, [pc, #408]	@ (8003f20 <HAL_DMA_IRQHandler+0x1f0>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d029      	beq.n	8003dde <HAL_DMA_IRQHandler+0xae>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a65      	ldr	r2, [pc, #404]	@ (8003f24 <HAL_DMA_IRQHandler+0x1f4>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d022      	beq.n	8003dda <HAL_DMA_IRQHandler+0xaa>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a63      	ldr	r2, [pc, #396]	@ (8003f28 <HAL_DMA_IRQHandler+0x1f8>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d01a      	beq.n	8003dd4 <HAL_DMA_IRQHandler+0xa4>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a62      	ldr	r2, [pc, #392]	@ (8003f2c <HAL_DMA_IRQHandler+0x1fc>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d012      	beq.n	8003dce <HAL_DMA_IRQHandler+0x9e>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a60      	ldr	r2, [pc, #384]	@ (8003f30 <HAL_DMA_IRQHandler+0x200>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d00a      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0x98>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a5f      	ldr	r2, [pc, #380]	@ (8003f34 <HAL_DMA_IRQHandler+0x204>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d102      	bne.n	8003dc2 <HAL_DMA_IRQHandler+0x92>
 8003dbc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003dc0:	e00e      	b.n	8003de0 <HAL_DMA_IRQHandler+0xb0>
 8003dc2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003dc6:	e00b      	b.n	8003de0 <HAL_DMA_IRQHandler+0xb0>
 8003dc8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003dcc:	e008      	b.n	8003de0 <HAL_DMA_IRQHandler+0xb0>
 8003dce:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003dd2:	e005      	b.n	8003de0 <HAL_DMA_IRQHandler+0xb0>
 8003dd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003dd8:	e002      	b.n	8003de0 <HAL_DMA_IRQHandler+0xb0>
 8003dda:	2340      	movs	r3, #64	@ 0x40
 8003ddc:	e000      	b.n	8003de0 <HAL_DMA_IRQHandler+0xb0>
 8003dde:	2304      	movs	r3, #4
 8003de0:	4a55      	ldr	r2, [pc, #340]	@ (8003f38 <HAL_DMA_IRQHandler+0x208>)
 8003de2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f000 8094 	beq.w	8003f16 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003df6:	e08e      	b.n	8003f16 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfc:	2202      	movs	r2, #2
 8003dfe:	409a      	lsls	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	4013      	ands	r3, r2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d056      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x186>
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d051      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0320 	and.w	r3, r3, #32
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d10b      	bne.n	8003e38 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f022 020a 	bic.w	r2, r2, #10
 8003e2e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a38      	ldr	r2, [pc, #224]	@ (8003f20 <HAL_DMA_IRQHandler+0x1f0>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d029      	beq.n	8003e96 <HAL_DMA_IRQHandler+0x166>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a37      	ldr	r2, [pc, #220]	@ (8003f24 <HAL_DMA_IRQHandler+0x1f4>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d022      	beq.n	8003e92 <HAL_DMA_IRQHandler+0x162>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a35      	ldr	r2, [pc, #212]	@ (8003f28 <HAL_DMA_IRQHandler+0x1f8>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d01a      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x15c>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a34      	ldr	r2, [pc, #208]	@ (8003f2c <HAL_DMA_IRQHandler+0x1fc>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d012      	beq.n	8003e86 <HAL_DMA_IRQHandler+0x156>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a32      	ldr	r2, [pc, #200]	@ (8003f30 <HAL_DMA_IRQHandler+0x200>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d00a      	beq.n	8003e80 <HAL_DMA_IRQHandler+0x150>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a31      	ldr	r2, [pc, #196]	@ (8003f34 <HAL_DMA_IRQHandler+0x204>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d102      	bne.n	8003e7a <HAL_DMA_IRQHandler+0x14a>
 8003e74:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003e78:	e00e      	b.n	8003e98 <HAL_DMA_IRQHandler+0x168>
 8003e7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e7e:	e00b      	b.n	8003e98 <HAL_DMA_IRQHandler+0x168>
 8003e80:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e84:	e008      	b.n	8003e98 <HAL_DMA_IRQHandler+0x168>
 8003e86:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003e8a:	e005      	b.n	8003e98 <HAL_DMA_IRQHandler+0x168>
 8003e8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e90:	e002      	b.n	8003e98 <HAL_DMA_IRQHandler+0x168>
 8003e92:	2320      	movs	r3, #32
 8003e94:	e000      	b.n	8003e98 <HAL_DMA_IRQHandler+0x168>
 8003e96:	2302      	movs	r3, #2
 8003e98:	4a27      	ldr	r2, [pc, #156]	@ (8003f38 <HAL_DMA_IRQHandler+0x208>)
 8003e9a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d034      	beq.n	8003f16 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003eb4:	e02f      	b.n	8003f16 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eba:	2208      	movs	r2, #8
 8003ebc:	409a      	lsls	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d028      	beq.n	8003f18 <HAL_DMA_IRQHandler+0x1e8>
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	f003 0308 	and.w	r3, r3, #8
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d023      	beq.n	8003f18 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 020e 	bic.w	r2, r2, #14
 8003ede:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ee8:	2101      	movs	r1, #1
 8003eea:	fa01 f202 	lsl.w	r2, r1, r2
 8003eee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d004      	beq.n	8003f18 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	4798      	blx	r3
    }
  }
  return;
 8003f16:	bf00      	nop
 8003f18:	bf00      	nop
}
 8003f1a:	3710      	adds	r7, #16
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	40020008 	.word	0x40020008
 8003f24:	4002001c 	.word	0x4002001c
 8003f28:	40020030 	.word	0x40020030
 8003f2c:	40020044 	.word	0x40020044
 8003f30:	40020058 	.word	0x40020058
 8003f34:	4002006c 	.word	0x4002006c
 8003f38:	40020000 	.word	0x40020000

08003f3c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
 8003f48:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f52:	2101      	movs	r1, #1
 8003f54:	fa01 f202 	lsl.w	r2, r1, r2
 8003f58:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	683a      	ldr	r2, [r7, #0]
 8003f60:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	2b10      	cmp	r3, #16
 8003f68:	d108      	bne.n	8003f7c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68ba      	ldr	r2, [r7, #8]
 8003f78:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003f7a:	e007      	b.n	8003f8c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	68ba      	ldr	r2, [r7, #8]
 8003f82:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	60da      	str	r2, [r3, #12]
}
 8003f8c:	bf00      	nop
 8003f8e:	3714      	adds	r7, #20
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bc80      	pop	{r7}
 8003f94:	4770      	bx	lr
	...

08003f98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b08b      	sub	sp, #44	@ 0x2c
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003faa:	e169      	b.n	8004280 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003fac:	2201      	movs	r2, #1
 8003fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	69fa      	ldr	r2, [r7, #28]
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003fc0:	69ba      	ldr	r2, [r7, #24]
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	f040 8158 	bne.w	800427a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	4a9a      	ldr	r2, [pc, #616]	@ (8004238 <HAL_GPIO_Init+0x2a0>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d05e      	beq.n	8004092 <HAL_GPIO_Init+0xfa>
 8003fd4:	4a98      	ldr	r2, [pc, #608]	@ (8004238 <HAL_GPIO_Init+0x2a0>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d875      	bhi.n	80040c6 <HAL_GPIO_Init+0x12e>
 8003fda:	4a98      	ldr	r2, [pc, #608]	@ (800423c <HAL_GPIO_Init+0x2a4>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d058      	beq.n	8004092 <HAL_GPIO_Init+0xfa>
 8003fe0:	4a96      	ldr	r2, [pc, #600]	@ (800423c <HAL_GPIO_Init+0x2a4>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d86f      	bhi.n	80040c6 <HAL_GPIO_Init+0x12e>
 8003fe6:	4a96      	ldr	r2, [pc, #600]	@ (8004240 <HAL_GPIO_Init+0x2a8>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d052      	beq.n	8004092 <HAL_GPIO_Init+0xfa>
 8003fec:	4a94      	ldr	r2, [pc, #592]	@ (8004240 <HAL_GPIO_Init+0x2a8>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d869      	bhi.n	80040c6 <HAL_GPIO_Init+0x12e>
 8003ff2:	4a94      	ldr	r2, [pc, #592]	@ (8004244 <HAL_GPIO_Init+0x2ac>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d04c      	beq.n	8004092 <HAL_GPIO_Init+0xfa>
 8003ff8:	4a92      	ldr	r2, [pc, #584]	@ (8004244 <HAL_GPIO_Init+0x2ac>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d863      	bhi.n	80040c6 <HAL_GPIO_Init+0x12e>
 8003ffe:	4a92      	ldr	r2, [pc, #584]	@ (8004248 <HAL_GPIO_Init+0x2b0>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d046      	beq.n	8004092 <HAL_GPIO_Init+0xfa>
 8004004:	4a90      	ldr	r2, [pc, #576]	@ (8004248 <HAL_GPIO_Init+0x2b0>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d85d      	bhi.n	80040c6 <HAL_GPIO_Init+0x12e>
 800400a:	2b12      	cmp	r3, #18
 800400c:	d82a      	bhi.n	8004064 <HAL_GPIO_Init+0xcc>
 800400e:	2b12      	cmp	r3, #18
 8004010:	d859      	bhi.n	80040c6 <HAL_GPIO_Init+0x12e>
 8004012:	a201      	add	r2, pc, #4	@ (adr r2, 8004018 <HAL_GPIO_Init+0x80>)
 8004014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004018:	08004093 	.word	0x08004093
 800401c:	0800406d 	.word	0x0800406d
 8004020:	0800407f 	.word	0x0800407f
 8004024:	080040c1 	.word	0x080040c1
 8004028:	080040c7 	.word	0x080040c7
 800402c:	080040c7 	.word	0x080040c7
 8004030:	080040c7 	.word	0x080040c7
 8004034:	080040c7 	.word	0x080040c7
 8004038:	080040c7 	.word	0x080040c7
 800403c:	080040c7 	.word	0x080040c7
 8004040:	080040c7 	.word	0x080040c7
 8004044:	080040c7 	.word	0x080040c7
 8004048:	080040c7 	.word	0x080040c7
 800404c:	080040c7 	.word	0x080040c7
 8004050:	080040c7 	.word	0x080040c7
 8004054:	080040c7 	.word	0x080040c7
 8004058:	080040c7 	.word	0x080040c7
 800405c:	08004075 	.word	0x08004075
 8004060:	08004089 	.word	0x08004089
 8004064:	4a79      	ldr	r2, [pc, #484]	@ (800424c <HAL_GPIO_Init+0x2b4>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d013      	beq.n	8004092 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800406a:	e02c      	b.n	80040c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	623b      	str	r3, [r7, #32]
          break;
 8004072:	e029      	b.n	80040c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	3304      	adds	r3, #4
 800407a:	623b      	str	r3, [r7, #32]
          break;
 800407c:	e024      	b.n	80040c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	3308      	adds	r3, #8
 8004084:	623b      	str	r3, [r7, #32]
          break;
 8004086:	e01f      	b.n	80040c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	330c      	adds	r3, #12
 800408e:	623b      	str	r3, [r7, #32]
          break;
 8004090:	e01a      	b.n	80040c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d102      	bne.n	80040a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800409a:	2304      	movs	r3, #4
 800409c:	623b      	str	r3, [r7, #32]
          break;
 800409e:	e013      	b.n	80040c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d105      	bne.n	80040b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80040a8:	2308      	movs	r3, #8
 80040aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	69fa      	ldr	r2, [r7, #28]
 80040b0:	611a      	str	r2, [r3, #16]
          break;
 80040b2:	e009      	b.n	80040c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80040b4:	2308      	movs	r3, #8
 80040b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	69fa      	ldr	r2, [r7, #28]
 80040bc:	615a      	str	r2, [r3, #20]
          break;
 80040be:	e003      	b.n	80040c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80040c0:	2300      	movs	r3, #0
 80040c2:	623b      	str	r3, [r7, #32]
          break;
 80040c4:	e000      	b.n	80040c8 <HAL_GPIO_Init+0x130>
          break;
 80040c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	2bff      	cmp	r3, #255	@ 0xff
 80040cc:	d801      	bhi.n	80040d2 <HAL_GPIO_Init+0x13a>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	e001      	b.n	80040d6 <HAL_GPIO_Init+0x13e>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	3304      	adds	r3, #4
 80040d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	2bff      	cmp	r3, #255	@ 0xff
 80040dc:	d802      	bhi.n	80040e4 <HAL_GPIO_Init+0x14c>
 80040de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	e002      	b.n	80040ea <HAL_GPIO_Init+0x152>
 80040e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e6:	3b08      	subs	r3, #8
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	210f      	movs	r1, #15
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	fa01 f303 	lsl.w	r3, r1, r3
 80040f8:	43db      	mvns	r3, r3
 80040fa:	401a      	ands	r2, r3
 80040fc:	6a39      	ldr	r1, [r7, #32]
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	fa01 f303 	lsl.w	r3, r1, r3
 8004104:	431a      	orrs	r2, r3
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004112:	2b00      	cmp	r3, #0
 8004114:	f000 80b1 	beq.w	800427a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004118:	4b4d      	ldr	r3, [pc, #308]	@ (8004250 <HAL_GPIO_Init+0x2b8>)
 800411a:	699b      	ldr	r3, [r3, #24]
 800411c:	4a4c      	ldr	r2, [pc, #304]	@ (8004250 <HAL_GPIO_Init+0x2b8>)
 800411e:	f043 0301 	orr.w	r3, r3, #1
 8004122:	6193      	str	r3, [r2, #24]
 8004124:	4b4a      	ldr	r3, [pc, #296]	@ (8004250 <HAL_GPIO_Init+0x2b8>)
 8004126:	699b      	ldr	r3, [r3, #24]
 8004128:	f003 0301 	and.w	r3, r3, #1
 800412c:	60bb      	str	r3, [r7, #8]
 800412e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004130:	4a48      	ldr	r2, [pc, #288]	@ (8004254 <HAL_GPIO_Init+0x2bc>)
 8004132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004134:	089b      	lsrs	r3, r3, #2
 8004136:	3302      	adds	r3, #2
 8004138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800413c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800413e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004140:	f003 0303 	and.w	r3, r3, #3
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	220f      	movs	r2, #15
 8004148:	fa02 f303 	lsl.w	r3, r2, r3
 800414c:	43db      	mvns	r3, r3
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	4013      	ands	r3, r2
 8004152:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a40      	ldr	r2, [pc, #256]	@ (8004258 <HAL_GPIO_Init+0x2c0>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d013      	beq.n	8004184 <HAL_GPIO_Init+0x1ec>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a3f      	ldr	r2, [pc, #252]	@ (800425c <HAL_GPIO_Init+0x2c4>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d00d      	beq.n	8004180 <HAL_GPIO_Init+0x1e8>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a3e      	ldr	r2, [pc, #248]	@ (8004260 <HAL_GPIO_Init+0x2c8>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d007      	beq.n	800417c <HAL_GPIO_Init+0x1e4>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4a3d      	ldr	r2, [pc, #244]	@ (8004264 <HAL_GPIO_Init+0x2cc>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d101      	bne.n	8004178 <HAL_GPIO_Init+0x1e0>
 8004174:	2303      	movs	r3, #3
 8004176:	e006      	b.n	8004186 <HAL_GPIO_Init+0x1ee>
 8004178:	2304      	movs	r3, #4
 800417a:	e004      	b.n	8004186 <HAL_GPIO_Init+0x1ee>
 800417c:	2302      	movs	r3, #2
 800417e:	e002      	b.n	8004186 <HAL_GPIO_Init+0x1ee>
 8004180:	2301      	movs	r3, #1
 8004182:	e000      	b.n	8004186 <HAL_GPIO_Init+0x1ee>
 8004184:	2300      	movs	r3, #0
 8004186:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004188:	f002 0203 	and.w	r2, r2, #3
 800418c:	0092      	lsls	r2, r2, #2
 800418e:	4093      	lsls	r3, r2
 8004190:	68fa      	ldr	r2, [r7, #12]
 8004192:	4313      	orrs	r3, r2
 8004194:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004196:	492f      	ldr	r1, [pc, #188]	@ (8004254 <HAL_GPIO_Init+0x2bc>)
 8004198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419a:	089b      	lsrs	r3, r3, #2
 800419c:	3302      	adds	r3, #2
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d006      	beq.n	80041be <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80041b0:	4b2d      	ldr	r3, [pc, #180]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	492c      	ldr	r1, [pc, #176]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	600b      	str	r3, [r1, #0]
 80041bc:	e006      	b.n	80041cc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80041be:	4b2a      	ldr	r3, [pc, #168]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	43db      	mvns	r3, r3
 80041c6:	4928      	ldr	r1, [pc, #160]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 80041c8:	4013      	ands	r3, r2
 80041ca:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d006      	beq.n	80041e6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80041d8:	4b23      	ldr	r3, [pc, #140]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 80041da:	685a      	ldr	r2, [r3, #4]
 80041dc:	4922      	ldr	r1, [pc, #136]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	604b      	str	r3, [r1, #4]
 80041e4:	e006      	b.n	80041f4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80041e6:	4b20      	ldr	r3, [pc, #128]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 80041e8:	685a      	ldr	r2, [r3, #4]
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	43db      	mvns	r3, r3
 80041ee:	491e      	ldr	r1, [pc, #120]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 80041f0:	4013      	ands	r3, r2
 80041f2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d006      	beq.n	800420e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004200:	4b19      	ldr	r3, [pc, #100]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 8004202:	689a      	ldr	r2, [r3, #8]
 8004204:	4918      	ldr	r1, [pc, #96]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	4313      	orrs	r3, r2
 800420a:	608b      	str	r3, [r1, #8]
 800420c:	e006      	b.n	800421c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800420e:	4b16      	ldr	r3, [pc, #88]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 8004210:	689a      	ldr	r2, [r3, #8]
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	43db      	mvns	r3, r3
 8004216:	4914      	ldr	r1, [pc, #80]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 8004218:	4013      	ands	r3, r2
 800421a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d021      	beq.n	800426c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004228:	4b0f      	ldr	r3, [pc, #60]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 800422a:	68da      	ldr	r2, [r3, #12]
 800422c:	490e      	ldr	r1, [pc, #56]	@ (8004268 <HAL_GPIO_Init+0x2d0>)
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	4313      	orrs	r3, r2
 8004232:	60cb      	str	r3, [r1, #12]
 8004234:	e021      	b.n	800427a <HAL_GPIO_Init+0x2e2>
 8004236:	bf00      	nop
 8004238:	10320000 	.word	0x10320000
 800423c:	10310000 	.word	0x10310000
 8004240:	10220000 	.word	0x10220000
 8004244:	10210000 	.word	0x10210000
 8004248:	10120000 	.word	0x10120000
 800424c:	10110000 	.word	0x10110000
 8004250:	40021000 	.word	0x40021000
 8004254:	40010000 	.word	0x40010000
 8004258:	40010800 	.word	0x40010800
 800425c:	40010c00 	.word	0x40010c00
 8004260:	40011000 	.word	0x40011000
 8004264:	40011400 	.word	0x40011400
 8004268:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800426c:	4b0b      	ldr	r3, [pc, #44]	@ (800429c <HAL_GPIO_Init+0x304>)
 800426e:	68da      	ldr	r2, [r3, #12]
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	43db      	mvns	r3, r3
 8004274:	4909      	ldr	r1, [pc, #36]	@ (800429c <HAL_GPIO_Init+0x304>)
 8004276:	4013      	ands	r3, r2
 8004278:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800427a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427c:	3301      	adds	r3, #1
 800427e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004286:	fa22 f303 	lsr.w	r3, r2, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	f47f ae8e 	bne.w	8003fac <HAL_GPIO_Init+0x14>
  }
}
 8004290:	bf00      	nop
 8004292:	bf00      	nop
 8004294:	372c      	adds	r7, #44	@ 0x2c
 8004296:	46bd      	mov	sp, r7
 8004298:	bc80      	pop	{r7}
 800429a:	4770      	bx	lr
 800429c:	40010400 	.word	0x40010400

080042a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	460b      	mov	r3, r1
 80042aa:	807b      	strh	r3, [r7, #2]
 80042ac:	4613      	mov	r3, r2
 80042ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042b0:	787b      	ldrb	r3, [r7, #1]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042b6:	887a      	ldrh	r2, [r7, #2]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80042bc:	e003      	b.n	80042c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80042be:	887b      	ldrh	r3, [r7, #2]
 80042c0:	041a      	lsls	r2, r3, #16
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	611a      	str	r2, [r3, #16]
}
 80042c6:	bf00      	nop
 80042c8:	370c      	adds	r7, #12
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bc80      	pop	{r7}
 80042ce:	4770      	bx	lr

080042d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b086      	sub	sp, #24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d101      	bne.n	80042e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e272      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	f000 8087 	beq.w	80043fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80042f0:	4b92      	ldr	r3, [pc, #584]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f003 030c 	and.w	r3, r3, #12
 80042f8:	2b04      	cmp	r3, #4
 80042fa:	d00c      	beq.n	8004316 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80042fc:	4b8f      	ldr	r3, [pc, #572]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	f003 030c 	and.w	r3, r3, #12
 8004304:	2b08      	cmp	r3, #8
 8004306:	d112      	bne.n	800432e <HAL_RCC_OscConfig+0x5e>
 8004308:	4b8c      	ldr	r3, [pc, #560]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004314:	d10b      	bne.n	800432e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004316:	4b89      	ldr	r3, [pc, #548]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d06c      	beq.n	80043fc <HAL_RCC_OscConfig+0x12c>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d168      	bne.n	80043fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e24c      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004336:	d106      	bne.n	8004346 <HAL_RCC_OscConfig+0x76>
 8004338:	4b80      	ldr	r3, [pc, #512]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a7f      	ldr	r2, [pc, #508]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 800433e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004342:	6013      	str	r3, [r2, #0]
 8004344:	e02e      	b.n	80043a4 <HAL_RCC_OscConfig+0xd4>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10c      	bne.n	8004368 <HAL_RCC_OscConfig+0x98>
 800434e:	4b7b      	ldr	r3, [pc, #492]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a7a      	ldr	r2, [pc, #488]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004354:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004358:	6013      	str	r3, [r2, #0]
 800435a:	4b78      	ldr	r3, [pc, #480]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a77      	ldr	r2, [pc, #476]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004360:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004364:	6013      	str	r3, [r2, #0]
 8004366:	e01d      	b.n	80043a4 <HAL_RCC_OscConfig+0xd4>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004370:	d10c      	bne.n	800438c <HAL_RCC_OscConfig+0xbc>
 8004372:	4b72      	ldr	r3, [pc, #456]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a71      	ldr	r2, [pc, #452]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004378:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800437c:	6013      	str	r3, [r2, #0]
 800437e:	4b6f      	ldr	r3, [pc, #444]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a6e      	ldr	r2, [pc, #440]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004388:	6013      	str	r3, [r2, #0]
 800438a:	e00b      	b.n	80043a4 <HAL_RCC_OscConfig+0xd4>
 800438c:	4b6b      	ldr	r3, [pc, #428]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a6a      	ldr	r2, [pc, #424]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004396:	6013      	str	r3, [r2, #0]
 8004398:	4b68      	ldr	r3, [pc, #416]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a67      	ldr	r2, [pc, #412]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 800439e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d013      	beq.n	80043d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ac:	f7fe f992 	bl	80026d4 <HAL_GetTick>
 80043b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043b2:	e008      	b.n	80043c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043b4:	f7fe f98e 	bl	80026d4 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	2b64      	cmp	r3, #100	@ 0x64
 80043c0:	d901      	bls.n	80043c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e200      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043c6:	4b5d      	ldr	r3, [pc, #372]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d0f0      	beq.n	80043b4 <HAL_RCC_OscConfig+0xe4>
 80043d2:	e014      	b.n	80043fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d4:	f7fe f97e 	bl	80026d4 <HAL_GetTick>
 80043d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043da:	e008      	b.n	80043ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043dc:	f7fe f97a 	bl	80026d4 <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b64      	cmp	r3, #100	@ 0x64
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e1ec      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ee:	4b53      	ldr	r3, [pc, #332]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1f0      	bne.n	80043dc <HAL_RCC_OscConfig+0x10c>
 80043fa:	e000      	b.n	80043fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d063      	beq.n	80044d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800440a:	4b4c      	ldr	r3, [pc, #304]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f003 030c 	and.w	r3, r3, #12
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00b      	beq.n	800442e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004416:	4b49      	ldr	r3, [pc, #292]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	f003 030c 	and.w	r3, r3, #12
 800441e:	2b08      	cmp	r3, #8
 8004420:	d11c      	bne.n	800445c <HAL_RCC_OscConfig+0x18c>
 8004422:	4b46      	ldr	r3, [pc, #280]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d116      	bne.n	800445c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800442e:	4b43      	ldr	r3, [pc, #268]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	2b00      	cmp	r3, #0
 8004438:	d005      	beq.n	8004446 <HAL_RCC_OscConfig+0x176>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d001      	beq.n	8004446 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e1c0      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004446:	4b3d      	ldr	r3, [pc, #244]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	695b      	ldr	r3, [r3, #20]
 8004452:	00db      	lsls	r3, r3, #3
 8004454:	4939      	ldr	r1, [pc, #228]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004456:	4313      	orrs	r3, r2
 8004458:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800445a:	e03a      	b.n	80044d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	691b      	ldr	r3, [r3, #16]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d020      	beq.n	80044a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004464:	4b36      	ldr	r3, [pc, #216]	@ (8004540 <HAL_RCC_OscConfig+0x270>)
 8004466:	2201      	movs	r2, #1
 8004468:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800446a:	f7fe f933 	bl	80026d4 <HAL_GetTick>
 800446e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004470:	e008      	b.n	8004484 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004472:	f7fe f92f 	bl	80026d4 <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	2b02      	cmp	r3, #2
 800447e:	d901      	bls.n	8004484 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e1a1      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004484:	4b2d      	ldr	r3, [pc, #180]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 0302 	and.w	r3, r3, #2
 800448c:	2b00      	cmp	r3, #0
 800448e:	d0f0      	beq.n	8004472 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004490:	4b2a      	ldr	r3, [pc, #168]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	00db      	lsls	r3, r3, #3
 800449e:	4927      	ldr	r1, [pc, #156]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	600b      	str	r3, [r1, #0]
 80044a4:	e015      	b.n	80044d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044a6:	4b26      	ldr	r3, [pc, #152]	@ (8004540 <HAL_RCC_OscConfig+0x270>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ac:	f7fe f912 	bl	80026d4 <HAL_GetTick>
 80044b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044b4:	f7fe f90e 	bl	80026d4 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e180      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044c6:	4b1d      	ldr	r3, [pc, #116]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0302 	and.w	r3, r3, #2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d1f0      	bne.n	80044b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0308 	and.w	r3, r3, #8
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d03a      	beq.n	8004554 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	699b      	ldr	r3, [r3, #24]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d019      	beq.n	800451a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044e6:	4b17      	ldr	r3, [pc, #92]	@ (8004544 <HAL_RCC_OscConfig+0x274>)
 80044e8:	2201      	movs	r2, #1
 80044ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044ec:	f7fe f8f2 	bl	80026d4 <HAL_GetTick>
 80044f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044f2:	e008      	b.n	8004506 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044f4:	f7fe f8ee 	bl	80026d4 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d901      	bls.n	8004506 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e160      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004506:	4b0d      	ldr	r3, [pc, #52]	@ (800453c <HAL_RCC_OscConfig+0x26c>)
 8004508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d0f0      	beq.n	80044f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004512:	2001      	movs	r0, #1
 8004514:	f000 fad8 	bl	8004ac8 <RCC_Delay>
 8004518:	e01c      	b.n	8004554 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800451a:	4b0a      	ldr	r3, [pc, #40]	@ (8004544 <HAL_RCC_OscConfig+0x274>)
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004520:	f7fe f8d8 	bl	80026d4 <HAL_GetTick>
 8004524:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004526:	e00f      	b.n	8004548 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004528:	f7fe f8d4 	bl	80026d4 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d908      	bls.n	8004548 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e146      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
 800453a:	bf00      	nop
 800453c:	40021000 	.word	0x40021000
 8004540:	42420000 	.word	0x42420000
 8004544:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004548:	4b92      	ldr	r3, [pc, #584]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 800454a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1e9      	bne.n	8004528 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0304 	and.w	r3, r3, #4
 800455c:	2b00      	cmp	r3, #0
 800455e:	f000 80a6 	beq.w	80046ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004562:	2300      	movs	r3, #0
 8004564:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004566:	4b8b      	ldr	r3, [pc, #556]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004568:	69db      	ldr	r3, [r3, #28]
 800456a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d10d      	bne.n	800458e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004572:	4b88      	ldr	r3, [pc, #544]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	4a87      	ldr	r2, [pc, #540]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004578:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800457c:	61d3      	str	r3, [r2, #28]
 800457e:	4b85      	ldr	r3, [pc, #532]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004580:	69db      	ldr	r3, [r3, #28]
 8004582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004586:	60bb      	str	r3, [r7, #8]
 8004588:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800458a:	2301      	movs	r3, #1
 800458c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800458e:	4b82      	ldr	r3, [pc, #520]	@ (8004798 <HAL_RCC_OscConfig+0x4c8>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004596:	2b00      	cmp	r3, #0
 8004598:	d118      	bne.n	80045cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800459a:	4b7f      	ldr	r3, [pc, #508]	@ (8004798 <HAL_RCC_OscConfig+0x4c8>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a7e      	ldr	r2, [pc, #504]	@ (8004798 <HAL_RCC_OscConfig+0x4c8>)
 80045a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045a6:	f7fe f895 	bl	80026d4 <HAL_GetTick>
 80045aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045ac:	e008      	b.n	80045c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045ae:	f7fe f891 	bl	80026d4 <HAL_GetTick>
 80045b2:	4602      	mov	r2, r0
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	2b64      	cmp	r3, #100	@ 0x64
 80045ba:	d901      	bls.n	80045c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e103      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c0:	4b75      	ldr	r3, [pc, #468]	@ (8004798 <HAL_RCC_OscConfig+0x4c8>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d0f0      	beq.n	80045ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d106      	bne.n	80045e2 <HAL_RCC_OscConfig+0x312>
 80045d4:	4b6f      	ldr	r3, [pc, #444]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	4a6e      	ldr	r2, [pc, #440]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 80045da:	f043 0301 	orr.w	r3, r3, #1
 80045de:	6213      	str	r3, [r2, #32]
 80045e0:	e02d      	b.n	800463e <HAL_RCC_OscConfig+0x36e>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d10c      	bne.n	8004604 <HAL_RCC_OscConfig+0x334>
 80045ea:	4b6a      	ldr	r3, [pc, #424]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 80045ec:	6a1b      	ldr	r3, [r3, #32]
 80045ee:	4a69      	ldr	r2, [pc, #420]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 80045f0:	f023 0301 	bic.w	r3, r3, #1
 80045f4:	6213      	str	r3, [r2, #32]
 80045f6:	4b67      	ldr	r3, [pc, #412]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	4a66      	ldr	r2, [pc, #408]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 80045fc:	f023 0304 	bic.w	r3, r3, #4
 8004600:	6213      	str	r3, [r2, #32]
 8004602:	e01c      	b.n	800463e <HAL_RCC_OscConfig+0x36e>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	2b05      	cmp	r3, #5
 800460a:	d10c      	bne.n	8004626 <HAL_RCC_OscConfig+0x356>
 800460c:	4b61      	ldr	r3, [pc, #388]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 800460e:	6a1b      	ldr	r3, [r3, #32]
 8004610:	4a60      	ldr	r2, [pc, #384]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004612:	f043 0304 	orr.w	r3, r3, #4
 8004616:	6213      	str	r3, [r2, #32]
 8004618:	4b5e      	ldr	r3, [pc, #376]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 800461a:	6a1b      	ldr	r3, [r3, #32]
 800461c:	4a5d      	ldr	r2, [pc, #372]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 800461e:	f043 0301 	orr.w	r3, r3, #1
 8004622:	6213      	str	r3, [r2, #32]
 8004624:	e00b      	b.n	800463e <HAL_RCC_OscConfig+0x36e>
 8004626:	4b5b      	ldr	r3, [pc, #364]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004628:	6a1b      	ldr	r3, [r3, #32]
 800462a:	4a5a      	ldr	r2, [pc, #360]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 800462c:	f023 0301 	bic.w	r3, r3, #1
 8004630:	6213      	str	r3, [r2, #32]
 8004632:	4b58      	ldr	r3, [pc, #352]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004634:	6a1b      	ldr	r3, [r3, #32]
 8004636:	4a57      	ldr	r2, [pc, #348]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004638:	f023 0304 	bic.w	r3, r3, #4
 800463c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d015      	beq.n	8004672 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004646:	f7fe f845 	bl	80026d4 <HAL_GetTick>
 800464a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800464c:	e00a      	b.n	8004664 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800464e:	f7fe f841 	bl	80026d4 <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	f241 3288 	movw	r2, #5000	@ 0x1388
 800465c:	4293      	cmp	r3, r2
 800465e:	d901      	bls.n	8004664 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e0b1      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004664:	4b4b      	ldr	r3, [pc, #300]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004666:	6a1b      	ldr	r3, [r3, #32]
 8004668:	f003 0302 	and.w	r3, r3, #2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d0ee      	beq.n	800464e <HAL_RCC_OscConfig+0x37e>
 8004670:	e014      	b.n	800469c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004672:	f7fe f82f 	bl	80026d4 <HAL_GetTick>
 8004676:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004678:	e00a      	b.n	8004690 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800467a:	f7fe f82b 	bl	80026d4 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004688:	4293      	cmp	r3, r2
 800468a:	d901      	bls.n	8004690 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e09b      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004690:	4b40      	ldr	r3, [pc, #256]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	f003 0302 	and.w	r3, r3, #2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1ee      	bne.n	800467a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800469c:	7dfb      	ldrb	r3, [r7, #23]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d105      	bne.n	80046ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046a2:	4b3c      	ldr	r3, [pc, #240]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 80046a4:	69db      	ldr	r3, [r3, #28]
 80046a6:	4a3b      	ldr	r2, [pc, #236]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 80046a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f000 8087 	beq.w	80047c6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046b8:	4b36      	ldr	r3, [pc, #216]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f003 030c 	and.w	r3, r3, #12
 80046c0:	2b08      	cmp	r3, #8
 80046c2:	d061      	beq.n	8004788 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	69db      	ldr	r3, [r3, #28]
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d146      	bne.n	800475a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046cc:	4b33      	ldr	r3, [pc, #204]	@ (800479c <HAL_RCC_OscConfig+0x4cc>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d2:	f7fd ffff 	bl	80026d4 <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046d8:	e008      	b.n	80046ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046da:	f7fd fffb 	bl	80026d4 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e06d      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046ec:	4b29      	ldr	r3, [pc, #164]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1f0      	bne.n	80046da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6a1b      	ldr	r3, [r3, #32]
 80046fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004700:	d108      	bne.n	8004714 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004702:	4b24      	ldr	r3, [pc, #144]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	4921      	ldr	r1, [pc, #132]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004710:	4313      	orrs	r3, r2
 8004712:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004714:	4b1f      	ldr	r3, [pc, #124]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6a19      	ldr	r1, [r3, #32]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004724:	430b      	orrs	r3, r1
 8004726:	491b      	ldr	r1, [pc, #108]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 8004728:	4313      	orrs	r3, r2
 800472a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800472c:	4b1b      	ldr	r3, [pc, #108]	@ (800479c <HAL_RCC_OscConfig+0x4cc>)
 800472e:	2201      	movs	r2, #1
 8004730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004732:	f7fd ffcf 	bl	80026d4 <HAL_GetTick>
 8004736:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004738:	e008      	b.n	800474c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800473a:	f7fd ffcb 	bl	80026d4 <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	2b02      	cmp	r3, #2
 8004746:	d901      	bls.n	800474c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e03d      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800474c:	4b11      	ldr	r3, [pc, #68]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004754:	2b00      	cmp	r3, #0
 8004756:	d0f0      	beq.n	800473a <HAL_RCC_OscConfig+0x46a>
 8004758:	e035      	b.n	80047c6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800475a:	4b10      	ldr	r3, [pc, #64]	@ (800479c <HAL_RCC_OscConfig+0x4cc>)
 800475c:	2200      	movs	r2, #0
 800475e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004760:	f7fd ffb8 	bl	80026d4 <HAL_GetTick>
 8004764:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004766:	e008      	b.n	800477a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004768:	f7fd ffb4 	bl	80026d4 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b02      	cmp	r3, #2
 8004774:	d901      	bls.n	800477a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e026      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800477a:	4b06      	ldr	r3, [pc, #24]	@ (8004794 <HAL_RCC_OscConfig+0x4c4>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004782:	2b00      	cmp	r3, #0
 8004784:	d1f0      	bne.n	8004768 <HAL_RCC_OscConfig+0x498>
 8004786:	e01e      	b.n	80047c6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	69db      	ldr	r3, [r3, #28]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d107      	bne.n	80047a0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e019      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
 8004794:	40021000 	.word	0x40021000
 8004798:	40007000 	.word	0x40007000
 800479c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80047a0:	4b0b      	ldr	r3, [pc, #44]	@ (80047d0 <HAL_RCC_OscConfig+0x500>)
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6a1b      	ldr	r3, [r3, #32]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d106      	bne.n	80047c2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047be:	429a      	cmp	r2, r3
 80047c0:	d001      	beq.n	80047c6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e000      	b.n	80047c8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3718      	adds	r7, #24
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40021000 	.word	0x40021000

080047d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e0d0      	b.n	800498a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047e8:	4b6a      	ldr	r3, [pc, #424]	@ (8004994 <HAL_RCC_ClockConfig+0x1c0>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0307 	and.w	r3, r3, #7
 80047f0:	683a      	ldr	r2, [r7, #0]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d910      	bls.n	8004818 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047f6:	4b67      	ldr	r3, [pc, #412]	@ (8004994 <HAL_RCC_ClockConfig+0x1c0>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f023 0207 	bic.w	r2, r3, #7
 80047fe:	4965      	ldr	r1, [pc, #404]	@ (8004994 <HAL_RCC_ClockConfig+0x1c0>)
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	4313      	orrs	r3, r2
 8004804:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004806:	4b63      	ldr	r3, [pc, #396]	@ (8004994 <HAL_RCC_ClockConfig+0x1c0>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0307 	and.w	r3, r3, #7
 800480e:	683a      	ldr	r2, [r7, #0]
 8004810:	429a      	cmp	r2, r3
 8004812:	d001      	beq.n	8004818 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e0b8      	b.n	800498a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0302 	and.w	r3, r3, #2
 8004820:	2b00      	cmp	r3, #0
 8004822:	d020      	beq.n	8004866 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0304 	and.w	r3, r3, #4
 800482c:	2b00      	cmp	r3, #0
 800482e:	d005      	beq.n	800483c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004830:	4b59      	ldr	r3, [pc, #356]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	4a58      	ldr	r2, [pc, #352]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 8004836:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800483a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0308 	and.w	r3, r3, #8
 8004844:	2b00      	cmp	r3, #0
 8004846:	d005      	beq.n	8004854 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004848:	4b53      	ldr	r3, [pc, #332]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	4a52      	ldr	r2, [pc, #328]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 800484e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004852:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004854:	4b50      	ldr	r3, [pc, #320]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	494d      	ldr	r1, [pc, #308]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 8004862:	4313      	orrs	r3, r2
 8004864:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d040      	beq.n	80048f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d107      	bne.n	800488a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800487a:	4b47      	ldr	r3, [pc, #284]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d115      	bne.n	80048b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e07f      	b.n	800498a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2b02      	cmp	r3, #2
 8004890:	d107      	bne.n	80048a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004892:	4b41      	ldr	r3, [pc, #260]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d109      	bne.n	80048b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e073      	b.n	800498a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048a2:	4b3d      	ldr	r3, [pc, #244]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d101      	bne.n	80048b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e06b      	b.n	800498a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048b2:	4b39      	ldr	r3, [pc, #228]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f023 0203 	bic.w	r2, r3, #3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	4936      	ldr	r1, [pc, #216]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048c4:	f7fd ff06 	bl	80026d4 <HAL_GetTick>
 80048c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048ca:	e00a      	b.n	80048e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048cc:	f7fd ff02 	bl	80026d4 <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048da:	4293      	cmp	r3, r2
 80048dc:	d901      	bls.n	80048e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e053      	b.n	800498a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048e2:	4b2d      	ldr	r3, [pc, #180]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f003 020c 	and.w	r2, r3, #12
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d1eb      	bne.n	80048cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048f4:	4b27      	ldr	r3, [pc, #156]	@ (8004994 <HAL_RCC_ClockConfig+0x1c0>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0307 	and.w	r3, r3, #7
 80048fc:	683a      	ldr	r2, [r7, #0]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d210      	bcs.n	8004924 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004902:	4b24      	ldr	r3, [pc, #144]	@ (8004994 <HAL_RCC_ClockConfig+0x1c0>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f023 0207 	bic.w	r2, r3, #7
 800490a:	4922      	ldr	r1, [pc, #136]	@ (8004994 <HAL_RCC_ClockConfig+0x1c0>)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	4313      	orrs	r3, r2
 8004910:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004912:	4b20      	ldr	r3, [pc, #128]	@ (8004994 <HAL_RCC_ClockConfig+0x1c0>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0307 	and.w	r3, r3, #7
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	429a      	cmp	r2, r3
 800491e:	d001      	beq.n	8004924 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e032      	b.n	800498a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	2b00      	cmp	r3, #0
 800492e:	d008      	beq.n	8004942 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004930:	4b19      	ldr	r3, [pc, #100]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	4916      	ldr	r1, [pc, #88]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 800493e:	4313      	orrs	r3, r2
 8004940:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	2b00      	cmp	r3, #0
 800494c:	d009      	beq.n	8004962 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800494e:	4b12      	ldr	r3, [pc, #72]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	00db      	lsls	r3, r3, #3
 800495c:	490e      	ldr	r1, [pc, #56]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 800495e:	4313      	orrs	r3, r2
 8004960:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004962:	f000 f821 	bl	80049a8 <HAL_RCC_GetSysClockFreq>
 8004966:	4602      	mov	r2, r0
 8004968:	4b0b      	ldr	r3, [pc, #44]	@ (8004998 <HAL_RCC_ClockConfig+0x1c4>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	091b      	lsrs	r3, r3, #4
 800496e:	f003 030f 	and.w	r3, r3, #15
 8004972:	490a      	ldr	r1, [pc, #40]	@ (800499c <HAL_RCC_ClockConfig+0x1c8>)
 8004974:	5ccb      	ldrb	r3, [r1, r3]
 8004976:	fa22 f303 	lsr.w	r3, r2, r3
 800497a:	4a09      	ldr	r2, [pc, #36]	@ (80049a0 <HAL_RCC_ClockConfig+0x1cc>)
 800497c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800497e:	4b09      	ldr	r3, [pc, #36]	@ (80049a4 <HAL_RCC_ClockConfig+0x1d0>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4618      	mov	r0, r3
 8004984:	f7fd fe64 	bl	8002650 <HAL_InitTick>

  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3710      	adds	r7, #16
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	40022000 	.word	0x40022000
 8004998:	40021000 	.word	0x40021000
 800499c:	08009788 	.word	0x08009788
 80049a0:	20000014 	.word	0x20000014
 80049a4:	20000018 	.word	0x20000018

080049a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049a8:	b490      	push	{r4, r7}
 80049aa:	b08a      	sub	sp, #40	@ 0x28
 80049ac:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80049ae:	4b29      	ldr	r3, [pc, #164]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0xac>)
 80049b0:	1d3c      	adds	r4, r7, #4
 80049b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80049b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80049b8:	f240 2301 	movw	r3, #513	@ 0x201
 80049bc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80049be:	2300      	movs	r3, #0
 80049c0:	61fb      	str	r3, [r7, #28]
 80049c2:	2300      	movs	r3, #0
 80049c4:	61bb      	str	r3, [r7, #24]
 80049c6:	2300      	movs	r3, #0
 80049c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ca:	2300      	movs	r3, #0
 80049cc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80049ce:	2300      	movs	r3, #0
 80049d0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80049d2:	4b21      	ldr	r3, [pc, #132]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0xb0>)
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	f003 030c 	and.w	r3, r3, #12
 80049de:	2b04      	cmp	r3, #4
 80049e0:	d002      	beq.n	80049e8 <HAL_RCC_GetSysClockFreq+0x40>
 80049e2:	2b08      	cmp	r3, #8
 80049e4:	d003      	beq.n	80049ee <HAL_RCC_GetSysClockFreq+0x46>
 80049e6:	e02b      	b.n	8004a40 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80049e8:	4b1c      	ldr	r3, [pc, #112]	@ (8004a5c <HAL_RCC_GetSysClockFreq+0xb4>)
 80049ea:	623b      	str	r3, [r7, #32]
      break;
 80049ec:	e02b      	b.n	8004a46 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	0c9b      	lsrs	r3, r3, #18
 80049f2:	f003 030f 	and.w	r3, r3, #15
 80049f6:	3328      	adds	r3, #40	@ 0x28
 80049f8:	443b      	add	r3, r7
 80049fa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80049fe:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d012      	beq.n	8004a30 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a0a:	4b13      	ldr	r3, [pc, #76]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	0c5b      	lsrs	r3, r3, #17
 8004a10:	f003 0301 	and.w	r3, r3, #1
 8004a14:	3328      	adds	r3, #40	@ 0x28
 8004a16:	443b      	add	r3, r7
 8004a18:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004a1c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	4a0e      	ldr	r2, [pc, #56]	@ (8004a5c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004a22:	fb03 f202 	mul.w	r2, r3, r2
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a2e:	e004      	b.n	8004a3a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	4a0b      	ldr	r2, [pc, #44]	@ (8004a60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a34:	fb02 f303 	mul.w	r3, r2, r3
 8004a38:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 8004a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a3c:	623b      	str	r3, [r7, #32]
      break;
 8004a3e:	e002      	b.n	8004a46 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a40:	4b06      	ldr	r3, [pc, #24]	@ (8004a5c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004a42:	623b      	str	r3, [r7, #32]
      break;
 8004a44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a46:	6a3b      	ldr	r3, [r7, #32]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3728      	adds	r7, #40	@ 0x28
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bc90      	pop	{r4, r7}
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	08009768 	.word	0x08009768
 8004a58:	40021000 	.word	0x40021000
 8004a5c:	007a1200 	.word	0x007a1200
 8004a60:	003d0900 	.word	0x003d0900

08004a64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a64:	b480      	push	{r7}
 8004a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a68:	4b02      	ldr	r3, [pc, #8]	@ (8004a74 <HAL_RCC_GetHCLKFreq+0x10>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bc80      	pop	{r7}
 8004a72:	4770      	bx	lr
 8004a74:	20000014 	.word	0x20000014

08004a78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a7c:	f7ff fff2 	bl	8004a64 <HAL_RCC_GetHCLKFreq>
 8004a80:	4602      	mov	r2, r0
 8004a82:	4b05      	ldr	r3, [pc, #20]	@ (8004a98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	0a1b      	lsrs	r3, r3, #8
 8004a88:	f003 0307 	and.w	r3, r3, #7
 8004a8c:	4903      	ldr	r1, [pc, #12]	@ (8004a9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a8e:	5ccb      	ldrb	r3, [r1, r3]
 8004a90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	40021000 	.word	0x40021000
 8004a9c:	08009798 	.word	0x08009798

08004aa0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004aa4:	f7ff ffde 	bl	8004a64 <HAL_RCC_GetHCLKFreq>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	4b05      	ldr	r3, [pc, #20]	@ (8004ac0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	0adb      	lsrs	r3, r3, #11
 8004ab0:	f003 0307 	and.w	r3, r3, #7
 8004ab4:	4903      	ldr	r1, [pc, #12]	@ (8004ac4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ab6:	5ccb      	ldrb	r3, [r1, r3]
 8004ab8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	40021000 	.word	0x40021000
 8004ac4:	08009798 	.word	0x08009798

08004ac8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8004afc <RCC_Delay+0x34>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a0a      	ldr	r2, [pc, #40]	@ (8004b00 <RCC_Delay+0x38>)
 8004ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8004ada:	0a5b      	lsrs	r3, r3, #9
 8004adc:	687a      	ldr	r2, [r7, #4]
 8004ade:	fb02 f303 	mul.w	r3, r2, r3
 8004ae2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ae4:	bf00      	nop
  }
  while (Delay --);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	1e5a      	subs	r2, r3, #1
 8004aea:	60fa      	str	r2, [r7, #12]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d1f9      	bne.n	8004ae4 <RCC_Delay+0x1c>
}
 8004af0:	bf00      	nop
 8004af2:	bf00      	nop
 8004af4:	3714      	adds	r7, #20
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr
 8004afc:	20000014 	.word	0x20000014
 8004b00:	10624dd3 	.word	0x10624dd3

08004b04 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b086      	sub	sp, #24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	613b      	str	r3, [r7, #16]
 8004b10:	2300      	movs	r3, #0
 8004b12:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0301 	and.w	r3, r3, #1
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d07d      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004b20:	2300      	movs	r3, #0
 8004b22:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b24:	4b4f      	ldr	r3, [pc, #316]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b26:	69db      	ldr	r3, [r3, #28]
 8004b28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d10d      	bne.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b30:	4b4c      	ldr	r3, [pc, #304]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b32:	69db      	ldr	r3, [r3, #28]
 8004b34:	4a4b      	ldr	r2, [pc, #300]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b3a:	61d3      	str	r3, [r2, #28]
 8004b3c:	4b49      	ldr	r3, [pc, #292]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b3e:	69db      	ldr	r3, [r3, #28]
 8004b40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b44:	60bb      	str	r3, [r7, #8]
 8004b46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b4c:	4b46      	ldr	r3, [pc, #280]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d118      	bne.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b58:	4b43      	ldr	r3, [pc, #268]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a42      	ldr	r2, [pc, #264]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b64:	f7fd fdb6 	bl	80026d4 <HAL_GetTick>
 8004b68:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b6a:	e008      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b6c:	f7fd fdb2 	bl	80026d4 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	2b64      	cmp	r3, #100	@ 0x64
 8004b78:	d901      	bls.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e06d      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b7e:	4b3a      	ldr	r3, [pc, #232]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d0f0      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b8a:	4b36      	ldr	r3, [pc, #216]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b92:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d02e      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d027      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ba8:	4b2e      	ldr	r3, [pc, #184]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bb0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bb2:	4b2e      	ldr	r3, [pc, #184]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bb8:	4b2c      	ldr	r3, [pc, #176]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004bbe:	4a29      	ldr	r2, [pc, #164]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d014      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bce:	f7fd fd81 	bl	80026d4 <HAL_GetTick>
 8004bd2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bd4:	e00a      	b.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bd6:	f7fd fd7d 	bl	80026d4 <HAL_GetTick>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d901      	bls.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e036      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bec:	4b1d      	ldr	r3, [pc, #116]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	f003 0302 	and.w	r3, r3, #2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d0ee      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bf8:	4b1a      	ldr	r3, [pc, #104]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bfa:	6a1b      	ldr	r3, [r3, #32]
 8004bfc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	4917      	ldr	r1, [pc, #92]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004c0a:	7dfb      	ldrb	r3, [r7, #23]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d105      	bne.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c10:	4b14      	ldr	r3, [pc, #80]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c12:	69db      	ldr	r3, [r3, #28]
 8004c14:	4a13      	ldr	r2, [pc, #76]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c1a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0302 	and.w	r3, r3, #2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d008      	beq.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c28:	4b0e      	ldr	r3, [pc, #56]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	490b      	ldr	r1, [pc, #44]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0310 	and.w	r3, r3, #16
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d008      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c46:	4b07      	ldr	r3, [pc, #28]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	4904      	ldr	r1, [pc, #16]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3718      	adds	r7, #24
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	40021000 	.word	0x40021000
 8004c68:	40007000 	.word	0x40007000
 8004c6c:	42420440 	.word	0x42420440

08004c70 <HAL_SPI_Init>:
 *         in the SPI_InitTypeDef and initialize the associated handle.
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi) {
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
	/* Check the SPI handle allocation */
	if (hspi == NULL) {
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d101      	bne.n	8004c82 <HAL_SPI_Init+0x12>
		return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e076      	b.n	8004d70 <HAL_SPI_Init+0x100>
	assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
	assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
	/* TI mode is not supported on this device.
	 TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
	assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
	if (hspi->Init.TIMode == SPI_TIMODE_DISABLE) {
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d108      	bne.n	8004c9c <HAL_SPI_Init+0x2c>
		assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
		assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

		if (hspi->Init.Mode == SPI_MODE_MASTER) {
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c92:	d009      	beq.n	8004ca8 <HAL_SPI_Init+0x38>
			assert_param(
					IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
		} else {
			/* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
			hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	61da      	str	r2, [r3, #28]
 8004c9a:	e005      	b.n	8004ca8 <HAL_SPI_Init+0x38>
		}
	} else {
		assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

		/* Force polarity and phase to TI protocaol requirements */
		hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	611a      	str	r2, [r3, #16]
		hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
	hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

	if (hspi->State == HAL_SPI_STATE_RESET) {
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d106      	bne.n	8004cc8 <HAL_SPI_Init+0x58>
		/* Allocate lock resource and initialize it */
		hspi->Lock = HAL_UNLOCKED;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
		/* Init the low level hardware : GPIO, CLOCK, NVIC... */
		HAL_SPI_MspInit(hspi);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f7fd fa80 	bl	80021c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
	}

	hspi->State = HAL_SPI_STATE_BUSY;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

	/* Disable the selected SPI peripheral */
	__HAL_SPI_DISABLE(hspi);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cde:	601a      	str	r2, [r3, #0]

	/*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
	/* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
	 Communication speed, First bit and CRC calculation state */
	WRITE_REG(hspi->Instance->CR1,
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004cf0:	431a      	orrs	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	691b      	ldr	r3, [r3, #16]
 8004d00:	f003 0302 	and.w	r3, r3, #2
 8004d04:	431a      	orrs	r2, r3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	431a      	orrs	r2, r3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	699b      	ldr	r3, [r3, #24]
 8004d14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d18:	431a      	orrs	r2, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	69db      	ldr	r3, [r3, #28]
 8004d1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d22:	431a      	orrs	r2, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d2c:	ea42 0103 	orr.w	r1, r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d34:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	601a      	str	r2, [r3, #0]
			((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) | (hspi->Init.Direction & (SPI_CR1_RXONLY | SPI_CR1_BIDIMODE)) | (hspi->Init.DataSize & SPI_CR1_DFF) | (hspi->Init.CLKPolarity & SPI_CR1_CPOL) | (hspi->Init.CLKPhase & SPI_CR1_CPHA) | (hspi->Init.NSS & SPI_CR1_SSM) | (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) | (hspi->Init.FirstBit & SPI_CR1_LSBFIRST) | (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

	/* Configure : NSS management */
	WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	699b      	ldr	r3, [r3, #24]
 8004d44:	0c1a      	lsrs	r2, r3, #16
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f002 0204 	and.w	r2, r2, #4
 8004d4e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
	/* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
	CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	69da      	ldr	r2, [r3, #28]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d5e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi->State = HAL_SPI_STATE_READY;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2201      	movs	r2, #1
 8004d6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

	return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3708      	adds	r7, #8
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <HAL_SPI_TransmitReceive>:
 * @param  Size amount of data to be sent and received
 * @param  Timeout Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi,
		uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout) {
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b08c      	sub	sp, #48	@ 0x30
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
 8004d84:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

	/* Variable used to alternate Rx and Tx during transfer */
	uint32_t txallowed = 1U;
 8004d86:	2301      	movs	r3, #1
 8004d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_StatusTypeDef errorcode = HAL_OK;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

	/* Check Direction parameter */
	assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

	/* Process Locked */
	__HAL_LOCK(hspi);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d101      	bne.n	8004d9e <HAL_SPI_TransmitReceive+0x26>
 8004d9a:	2302      	movs	r3, #2
 8004d9c:	e18a      	b.n	80050b4 <HAL_SPI_TransmitReceive+0x33c>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2201      	movs	r2, #1
 8004da2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

	/* Init tickstart for timeout management*/
	tickstart = HAL_GetTick();
 8004da6:	f7fd fc95 	bl	80026d4 <HAL_GetTick>
 8004daa:	6278      	str	r0, [r7, #36]	@ 0x24

	/* Init temporary variables */
	tmp_state = hspi->State;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004db2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	tmp_mode = hspi->Init.Mode;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	61fb      	str	r3, [r7, #28]
	initial_TxXferCount = Size;
 8004dbc:	887b      	ldrh	r3, [r7, #2]
 8004dbe:	837b      	strh	r3, [r7, #26]

	if (!((tmp_state == HAL_SPI_STATE_READY)
 8004dc0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d00f      	beq.n	8004de8 <HAL_SPI_TransmitReceive+0x70>
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dce:	d107      	bne.n	8004de0 <HAL_SPI_TransmitReceive+0x68>
			|| ((tmp_mode == SPI_MODE_MASTER)
					&& (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d103      	bne.n	8004de0 <HAL_SPI_TransmitReceive+0x68>
					&& (tmp_state == HAL_SPI_STATE_BUSY_RX)))) {
 8004dd8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ddc:	2b04      	cmp	r3, #4
 8004dde:	d003      	beq.n	8004de8 <HAL_SPI_TransmitReceive+0x70>
		errorcode = HAL_BUSY;
 8004de0:	2302      	movs	r3, #2
 8004de2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
		goto error;
 8004de6:	e15b      	b.n	80050a0 <HAL_SPI_TransmitReceive+0x328>
	}

	if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U)) {
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d005      	beq.n	8004dfa <HAL_SPI_TransmitReceive+0x82>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d002      	beq.n	8004dfa <HAL_SPI_TransmitReceive+0x82>
 8004df4:	887b      	ldrh	r3, [r7, #2]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d103      	bne.n	8004e02 <HAL_SPI_TransmitReceive+0x8a>
		errorcode = HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
		goto error;
 8004e00:	e14e      	b.n	80050a0 <HAL_SPI_TransmitReceive+0x328>
	}

	/* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
	if (hspi->State != HAL_SPI_STATE_BUSY_RX) {
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	2b04      	cmp	r3, #4
 8004e0c:	d003      	beq.n	8004e16 <HAL_SPI_TransmitReceive+0x9e>
		hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2205      	movs	r2, #5
 8004e12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	}

	/* Set the transaction information */
	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi->pRxBuffPtr = (uint8_t*) pRxData;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi->RxXferCount = Size;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	887a      	ldrh	r2, [r7, #2]
 8004e26:	87da      	strh	r2, [r3, #62]	@ 0x3e
	hspi->RxXferSize = Size;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	887a      	ldrh	r2, [r7, #2]
 8004e2c:	879a      	strh	r2, [r3, #60]	@ 0x3c
	hspi->pTxBuffPtr = (uint8_t*) pTxData;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	68ba      	ldr	r2, [r7, #8]
 8004e32:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi->TxXferCount = Size;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	887a      	ldrh	r2, [r7, #2]
 8004e38:	86da      	strh	r2, [r3, #54]	@ 0x36
	hspi->TxXferSize = Size;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	887a      	ldrh	r2, [r7, #2]
 8004e3e:	869a      	strh	r2, [r3, #52]	@ 0x34

	/*Init field not used in handle to zero */
	hspi->RxISR = NULL;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2200      	movs	r2, #0
 8004e44:	641a      	str	r2, [r3, #64]	@ 0x40
	hspi->TxISR = NULL;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

	/* Check if the SPI is already enabled */
	if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e56:	2b40      	cmp	r3, #64	@ 0x40
 8004e58:	d007      	beq.n	8004e6a <HAL_SPI_TransmitReceive+0xf2>
		/* Enable SPI peripheral */
		__HAL_SPI_ENABLE(hspi);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e68:	601a      	str	r2, [r3, #0]
	}

	/* Transmit and Receive data in 16 Bit mode */
	if (hspi->Init.DataSize == SPI_DATASIZE_16BIT) {
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e72:	d178      	bne.n	8004f66 <HAL_SPI_TransmitReceive+0x1ee>
		if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d002      	beq.n	8004e82 <HAL_SPI_TransmitReceive+0x10a>
				|| (initial_TxXferCount == 0x01U)) {
 8004e7c:	8b7b      	ldrh	r3, [r7, #26]
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d166      	bne.n	8004f50 <HAL_SPI_TransmitReceive+0x1d8>
			hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e86:	881a      	ldrh	r2, [r3, #0]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	60da      	str	r2, [r3, #12]
			hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e92:	1c9a      	adds	r2, r3, #2
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	631a      	str	r2, [r3, #48]	@ 0x30
			hspi->TxXferCount--;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	86da      	strh	r2, [r3, #54]	@ 0x36
		}
		while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U)) {
 8004ea6:	e053      	b.n	8004f50 <HAL_SPI_TransmitReceive+0x1d8>
			/* Check TXE flag */
			if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	f003 0302 	and.w	r3, r3, #2
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d11b      	bne.n	8004eee <HAL_SPI_TransmitReceive+0x176>
					&& (hspi->TxXferCount > 0U) && (txallowed == 1U)) {
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d016      	beq.n	8004eee <HAL_SPI_TransmitReceive+0x176>
 8004ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d113      	bne.n	8004eee <HAL_SPI_TransmitReceive+0x176>
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eca:	881a      	ldrh	r2, [r3, #0]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed6:	1c9a      	adds	r2, r3, #2
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	631a      	str	r2, [r3, #48]	@ 0x30
				hspi->TxXferCount--;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	b29a      	uxth	r2, r3
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	86da      	strh	r2, [r3, #54]	@ 0x36
				/* Next Data is a reception (Rx). Tx not allowed */
				txallowed = 0U;
 8004eea:	2300      	movs	r3, #0
 8004eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
			}

			/* Check RXNE flag */
			if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	f003 0301 	and.w	r3, r3, #1
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d119      	bne.n	8004f30 <HAL_SPI_TransmitReceive+0x1b8>
					&& (hspi->RxXferCount > 0U)) {
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d014      	beq.n	8004f30 <HAL_SPI_TransmitReceive+0x1b8>
				*((uint16_t*) hspi->pRxBuffPtr) = (uint16_t) hspi->Instance->DR;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68da      	ldr	r2, [r3, #12]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f10:	b292      	uxth	r2, r2
 8004f12:	801a      	strh	r2, [r3, #0]
				hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f18:	1c9a      	adds	r2, r3, #2
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	639a      	str	r2, [r3, #56]	@ 0x38
				hspi->RxXferCount--;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	3b01      	subs	r3, #1
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
				/* Next Data is a Transmission (Tx). Tx is allowed */
				txallowed = 1U;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			}
			if (((HAL_GetTick() - tickstart) >= Timeout)
 8004f30:	f7fd fbd0 	bl	80026d4 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d807      	bhi.n	8004f50 <HAL_SPI_TransmitReceive+0x1d8>
					&& (Timeout != HAL_MAX_DELAY)) {
 8004f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f46:	d003      	beq.n	8004f50 <HAL_SPI_TransmitReceive+0x1d8>
				errorcode = HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
				goto error;
 8004f4e:	e0a7      	b.n	80050a0 <HAL_SPI_TransmitReceive+0x328>
		while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U)) {
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d1a6      	bne.n	8004ea8 <HAL_SPI_TransmitReceive+0x130>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d1a1      	bne.n	8004ea8 <HAL_SPI_TransmitReceive+0x130>
 8004f64:	e07c      	b.n	8005060 <HAL_SPI_TransmitReceive+0x2e8>
			}
		}
	}
	/* Transmit and Receive data in 8 Bit mode */
	else {
		if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d002      	beq.n	8004f74 <HAL_SPI_TransmitReceive+0x1fc>
				|| (initial_TxXferCount == 0x01U)) {
 8004f6e:	8b7b      	ldrh	r3, [r7, #26]
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d16b      	bne.n	800504c <HAL_SPI_TransmitReceive+0x2d4>
			*((__IO uint8_t*) &hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	330c      	adds	r3, #12
 8004f7e:	7812      	ldrb	r2, [r2, #0]
 8004f80:	701a      	strb	r2, [r3, #0]
			hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f86:	1c5a      	adds	r2, r3, #1
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	631a      	str	r2, [r3, #48]	@ 0x30
			hspi->TxXferCount--;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	3b01      	subs	r3, #1
 8004f94:	b29a      	uxth	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	86da      	strh	r2, [r3, #54]	@ 0x36
		}
		while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U)) {
 8004f9a:	e057      	b.n	800504c <HAL_SPI_TransmitReceive+0x2d4>
			/* Check TXE flag */
			if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f003 0302 	and.w	r3, r3, #2
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d11c      	bne.n	8004fe4 <HAL_SPI_TransmitReceive+0x26c>
					&& (hspi->TxXferCount > 0U) && (txallowed == 1U)) {
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d017      	beq.n	8004fe4 <HAL_SPI_TransmitReceive+0x26c>
 8004fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d114      	bne.n	8004fe4 <HAL_SPI_TransmitReceive+0x26c>
				*(__IO uint8_t*) &hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	330c      	adds	r3, #12
 8004fc4:	7812      	ldrb	r2, [r2, #0]
 8004fc6:	701a      	strb	r2, [r3, #0]
				hspi->pTxBuffPtr++;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fcc:	1c5a      	adds	r2, r3, #1
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	631a      	str	r2, [r3, #48]	@ 0x30
				hspi->TxXferCount--;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	b29a      	uxth	r2, r3
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	86da      	strh	r2, [r3, #54]	@ 0x36
				/* Next Data is a reception (Rx). Tx not allowed */
				txallowed = 0U;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
			}

			/* Wait until RXNE flag is reset */
			if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	f003 0301 	and.w	r3, r3, #1
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d119      	bne.n	8005026 <HAL_SPI_TransmitReceive+0x2ae>
					&& (hspi->RxXferCount > 0U)) {
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d014      	beq.n	8005026 <HAL_SPI_TransmitReceive+0x2ae>
				(*(uint8_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68da      	ldr	r2, [r3, #12]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005006:	b2d2      	uxtb	r2, r2
 8005008:	701a      	strb	r2, [r3, #0]
				hspi->pRxBuffPtr++;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800500e:	1c5a      	adds	r2, r3, #1
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	639a      	str	r2, [r3, #56]	@ 0x38
				hspi->RxXferCount--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005018:	b29b      	uxth	r3, r3
 800501a:	3b01      	subs	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	87da      	strh	r2, [r3, #62]	@ 0x3e
				/* Next Data is a Transmission (Tx). Tx is allowed */
				txallowed = 1U;
 8005022:	2301      	movs	r3, #1
 8005024:	62fb      	str	r3, [r7, #44]	@ 0x2c
			}
			if ((((HAL_GetTick() - tickstart) >= Timeout)
 8005026:	f7fd fb55 	bl	80026d4 <HAL_GetTick>
 800502a:	4602      	mov	r2, r0
 800502c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005032:	429a      	cmp	r2, r3
 8005034:	d803      	bhi.n	800503e <HAL_SPI_TransmitReceive+0x2c6>
					&& ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U)) {
 8005036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005038:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800503c:	d102      	bne.n	8005044 <HAL_SPI_TransmitReceive+0x2cc>
 800503e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005040:	2b00      	cmp	r3, #0
 8005042:	d103      	bne.n	800504c <HAL_SPI_TransmitReceive+0x2d4>
				errorcode = HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
				goto error;
 800504a:	e029      	b.n	80050a0 <HAL_SPI_TransmitReceive+0x328>
		while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U)) {
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005050:	b29b      	uxth	r3, r3
 8005052:	2b00      	cmp	r3, #0
 8005054:	d1a2      	bne.n	8004f9c <HAL_SPI_TransmitReceive+0x224>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800505a:	b29b      	uxth	r3, r3
 800505c:	2b00      	cmp	r3, #0
 800505e:	d19d      	bne.n	8004f9c <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

	/* Check the end of the transaction */
	if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK) {
 8005060:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005062:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005064:	68f8      	ldr	r0, [r7, #12]
 8005066:	f000 f8b1 	bl	80051cc <SPI_EndRxTxTransaction>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d006      	beq.n	800507e <HAL_SPI_TransmitReceive+0x306>
		errorcode = HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
		hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2220      	movs	r2, #32
 800507a:	655a      	str	r2, [r3, #84]	@ 0x54
		goto error;
 800507c:	e010      	b.n	80050a0 <HAL_SPI_TransmitReceive+0x328>
	}

	/* Clear overrun flag in 2 Lines communication mode because received is not read */
	if (hspi->Init.Direction == SPI_DIRECTION_2LINES) {
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d10b      	bne.n	800509e <HAL_SPI_TransmitReceive+0x326>
		__HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005086:	2300      	movs	r3, #0
 8005088:	617b      	str	r3, [r7, #20]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	617b      	str	r3, [r7, #20]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	617b      	str	r3, [r7, #20]
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	e000      	b.n	80050a0 <HAL_SPI_TransmitReceive+0x328>
	}

	error: hspi->State = HAL_SPI_STATE_READY;
 800509e:	bf00      	nop
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	__HAL_UNLOCK(hspi);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	return errorcode;
 80050b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3730      	adds	r7, #48	@ 0x30
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <SPI_WaitFlagStateUntilTimeout>:
 * @param  Timeout Timeout duration
 * @param  Tickstart tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi,
		uint32_t Flag, FlagStatus State, uint32_t Timeout, uint32_t Tickstart) {
 80050bc:	b580      	push	{r7, lr}
 80050be:	b088      	sub	sp, #32
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	603b      	str	r3, [r7, #0]
 80050c8:	4613      	mov	r3, r2
 80050ca:	71fb      	strb	r3, [r7, #7]
	__IO uint32_t count;
	uint32_t tmp_timeout;
	uint32_t tmp_tickstart;

	/* Adjust Timeout value  in case of end of transfer */
	tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80050cc:	f7fd fb02 	bl	80026d4 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050d4:	1a9b      	subs	r3, r3, r2
 80050d6:	683a      	ldr	r2, [r7, #0]
 80050d8:	4413      	add	r3, r2
 80050da:	61fb      	str	r3, [r7, #28]
	tmp_tickstart = HAL_GetTick();
 80050dc:	f7fd fafa 	bl	80026d4 <HAL_GetTick>
 80050e0:	61b8      	str	r0, [r7, #24]

	/* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
	count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80050e2:	4b39      	ldr	r3, [pc, #228]	@ (80051c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	015b      	lsls	r3, r3, #5
 80050e8:	0d1b      	lsrs	r3, r3, #20
 80050ea:	69fa      	ldr	r2, [r7, #28]
 80050ec:	fb02 f303 	mul.w	r3, r2, r3
 80050f0:	617b      	str	r3, [r7, #20]

	while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State) {
 80050f2:	e054      	b.n	800519e <SPI_WaitFlagStateUntilTimeout+0xe2>
		if (Timeout != HAL_MAX_DELAY) {
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050fa:	d050      	beq.n	800519e <SPI_WaitFlagStateUntilTimeout+0xe2>
			if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout)
 80050fc:	f7fd faea 	bl	80026d4 <HAL_GetTick>
 8005100:	4602      	mov	r2, r0
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	69fa      	ldr	r2, [r7, #28]
 8005108:	429a      	cmp	r2, r3
 800510a:	d902      	bls.n	8005112 <SPI_WaitFlagStateUntilTimeout+0x56>
					|| (tmp_timeout == 0U)) {
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d13d      	bne.n	800518e <SPI_WaitFlagStateUntilTimeout+0xd2>
				/* Disable the SPI and reset the CRC: the CRC value should be cleared
				 on both master and slave sides in order to resynchronize the master
				 and slave for their respective CRC calculation */

				/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
				__HAL_SPI_DISABLE_IT(hspi,
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	685a      	ldr	r2, [r3, #4]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005120:	605a      	str	r2, [r3, #4]
						(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

				if ((hspi->Init.Mode == SPI_MODE_MASTER)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800512a:	d111      	bne.n	8005150 <SPI_WaitFlagStateUntilTimeout+0x94>
						&& ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005134:	d004      	beq.n	8005140 <SPI_WaitFlagStateUntilTimeout+0x84>
								|| (hspi->Init.Direction
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800513e:	d107      	bne.n	8005150 <SPI_WaitFlagStateUntilTimeout+0x94>
										== SPI_DIRECTION_2LINES_RXONLY))) {
					/* Disable SPI peripheral */
					__HAL_SPI_DISABLE(hspi);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800514e:	601a      	str	r2, [r3, #0]
				}

				/* Reset CRC Calculation */
				if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005154:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005158:	d10f      	bne.n	800517a <SPI_WaitFlagStateUntilTimeout+0xbe>
					SPI_RESET_CRC(hspi);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005168:	601a      	str	r2, [r3, #0]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005178:	601a      	str	r2, [r3, #0]
				}

				hspi->State = HAL_SPI_STATE_READY;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2201      	movs	r2, #1
 800517e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

				/* Process Unlocked */
				__HAL_UNLOCK(hspi);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e017      	b.n	80051be <SPI_WaitFlagStateUntilTimeout+0x102>
			}
			/* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
			if (count == 0U) {
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d101      	bne.n	8005198 <SPI_WaitFlagStateUntilTimeout+0xdc>
				tmp_timeout = 0U;
 8005194:	2300      	movs	r3, #0
 8005196:	61fb      	str	r3, [r7, #28]
			}
			count--;
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	3b01      	subs	r3, #1
 800519c:	617b      	str	r3, [r7, #20]
	while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State) {
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	689a      	ldr	r2, [r3, #8]
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	4013      	ands	r3, r2
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	bf0c      	ite	eq
 80051ae:	2301      	moveq	r3, #1
 80051b0:	2300      	movne	r3, #0
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	461a      	mov	r2, r3
 80051b6:	79fb      	ldrb	r3, [r7, #7]
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d19b      	bne.n	80050f4 <SPI_WaitFlagStateUntilTimeout+0x38>
		}
	}

	return HAL_OK;
 80051bc:	2300      	movs	r3, #0
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3720      	adds	r7, #32
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	20000014 	.word	0x20000014

080051cc <SPI_EndRxTxTransaction>:
 * @param  Timeout Timeout duration
 * @param  Tickstart tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi,
		uint32_t Timeout, uint32_t Tickstart) {
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b086      	sub	sp, #24
 80051d0:	af02      	add	r7, sp, #8
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	607a      	str	r2, [r7, #4]
	/* Control the BSY flag */
	if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout,
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	9300      	str	r3, [sp, #0]
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	2200      	movs	r2, #0
 80051e0:	2180      	movs	r1, #128	@ 0x80
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f7ff ff6a 	bl	80050bc <SPI_WaitFlagStateUntilTimeout>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d007      	beq.n	80051fe <SPI_EndRxTxTransaction+0x32>
			Tickstart) != HAL_OK) {
		SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051f2:	f043 0220 	orr.w	r2, r3, #32
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	655a      	str	r2, [r3, #84]	@ 0x54
		return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e000      	b.n	8005200 <SPI_EndRxTxTransaction+0x34>
	}
	return HAL_OK;
 80051fe:	2300      	movs	r3, #0
}
 8005200:	4618      	mov	r0, r3
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e041      	b.n	800529e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005220:	b2db      	uxtb	r3, r3
 8005222:	2b00      	cmp	r3, #0
 8005224:	d106      	bne.n	8005234 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f7fd f814 	bl	800225c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2202      	movs	r2, #2
 8005238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	3304      	adds	r3, #4
 8005244:	4619      	mov	r1, r3
 8005246:	4610      	mov	r0, r2
 8005248:	f000 fafc 	bl	8005844 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3708      	adds	r7, #8
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
	...

080052a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b085      	sub	sp, #20
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d001      	beq.n	80052c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e03a      	b.n	8005336 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2202      	movs	r2, #2
 80052c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68da      	ldr	r2, [r3, #12]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f042 0201 	orr.w	r2, r2, #1
 80052d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a18      	ldr	r2, [pc, #96]	@ (8005340 <HAL_TIM_Base_Start_IT+0x98>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d00e      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x58>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052ea:	d009      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x58>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a14      	ldr	r2, [pc, #80]	@ (8005344 <HAL_TIM_Base_Start_IT+0x9c>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d004      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x58>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a13      	ldr	r2, [pc, #76]	@ (8005348 <HAL_TIM_Base_Start_IT+0xa0>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d111      	bne.n	8005324 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f003 0307 	and.w	r3, r3, #7
 800530a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2b06      	cmp	r3, #6
 8005310:	d010      	beq.n	8005334 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f042 0201 	orr.w	r2, r2, #1
 8005320:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005322:	e007      	b.n	8005334 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f042 0201 	orr.w	r2, r2, #1
 8005332:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005334:	2300      	movs	r3, #0
}
 8005336:	4618      	mov	r0, r3
 8005338:	3714      	adds	r7, #20
 800533a:	46bd      	mov	sp, r7
 800533c:	bc80      	pop	{r7}
 800533e:	4770      	bx	lr
 8005340:	40012c00 	.word	0x40012c00
 8005344:	40000400 	.word	0x40000400
 8005348:	40000800 	.word	0x40000800

0800534c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d101      	bne.n	800535e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e041      	b.n	80053e2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d106      	bne.n	8005378 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 f839 	bl	80053ea <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2202      	movs	r2, #2
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	3304      	adds	r3, #4
 8005388:	4619      	mov	r1, r3
 800538a:	4610      	mov	r0, r2
 800538c:	f000 fa5a 	bl	8005844 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3708      	adds	r7, #8
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}

080053ea <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053ea:	b480      	push	{r7}
 80053ec:	b083      	sub	sp, #12
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053f2:	bf00      	nop
 80053f4:	370c      	adds	r7, #12
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bc80      	pop	{r7}
 80053fa:	4770      	bx	lr

080053fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d109      	bne.n	8005420 <HAL_TIM_PWM_Start+0x24>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b01      	cmp	r3, #1
 8005416:	bf14      	ite	ne
 8005418:	2301      	movne	r3, #1
 800541a:	2300      	moveq	r3, #0
 800541c:	b2db      	uxtb	r3, r3
 800541e:	e022      	b.n	8005466 <HAL_TIM_PWM_Start+0x6a>
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	2b04      	cmp	r3, #4
 8005424:	d109      	bne.n	800543a <HAL_TIM_PWM_Start+0x3e>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b01      	cmp	r3, #1
 8005430:	bf14      	ite	ne
 8005432:	2301      	movne	r3, #1
 8005434:	2300      	moveq	r3, #0
 8005436:	b2db      	uxtb	r3, r3
 8005438:	e015      	b.n	8005466 <HAL_TIM_PWM_Start+0x6a>
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	2b08      	cmp	r3, #8
 800543e:	d109      	bne.n	8005454 <HAL_TIM_PWM_Start+0x58>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005446:	b2db      	uxtb	r3, r3
 8005448:	2b01      	cmp	r3, #1
 800544a:	bf14      	ite	ne
 800544c:	2301      	movne	r3, #1
 800544e:	2300      	moveq	r3, #0
 8005450:	b2db      	uxtb	r3, r3
 8005452:	e008      	b.n	8005466 <HAL_TIM_PWM_Start+0x6a>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b01      	cmp	r3, #1
 800545e:	bf14      	ite	ne
 8005460:	2301      	movne	r3, #1
 8005462:	2300      	moveq	r3, #0
 8005464:	b2db      	uxtb	r3, r3
 8005466:	2b00      	cmp	r3, #0
 8005468:	d001      	beq.n	800546e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e05e      	b.n	800552c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d104      	bne.n	800547e <HAL_TIM_PWM_Start+0x82>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2202      	movs	r2, #2
 8005478:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800547c:	e013      	b.n	80054a6 <HAL_TIM_PWM_Start+0xaa>
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	2b04      	cmp	r3, #4
 8005482:	d104      	bne.n	800548e <HAL_TIM_PWM_Start+0x92>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2202      	movs	r2, #2
 8005488:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800548c:	e00b      	b.n	80054a6 <HAL_TIM_PWM_Start+0xaa>
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	2b08      	cmp	r3, #8
 8005492:	d104      	bne.n	800549e <HAL_TIM_PWM_Start+0xa2>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2202      	movs	r2, #2
 8005498:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800549c:	e003      	b.n	80054a6 <HAL_TIM_PWM_Start+0xaa>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2202      	movs	r2, #2
 80054a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2201      	movs	r2, #1
 80054ac:	6839      	ldr	r1, [r7, #0]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 fc48 	bl	8005d44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a1e      	ldr	r2, [pc, #120]	@ (8005534 <HAL_TIM_PWM_Start+0x138>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d107      	bne.n	80054ce <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80054cc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a18      	ldr	r2, [pc, #96]	@ (8005534 <HAL_TIM_PWM_Start+0x138>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d00e      	beq.n	80054f6 <HAL_TIM_PWM_Start+0xfa>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054e0:	d009      	beq.n	80054f6 <HAL_TIM_PWM_Start+0xfa>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a14      	ldr	r2, [pc, #80]	@ (8005538 <HAL_TIM_PWM_Start+0x13c>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d004      	beq.n	80054f6 <HAL_TIM_PWM_Start+0xfa>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a12      	ldr	r2, [pc, #72]	@ (800553c <HAL_TIM_PWM_Start+0x140>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d111      	bne.n	800551a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f003 0307 	and.w	r3, r3, #7
 8005500:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2b06      	cmp	r3, #6
 8005506:	d010      	beq.n	800552a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f042 0201 	orr.w	r2, r2, #1
 8005516:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005518:	e007      	b.n	800552a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f042 0201 	orr.w	r2, r2, #1
 8005528:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800552a:	2300      	movs	r3, #0
}
 800552c:	4618      	mov	r0, r3
 800552e:	3710      	adds	r7, #16
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	40012c00 	.word	0x40012c00
 8005538:	40000400 	.word	0x40000400
 800553c:	40000800 	.word	0x40000800

08005540 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005552:	2b01      	cmp	r3, #1
 8005554:	d101      	bne.n	800555a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005556:	2302      	movs	r3, #2
 8005558:	e0ac      	b.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2201      	movs	r2, #1
 800555e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b0c      	cmp	r3, #12
 8005566:	f200 809f 	bhi.w	80056a8 <HAL_TIM_PWM_ConfigChannel+0x168>
 800556a:	a201      	add	r2, pc, #4	@ (adr r2, 8005570 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800556c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005570:	080055a5 	.word	0x080055a5
 8005574:	080056a9 	.word	0x080056a9
 8005578:	080056a9 	.word	0x080056a9
 800557c:	080056a9 	.word	0x080056a9
 8005580:	080055e5 	.word	0x080055e5
 8005584:	080056a9 	.word	0x080056a9
 8005588:	080056a9 	.word	0x080056a9
 800558c:	080056a9 	.word	0x080056a9
 8005590:	08005627 	.word	0x08005627
 8005594:	080056a9 	.word	0x080056a9
 8005598:	080056a9 	.word	0x080056a9
 800559c:	080056a9 	.word	0x080056a9
 80055a0:	08005667 	.word	0x08005667
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68b9      	ldr	r1, [r7, #8]
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 f9ac 	bl	8005908 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	699a      	ldr	r2, [r3, #24]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f042 0208 	orr.w	r2, r2, #8
 80055be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	699a      	ldr	r2, [r3, #24]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f022 0204 	bic.w	r2, r2, #4
 80055ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6999      	ldr	r1, [r3, #24]
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	691a      	ldr	r2, [r3, #16]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	430a      	orrs	r2, r1
 80055e0:	619a      	str	r2, [r3, #24]
      break;
 80055e2:	e062      	b.n	80056aa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	68b9      	ldr	r1, [r7, #8]
 80055ea:	4618      	mov	r0, r3
 80055ec:	f000 f9f2 	bl	80059d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	699a      	ldr	r2, [r3, #24]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	699a      	ldr	r2, [r3, #24]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800560e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	6999      	ldr	r1, [r3, #24]
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	021a      	lsls	r2, r3, #8
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	430a      	orrs	r2, r1
 8005622:	619a      	str	r2, [r3, #24]
      break;
 8005624:	e041      	b.n	80056aa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	68b9      	ldr	r1, [r7, #8]
 800562c:	4618      	mov	r0, r3
 800562e:	f000 fa3b 	bl	8005aa8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	69da      	ldr	r2, [r3, #28]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f042 0208 	orr.w	r2, r2, #8
 8005640:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	69da      	ldr	r2, [r3, #28]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f022 0204 	bic.w	r2, r2, #4
 8005650:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	69d9      	ldr	r1, [r3, #28]
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	691a      	ldr	r2, [r3, #16]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	430a      	orrs	r2, r1
 8005662:	61da      	str	r2, [r3, #28]
      break;
 8005664:	e021      	b.n	80056aa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68b9      	ldr	r1, [r7, #8]
 800566c:	4618      	mov	r0, r3
 800566e:	f000 fa85 	bl	8005b7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	69da      	ldr	r2, [r3, #28]
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005680:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	69da      	ldr	r2, [r3, #28]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005690:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	69d9      	ldr	r1, [r3, #28]
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	691b      	ldr	r3, [r3, #16]
 800569c:	021a      	lsls	r2, r3, #8
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	430a      	orrs	r2, r1
 80056a4:	61da      	str	r2, [r3, #28]
      break;
 80056a6:	e000      	b.n	80056aa <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80056a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80056b2:	2300      	movs	r3, #0
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3710      	adds	r7, #16
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d101      	bne.n	80056d4 <HAL_TIM_ConfigClockSource+0x18>
 80056d0:	2302      	movs	r3, #2
 80056d2:	e0b3      	b.n	800583c <HAL_TIM_ConfigClockSource+0x180>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2202      	movs	r2, #2
 80056e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80056f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056fa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800570c:	d03e      	beq.n	800578c <HAL_TIM_ConfigClockSource+0xd0>
 800570e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005712:	f200 8087 	bhi.w	8005824 <HAL_TIM_ConfigClockSource+0x168>
 8005716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800571a:	f000 8085 	beq.w	8005828 <HAL_TIM_ConfigClockSource+0x16c>
 800571e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005722:	d87f      	bhi.n	8005824 <HAL_TIM_ConfigClockSource+0x168>
 8005724:	2b70      	cmp	r3, #112	@ 0x70
 8005726:	d01a      	beq.n	800575e <HAL_TIM_ConfigClockSource+0xa2>
 8005728:	2b70      	cmp	r3, #112	@ 0x70
 800572a:	d87b      	bhi.n	8005824 <HAL_TIM_ConfigClockSource+0x168>
 800572c:	2b60      	cmp	r3, #96	@ 0x60
 800572e:	d050      	beq.n	80057d2 <HAL_TIM_ConfigClockSource+0x116>
 8005730:	2b60      	cmp	r3, #96	@ 0x60
 8005732:	d877      	bhi.n	8005824 <HAL_TIM_ConfigClockSource+0x168>
 8005734:	2b50      	cmp	r3, #80	@ 0x50
 8005736:	d03c      	beq.n	80057b2 <HAL_TIM_ConfigClockSource+0xf6>
 8005738:	2b50      	cmp	r3, #80	@ 0x50
 800573a:	d873      	bhi.n	8005824 <HAL_TIM_ConfigClockSource+0x168>
 800573c:	2b40      	cmp	r3, #64	@ 0x40
 800573e:	d058      	beq.n	80057f2 <HAL_TIM_ConfigClockSource+0x136>
 8005740:	2b40      	cmp	r3, #64	@ 0x40
 8005742:	d86f      	bhi.n	8005824 <HAL_TIM_ConfigClockSource+0x168>
 8005744:	2b30      	cmp	r3, #48	@ 0x30
 8005746:	d064      	beq.n	8005812 <HAL_TIM_ConfigClockSource+0x156>
 8005748:	2b30      	cmp	r3, #48	@ 0x30
 800574a:	d86b      	bhi.n	8005824 <HAL_TIM_ConfigClockSource+0x168>
 800574c:	2b20      	cmp	r3, #32
 800574e:	d060      	beq.n	8005812 <HAL_TIM_ConfigClockSource+0x156>
 8005750:	2b20      	cmp	r3, #32
 8005752:	d867      	bhi.n	8005824 <HAL_TIM_ConfigClockSource+0x168>
 8005754:	2b00      	cmp	r3, #0
 8005756:	d05c      	beq.n	8005812 <HAL_TIM_ConfigClockSource+0x156>
 8005758:	2b10      	cmp	r3, #16
 800575a:	d05a      	beq.n	8005812 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800575c:	e062      	b.n	8005824 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6818      	ldr	r0, [r3, #0]
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	6899      	ldr	r1, [r3, #8]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685a      	ldr	r2, [r3, #4]
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	f000 faca 	bl	8005d06 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005780:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	609a      	str	r2, [r3, #8]
      break;
 800578a:	e04e      	b.n	800582a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6818      	ldr	r0, [r3, #0]
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	6899      	ldr	r1, [r3, #8]
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	685a      	ldr	r2, [r3, #4]
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	f000 fab3 	bl	8005d06 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	689a      	ldr	r2, [r3, #8]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80057ae:	609a      	str	r2, [r3, #8]
      break;
 80057b0:	e03b      	b.n	800582a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6818      	ldr	r0, [r3, #0]
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	6859      	ldr	r1, [r3, #4]
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	461a      	mov	r2, r3
 80057c0:	f000 fa2a 	bl	8005c18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2150      	movs	r1, #80	@ 0x50
 80057ca:	4618      	mov	r0, r3
 80057cc:	f000 fa81 	bl	8005cd2 <TIM_ITRx_SetConfig>
      break;
 80057d0:	e02b      	b.n	800582a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6818      	ldr	r0, [r3, #0]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	6859      	ldr	r1, [r3, #4]
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	461a      	mov	r2, r3
 80057e0:	f000 fa48 	bl	8005c74 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2160      	movs	r1, #96	@ 0x60
 80057ea:	4618      	mov	r0, r3
 80057ec:	f000 fa71 	bl	8005cd2 <TIM_ITRx_SetConfig>
      break;
 80057f0:	e01b      	b.n	800582a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6818      	ldr	r0, [r3, #0]
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	6859      	ldr	r1, [r3, #4]
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	461a      	mov	r2, r3
 8005800:	f000 fa0a 	bl	8005c18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2140      	movs	r1, #64	@ 0x40
 800580a:	4618      	mov	r0, r3
 800580c:	f000 fa61 	bl	8005cd2 <TIM_ITRx_SetConfig>
      break;
 8005810:	e00b      	b.n	800582a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4619      	mov	r1, r3
 800581c:	4610      	mov	r0, r2
 800581e:	f000 fa58 	bl	8005cd2 <TIM_ITRx_SetConfig>
        break;
 8005822:	e002      	b.n	800582a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005824:	bf00      	nop
 8005826:	e000      	b.n	800582a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005828:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2201      	movs	r2, #1
 800582e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800583a:	2300      	movs	r3, #0
}
 800583c:	4618      	mov	r0, r3
 800583e:	3710      	adds	r7, #16
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005844:	b480      	push	{r7}
 8005846:	b085      	sub	sp, #20
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a29      	ldr	r2, [pc, #164]	@ (80058fc <TIM_Base_SetConfig+0xb8>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d00b      	beq.n	8005874 <TIM_Base_SetConfig+0x30>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005862:	d007      	beq.n	8005874 <TIM_Base_SetConfig+0x30>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	4a26      	ldr	r2, [pc, #152]	@ (8005900 <TIM_Base_SetConfig+0xbc>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d003      	beq.n	8005874 <TIM_Base_SetConfig+0x30>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a25      	ldr	r2, [pc, #148]	@ (8005904 <TIM_Base_SetConfig+0xc0>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d108      	bne.n	8005886 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800587a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	4313      	orrs	r3, r2
 8005884:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a1c      	ldr	r2, [pc, #112]	@ (80058fc <TIM_Base_SetConfig+0xb8>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d00b      	beq.n	80058a6 <TIM_Base_SetConfig+0x62>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005894:	d007      	beq.n	80058a6 <TIM_Base_SetConfig+0x62>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a19      	ldr	r2, [pc, #100]	@ (8005900 <TIM_Base_SetConfig+0xbc>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d003      	beq.n	80058a6 <TIM_Base_SetConfig+0x62>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a18      	ldr	r2, [pc, #96]	@ (8005904 <TIM_Base_SetConfig+0xc0>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d108      	bne.n	80058b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	695b      	ldr	r3, [r3, #20]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	68fa      	ldr	r2, [r7, #12]
 80058ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	689a      	ldr	r2, [r3, #8]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a07      	ldr	r2, [pc, #28]	@ (80058fc <TIM_Base_SetConfig+0xb8>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d103      	bne.n	80058ec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	691a      	ldr	r2, [r3, #16]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	615a      	str	r2, [r3, #20]
}
 80058f2:	bf00      	nop
 80058f4:	3714      	adds	r7, #20
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bc80      	pop	{r7}
 80058fa:	4770      	bx	lr
 80058fc:	40012c00 	.word	0x40012c00
 8005900:	40000400 	.word	0x40000400
 8005904:	40000800 	.word	0x40000800

08005908 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005908:	b480      	push	{r7}
 800590a:	b087      	sub	sp, #28
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a1b      	ldr	r3, [r3, #32]
 8005916:	f023 0201 	bic.w	r2, r3, #1
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6a1b      	ldr	r3, [r3, #32]
 8005922:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	699b      	ldr	r3, [r3, #24]
 800592e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f023 0303 	bic.w	r3, r3, #3
 800593e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	4313      	orrs	r3, r2
 8005948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	f023 0302 	bic.w	r3, r3, #2
 8005950:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	4313      	orrs	r3, r2
 800595a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	4a1c      	ldr	r2, [pc, #112]	@ (80059d0 <TIM_OC1_SetConfig+0xc8>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d10c      	bne.n	800597e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	f023 0308 	bic.w	r3, r3, #8
 800596a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	697a      	ldr	r2, [r7, #20]
 8005972:	4313      	orrs	r3, r2
 8005974:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	f023 0304 	bic.w	r3, r3, #4
 800597c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a13      	ldr	r2, [pc, #76]	@ (80059d0 <TIM_OC1_SetConfig+0xc8>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d111      	bne.n	80059aa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800598c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005994:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	4313      	orrs	r3, r2
 800599e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	693a      	ldr	r2, [r7, #16]
 80059ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685a      	ldr	r2, [r3, #4]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	697a      	ldr	r2, [r7, #20]
 80059c2:	621a      	str	r2, [r3, #32]
}
 80059c4:	bf00      	nop
 80059c6:	371c      	adds	r7, #28
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bc80      	pop	{r7}
 80059cc:	4770      	bx	lr
 80059ce:	bf00      	nop
 80059d0:	40012c00 	.word	0x40012c00

080059d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b087      	sub	sp, #28
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a1b      	ldr	r3, [r3, #32]
 80059e2:	f023 0210 	bic.w	r2, r3, #16
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a1b      	ldr	r3, [r3, #32]
 80059ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	021b      	lsls	r3, r3, #8
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f023 0320 	bic.w	r3, r3, #32
 8005a1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	011b      	lsls	r3, r3, #4
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a1d      	ldr	r2, [pc, #116]	@ (8005aa4 <TIM_OC2_SetConfig+0xd0>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d10d      	bne.n	8005a50 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	011b      	lsls	r3, r3, #4
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a4e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a14      	ldr	r2, [pc, #80]	@ (8005aa4 <TIM_OC2_SetConfig+0xd0>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d113      	bne.n	8005a80 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	695b      	ldr	r3, [r3, #20]
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	699b      	ldr	r3, [r3, #24]
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	685a      	ldr	r2, [r3, #4]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	621a      	str	r2, [r3, #32]
}
 8005a9a:	bf00      	nop
 8005a9c:	371c      	adds	r7, #28
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bc80      	pop	{r7}
 8005aa2:	4770      	bx	lr
 8005aa4:	40012c00 	.word	0x40012c00

08005aa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b087      	sub	sp, #28
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a1b      	ldr	r3, [r3, #32]
 8005ac2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	69db      	ldr	r3, [r3, #28]
 8005ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f023 0303 	bic.w	r3, r3, #3
 8005ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68fa      	ldr	r2, [r7, #12]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	021b      	lsls	r3, r3, #8
 8005af8:	697a      	ldr	r2, [r7, #20]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a1d      	ldr	r2, [pc, #116]	@ (8005b78 <TIM_OC3_SetConfig+0xd0>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d10d      	bne.n	8005b22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	68db      	ldr	r3, [r3, #12]
 8005b12:	021b      	lsls	r3, r3, #8
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a14      	ldr	r2, [pc, #80]	@ (8005b78 <TIM_OC3_SetConfig+0xd0>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d113      	bne.n	8005b52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	011b      	lsls	r3, r3, #4
 8005b40:	693a      	ldr	r2, [r7, #16]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	699b      	ldr	r3, [r3, #24]
 8005b4a:	011b      	lsls	r3, r3, #4
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	685a      	ldr	r2, [r3, #4]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	621a      	str	r2, [r3, #32]
}
 8005b6c:	bf00      	nop
 8005b6e:	371c      	adds	r7, #28
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bc80      	pop	{r7}
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	40012c00 	.word	0x40012c00

08005b7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a1b      	ldr	r3, [r3, #32]
 8005b8a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a1b      	ldr	r3, [r3, #32]
 8005b96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	69db      	ldr	r3, [r3, #28]
 8005ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	021b      	lsls	r3, r3, #8
 8005bba:	68fa      	ldr	r2, [r7, #12]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005bc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	031b      	lsls	r3, r3, #12
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a0f      	ldr	r2, [pc, #60]	@ (8005c14 <TIM_OC4_SetConfig+0x98>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d109      	bne.n	8005bf0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005be2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	695b      	ldr	r3, [r3, #20]
 8005be8:	019b      	lsls	r3, r3, #6
 8005bea:	697a      	ldr	r2, [r7, #20]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	697a      	ldr	r2, [r7, #20]
 8005bf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	685a      	ldr	r2, [r3, #4]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	693a      	ldr	r2, [r7, #16]
 8005c08:	621a      	str	r2, [r3, #32]
}
 8005c0a:	bf00      	nop
 8005c0c:	371c      	adds	r7, #28
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bc80      	pop	{r7}
 8005c12:	4770      	bx	lr
 8005c14:	40012c00 	.word	0x40012c00

08005c18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	6a1b      	ldr	r3, [r3, #32]
 8005c2e:	f023 0201 	bic.w	r2, r3, #1
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	011b      	lsls	r3, r3, #4
 8005c48:	693a      	ldr	r2, [r7, #16]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	f023 030a 	bic.w	r3, r3, #10
 8005c54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	693a      	ldr	r2, [r7, #16]
 8005c62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	697a      	ldr	r2, [r7, #20]
 8005c68:	621a      	str	r2, [r3, #32]
}
 8005c6a:	bf00      	nop
 8005c6c:	371c      	adds	r7, #28
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bc80      	pop	{r7}
 8005c72:	4770      	bx	lr

08005c74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b087      	sub	sp, #28
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6a1b      	ldr	r3, [r3, #32]
 8005c84:	f023 0210 	bic.w	r2, r3, #16
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	699b      	ldr	r3, [r3, #24]
 8005c90:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6a1b      	ldr	r3, [r3, #32]
 8005c96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c9e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	031b      	lsls	r3, r3, #12
 8005ca4:	697a      	ldr	r2, [r7, #20]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005cb0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	011b      	lsls	r3, r3, #4
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	621a      	str	r2, [r3, #32]
}
 8005cc8:	bf00      	nop
 8005cca:	371c      	adds	r7, #28
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bc80      	pop	{r7}
 8005cd0:	4770      	bx	lr

08005cd2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	b085      	sub	sp, #20
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
 8005cda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ce8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cea:	683a      	ldr	r2, [r7, #0]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	f043 0307 	orr.w	r3, r3, #7
 8005cf4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	609a      	str	r2, [r3, #8]
}
 8005cfc:	bf00      	nop
 8005cfe:	3714      	adds	r7, #20
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bc80      	pop	{r7}
 8005d04:	4770      	bx	lr

08005d06 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b087      	sub	sp, #28
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	60f8      	str	r0, [r7, #12]
 8005d0e:	60b9      	str	r1, [r7, #8]
 8005d10:	607a      	str	r2, [r7, #4]
 8005d12:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d20:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	021a      	lsls	r2, r3, #8
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	697a      	ldr	r2, [r7, #20]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	697a      	ldr	r2, [r7, #20]
 8005d38:	609a      	str	r2, [r3, #8]
}
 8005d3a:	bf00      	nop
 8005d3c:	371c      	adds	r7, #28
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bc80      	pop	{r7}
 8005d42:	4770      	bx	lr

08005d44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b087      	sub	sp, #28
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	60f8      	str	r0, [r7, #12]
 8005d4c:	60b9      	str	r1, [r7, #8]
 8005d4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	f003 031f 	and.w	r3, r3, #31
 8005d56:	2201      	movs	r2, #1
 8005d58:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	6a1a      	ldr	r2, [r3, #32]
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	43db      	mvns	r3, r3
 8005d66:	401a      	ands	r2, r3
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6a1a      	ldr	r2, [r3, #32]
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	f003 031f 	and.w	r3, r3, #31
 8005d76:	6879      	ldr	r1, [r7, #4]
 8005d78:	fa01 f303 	lsl.w	r3, r1, r3
 8005d7c:	431a      	orrs	r2, r3
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	621a      	str	r2, [r3, #32]
}
 8005d82:	bf00      	nop
 8005d84:	371c      	adds	r7, #28
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bc80      	pop	{r7}
 8005d8a:	4770      	bx	lr

08005d8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d101      	bne.n	8005da4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005da0:	2302      	movs	r3, #2
 8005da2:	e046      	b.n	8005e32 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2202      	movs	r2, #2
 8005db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a16      	ldr	r2, [pc, #88]	@ (8005e3c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d00e      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005df0:	d009      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a12      	ldr	r2, [pc, #72]	@ (8005e40 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d004      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a10      	ldr	r2, [pc, #64]	@ (8005e44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d10c      	bne.n	8005e20 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	68ba      	ldr	r2, [r7, #8]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	68ba      	ldr	r2, [r7, #8]
 8005e1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3714      	adds	r7, #20
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bc80      	pop	{r7}
 8005e3a:	4770      	bx	lr
 8005e3c:	40012c00 	.word	0x40012c00
 8005e40:	40000400 	.word	0x40000400
 8005e44:	40000800 	.word	0x40000800

08005e48 <HAL_UART_Init>:
 *         the UART_InitTypeDef and create the associated handle.
 * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b082      	sub	sp, #8
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d101      	bne.n	8005e5a <HAL_UART_Init+0x12>
		return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e03f      	b.n	8005eda <HAL_UART_Init+0x92>
	assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

	if (huart->gState == HAL_UART_STATE_RESET) {
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d106      	bne.n	8005e74 <HAL_UART_Init+0x2c>
		/* Allocate lock resource and initialize it */
		huart->Lock = HAL_UNLOCKED;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
		/* Init the low level hardware : GPIO, CLOCK */
		HAL_UART_MspInit(huart);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f7fc fa40 	bl	80022f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
	}

	huart->gState = HAL_UART_STATE_BUSY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2224      	movs	r2, #36	@ 0x24
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

	/* Disable the peripheral */
	__HAL_UART_DISABLE(huart);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68da      	ldr	r2, [r3, #12]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e8a:	60da      	str	r2, [r3, #12]

	/* Set the UART Communication parameters */
	UART_SetConfig(huart);
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 f829 	bl	8005ee4 <UART_SetConfig>

	/* In asynchronous mode, the following bits must be kept cleared:
	 - LINEN and CLKEN bits in the USART_CR2 register,
	 - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
	CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	691a      	ldr	r2, [r3, #16]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ea0:	611a      	str	r2, [r3, #16]
	CLEAR_BIT(huart->Instance->CR3,
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	695a      	ldr	r2, [r3, #20]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005eb0:	615a      	str	r2, [r3, #20]
			(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));

	/* Enable the peripheral */
	__HAL_UART_ENABLE(huart);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68da      	ldr	r2, [r3, #12]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ec0:	60da      	str	r2, [r3, #12]

	/* Initialize the UART state */
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	641a      	str	r2, [r3, #64]	@ 0x40
	huart->gState = HAL_UART_STATE_READY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2220      	movs	r2, #32
 8005ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	huart->RxState = HAL_UART_STATE_READY;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2220      	movs	r2, #32
 8005ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

	return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3708      	adds	r7, #8
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
	...

08005ee4 <UART_SetConfig>:
 * @brief  Configures the UART peripheral.
 * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
static void UART_SetConfig(UART_HandleTypeDef *huart) {
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
	assert_param(IS_UART_MODE(huart->Init.Mode));

	/*-------------------------- USART CR2 Configuration -----------------------*/
	/* Configure the UART Stop Bits: Set STOP[13:12] bits
	 according to huart->Init.StopBits value */
	MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	68da      	ldr	r2, [r3, #12]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	430a      	orrs	r2, r1
 8005f00:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	689a      	ldr	r2, [r3, #8]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	691b      	ldr	r3, [r3, #16]
 8005f0a:	431a      	orrs	r2, r3
			| huart->Init.Mode;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	695b      	ldr	r3, [r3, #20]
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 8005f10:	4313      	orrs	r3, r2
 8005f12:	60bb      	str	r3, [r7, #8]
	MODIFY_REG(huart->Instance->CR1,
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	68db      	ldr	r3, [r3, #12]
 8005f1a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005f1e:	f023 030c 	bic.w	r3, r3, #12
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	6812      	ldr	r2, [r2, #0]
 8005f26:	68b9      	ldr	r1, [r7, #8]
 8005f28:	430b      	orrs	r3, r1
 8005f2a:	60d3      	str	r3, [r2, #12]
			tmpreg);
#endif /* USART_CR1_OVER8 */

	/*-------------------------- USART CR3 Configuration -----------------------*/
	/* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
	MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE),
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	699a      	ldr	r2, [r3, #24]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	430a      	orrs	r2, r1
 8005f40:	615a      	str	r2, [r3, #20]
			huart->Init.HwFlowCtl);

	if (huart->Instance == USART1) {
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a2c      	ldr	r2, [pc, #176]	@ (8005ff8 <UART_SetConfig+0x114>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d103      	bne.n	8005f54 <UART_SetConfig+0x70>
		pclk = HAL_RCC_GetPCLK2Freq();
 8005f4c:	f7fe fda8 	bl	8004aa0 <HAL_RCC_GetPCLK2Freq>
 8005f50:	60f8      	str	r0, [r7, #12]
 8005f52:	e002      	b.n	8005f5a <UART_SetConfig+0x76>
	} else {
		pclk = HAL_RCC_GetPCLK1Freq();
 8005f54:	f7fe fd90 	bl	8004a78 <HAL_RCC_GetPCLK1Freq>
 8005f58:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
	huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	4413      	add	r3, r2
 8005f62:	009a      	lsls	r2, r3, #2
 8005f64:	441a      	add	r2, r3
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f70:	4a22      	ldr	r2, [pc, #136]	@ (8005ffc <UART_SetConfig+0x118>)
 8005f72:	fba2 2303 	umull	r2, r3, r2, r3
 8005f76:	095b      	lsrs	r3, r3, #5
 8005f78:	0119      	lsls	r1, r3, #4
 8005f7a:	68fa      	ldr	r2, [r7, #12]
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	4413      	add	r3, r2
 8005f82:	009a      	lsls	r2, r3, #2
 8005f84:	441a      	add	r2, r3
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f90:	4b1a      	ldr	r3, [pc, #104]	@ (8005ffc <UART_SetConfig+0x118>)
 8005f92:	fba3 0302 	umull	r0, r3, r3, r2
 8005f96:	095b      	lsrs	r3, r3, #5
 8005f98:	2064      	movs	r0, #100	@ 0x64
 8005f9a:	fb00 f303 	mul.w	r3, r0, r3
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	011b      	lsls	r3, r3, #4
 8005fa2:	3332      	adds	r3, #50	@ 0x32
 8005fa4:	4a15      	ldr	r2, [pc, #84]	@ (8005ffc <UART_SetConfig+0x118>)
 8005fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8005faa:	095b      	lsrs	r3, r3, #5
 8005fac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fb0:	4419      	add	r1, r3
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	4413      	add	r3, r2
 8005fba:	009a      	lsls	r2, r3, #2
 8005fbc:	441a      	add	r2, r3
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8005ffc <UART_SetConfig+0x118>)
 8005fca:	fba3 0302 	umull	r0, r3, r3, r2
 8005fce:	095b      	lsrs	r3, r3, #5
 8005fd0:	2064      	movs	r0, #100	@ 0x64
 8005fd2:	fb00 f303 	mul.w	r3, r0, r3
 8005fd6:	1ad3      	subs	r3, r2, r3
 8005fd8:	011b      	lsls	r3, r3, #4
 8005fda:	3332      	adds	r3, #50	@ 0x32
 8005fdc:	4a07      	ldr	r2, [pc, #28]	@ (8005ffc <UART_SetConfig+0x118>)
 8005fde:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe2:	095b      	lsrs	r3, r3, #5
 8005fe4:	f003 020f 	and.w	r2, r3, #15
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	440a      	add	r2, r1
 8005fee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005ff0:	bf00      	nop
 8005ff2:	3710      	adds	r7, #16
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	40013800 	.word	0x40013800
 8005ffc:	51eb851f 	.word	0x51eb851f

08006000 <_ZdlPvj>:
 8006000:	f000 b800 	b.w	8006004 <_ZdlPv>

08006004 <_ZdlPv>:
 8006004:	f001 b9e2 	b.w	80073cc <free>

08006008 <pow>:
 8006008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800600c:	4614      	mov	r4, r2
 800600e:	461d      	mov	r5, r3
 8006010:	4680      	mov	r8, r0
 8006012:	4689      	mov	r9, r1
 8006014:	f000 f868 	bl	80060e8 <__ieee754_pow>
 8006018:	4622      	mov	r2, r4
 800601a:	4606      	mov	r6, r0
 800601c:	460f      	mov	r7, r1
 800601e:	462b      	mov	r3, r5
 8006020:	4620      	mov	r0, r4
 8006022:	4629      	mov	r1, r5
 8006024:	f7fa fcf2 	bl	8000a0c <__aeabi_dcmpun>
 8006028:	bbc8      	cbnz	r0, 800609e <pow+0x96>
 800602a:	2200      	movs	r2, #0
 800602c:	2300      	movs	r3, #0
 800602e:	4640      	mov	r0, r8
 8006030:	4649      	mov	r1, r9
 8006032:	f7fa fcb9 	bl	80009a8 <__aeabi_dcmpeq>
 8006036:	b1b8      	cbz	r0, 8006068 <pow+0x60>
 8006038:	2200      	movs	r2, #0
 800603a:	2300      	movs	r3, #0
 800603c:	4620      	mov	r0, r4
 800603e:	4629      	mov	r1, r5
 8006040:	f7fa fcb2 	bl	80009a8 <__aeabi_dcmpeq>
 8006044:	2800      	cmp	r0, #0
 8006046:	d141      	bne.n	80060cc <pow+0xc4>
 8006048:	4620      	mov	r0, r4
 800604a:	4629      	mov	r1, r5
 800604c:	f000 f844 	bl	80060d8 <finite>
 8006050:	b328      	cbz	r0, 800609e <pow+0x96>
 8006052:	2200      	movs	r2, #0
 8006054:	2300      	movs	r3, #0
 8006056:	4620      	mov	r0, r4
 8006058:	4629      	mov	r1, r5
 800605a:	f7fa fcaf 	bl	80009bc <__aeabi_dcmplt>
 800605e:	b1f0      	cbz	r0, 800609e <pow+0x96>
 8006060:	f001 fcda 	bl	8007a18 <__errno>
 8006064:	2322      	movs	r3, #34	@ 0x22
 8006066:	e019      	b.n	800609c <pow+0x94>
 8006068:	4630      	mov	r0, r6
 800606a:	4639      	mov	r1, r7
 800606c:	f000 f834 	bl	80060d8 <finite>
 8006070:	b9c8      	cbnz	r0, 80060a6 <pow+0x9e>
 8006072:	4640      	mov	r0, r8
 8006074:	4649      	mov	r1, r9
 8006076:	f000 f82f 	bl	80060d8 <finite>
 800607a:	b1a0      	cbz	r0, 80060a6 <pow+0x9e>
 800607c:	4620      	mov	r0, r4
 800607e:	4629      	mov	r1, r5
 8006080:	f000 f82a 	bl	80060d8 <finite>
 8006084:	b178      	cbz	r0, 80060a6 <pow+0x9e>
 8006086:	4632      	mov	r2, r6
 8006088:	463b      	mov	r3, r7
 800608a:	4630      	mov	r0, r6
 800608c:	4639      	mov	r1, r7
 800608e:	f7fa fcbd 	bl	8000a0c <__aeabi_dcmpun>
 8006092:	2800      	cmp	r0, #0
 8006094:	d0e4      	beq.n	8006060 <pow+0x58>
 8006096:	f001 fcbf 	bl	8007a18 <__errno>
 800609a:	2321      	movs	r3, #33	@ 0x21
 800609c:	6003      	str	r3, [r0, #0]
 800609e:	4630      	mov	r0, r6
 80060a0:	4639      	mov	r1, r7
 80060a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060a6:	2200      	movs	r2, #0
 80060a8:	2300      	movs	r3, #0
 80060aa:	4630      	mov	r0, r6
 80060ac:	4639      	mov	r1, r7
 80060ae:	f7fa fc7b 	bl	80009a8 <__aeabi_dcmpeq>
 80060b2:	2800      	cmp	r0, #0
 80060b4:	d0f3      	beq.n	800609e <pow+0x96>
 80060b6:	4640      	mov	r0, r8
 80060b8:	4649      	mov	r1, r9
 80060ba:	f000 f80d 	bl	80060d8 <finite>
 80060be:	2800      	cmp	r0, #0
 80060c0:	d0ed      	beq.n	800609e <pow+0x96>
 80060c2:	4620      	mov	r0, r4
 80060c4:	4629      	mov	r1, r5
 80060c6:	f000 f807 	bl	80060d8 <finite>
 80060ca:	e7c8      	b.n	800605e <pow+0x56>
 80060cc:	2600      	movs	r6, #0
 80060ce:	4f01      	ldr	r7, [pc, #4]	@ (80060d4 <pow+0xcc>)
 80060d0:	e7e5      	b.n	800609e <pow+0x96>
 80060d2:	bf00      	nop
 80060d4:	3ff00000 	.word	0x3ff00000

080060d8 <finite>:
 80060d8:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 80060dc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80060e0:	0fc0      	lsrs	r0, r0, #31
 80060e2:	4770      	bx	lr
 80060e4:	0000      	movs	r0, r0
	...

080060e8 <__ieee754_pow>:
 80060e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ec:	b091      	sub	sp, #68	@ 0x44
 80060ee:	e9cd 2300 	strd	r2, r3, [sp]
 80060f2:	468b      	mov	fp, r1
 80060f4:	e9dd 1800 	ldrd	r1, r8, [sp]
 80060f8:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 80060fc:	4682      	mov	sl, r0
 80060fe:	ea57 0001 	orrs.w	r0, r7, r1
 8006102:	d112      	bne.n	800612a <__ieee754_pow+0x42>
 8006104:	4653      	mov	r3, sl
 8006106:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 800610a:	18db      	adds	r3, r3, r3
 800610c:	4152      	adcs	r2, r2
 800610e:	4298      	cmp	r0, r3
 8006110:	4b91      	ldr	r3, [pc, #580]	@ (8006358 <__ieee754_pow+0x270>)
 8006112:	4193      	sbcs	r3, r2
 8006114:	f080 84ce 	bcs.w	8006ab4 <__ieee754_pow+0x9cc>
 8006118:	e9dd 2300 	ldrd	r2, r3, [sp]
 800611c:	4650      	mov	r0, sl
 800611e:	4659      	mov	r1, fp
 8006120:	f7fa f824 	bl	800016c <__adddf3>
 8006124:	b011      	add	sp, #68	@ 0x44
 8006126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800612a:	4b8c      	ldr	r3, [pc, #560]	@ (800635c <__ieee754_pow+0x274>)
 800612c:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 8006130:	429e      	cmp	r6, r3
 8006132:	465d      	mov	r5, fp
 8006134:	46d1      	mov	r9, sl
 8006136:	d807      	bhi.n	8006148 <__ieee754_pow+0x60>
 8006138:	d102      	bne.n	8006140 <__ieee754_pow+0x58>
 800613a:	f1ba 0f00 	cmp.w	sl, #0
 800613e:	d1eb      	bne.n	8006118 <__ieee754_pow+0x30>
 8006140:	429f      	cmp	r7, r3
 8006142:	d801      	bhi.n	8006148 <__ieee754_pow+0x60>
 8006144:	d10f      	bne.n	8006166 <__ieee754_pow+0x7e>
 8006146:	b171      	cbz	r1, 8006166 <__ieee754_pow+0x7e>
 8006148:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800614c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8006150:	ea55 0509 	orrs.w	r5, r5, r9
 8006154:	d1e0      	bne.n	8006118 <__ieee754_pow+0x30>
 8006156:	e9dd 3200 	ldrd	r3, r2, [sp]
 800615a:	18db      	adds	r3, r3, r3
 800615c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8006160:	4152      	adcs	r2, r2
 8006162:	429d      	cmp	r5, r3
 8006164:	e7d4      	b.n	8006110 <__ieee754_pow+0x28>
 8006166:	2d00      	cmp	r5, #0
 8006168:	4633      	mov	r3, r6
 800616a:	da39      	bge.n	80061e0 <__ieee754_pow+0xf8>
 800616c:	4a7c      	ldr	r2, [pc, #496]	@ (8006360 <__ieee754_pow+0x278>)
 800616e:	4297      	cmp	r7, r2
 8006170:	d84e      	bhi.n	8006210 <__ieee754_pow+0x128>
 8006172:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8006176:	4297      	cmp	r7, r2
 8006178:	f240 84ab 	bls.w	8006ad2 <__ieee754_pow+0x9ea>
 800617c:	153a      	asrs	r2, r7, #20
 800617e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8006182:	2a14      	cmp	r2, #20
 8006184:	dd0f      	ble.n	80061a6 <__ieee754_pow+0xbe>
 8006186:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800618a:	fa21 f402 	lsr.w	r4, r1, r2
 800618e:	fa04 f202 	lsl.w	r2, r4, r2
 8006192:	428a      	cmp	r2, r1
 8006194:	f040 849d 	bne.w	8006ad2 <__ieee754_pow+0x9ea>
 8006198:	f004 0401 	and.w	r4, r4, #1
 800619c:	f1c4 0402 	rsb	r4, r4, #2
 80061a0:	2900      	cmp	r1, #0
 80061a2:	d15a      	bne.n	800625a <__ieee754_pow+0x172>
 80061a4:	e00e      	b.n	80061c4 <__ieee754_pow+0xdc>
 80061a6:	2900      	cmp	r1, #0
 80061a8:	d156      	bne.n	8006258 <__ieee754_pow+0x170>
 80061aa:	f1c2 0214 	rsb	r2, r2, #20
 80061ae:	fa47 f402 	asr.w	r4, r7, r2
 80061b2:	fa04 f202 	lsl.w	r2, r4, r2
 80061b6:	42ba      	cmp	r2, r7
 80061b8:	f040 8488 	bne.w	8006acc <__ieee754_pow+0x9e4>
 80061bc:	f004 0401 	and.w	r4, r4, #1
 80061c0:	f1c4 0402 	rsb	r4, r4, #2
 80061c4:	4a67      	ldr	r2, [pc, #412]	@ (8006364 <__ieee754_pow+0x27c>)
 80061c6:	4297      	cmp	r7, r2
 80061c8:	d130      	bne.n	800622c <__ieee754_pow+0x144>
 80061ca:	f1b8 0f00 	cmp.w	r8, #0
 80061ce:	f280 8479 	bge.w	8006ac4 <__ieee754_pow+0x9dc>
 80061d2:	4652      	mov	r2, sl
 80061d4:	465b      	mov	r3, fp
 80061d6:	2000      	movs	r0, #0
 80061d8:	4962      	ldr	r1, [pc, #392]	@ (8006364 <__ieee754_pow+0x27c>)
 80061da:	f7fa faa7 	bl	800072c <__aeabi_ddiv>
 80061de:	e7a1      	b.n	8006124 <__ieee754_pow+0x3c>
 80061e0:	2400      	movs	r4, #0
 80061e2:	2900      	cmp	r1, #0
 80061e4:	d139      	bne.n	800625a <__ieee754_pow+0x172>
 80061e6:	4a5d      	ldr	r2, [pc, #372]	@ (800635c <__ieee754_pow+0x274>)
 80061e8:	4297      	cmp	r7, r2
 80061ea:	d1eb      	bne.n	80061c4 <__ieee754_pow+0xdc>
 80061ec:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 80061f0:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 80061f4:	ea53 0309 	orrs.w	r3, r3, r9
 80061f8:	f000 845c 	beq.w	8006ab4 <__ieee754_pow+0x9cc>
 80061fc:	4b5a      	ldr	r3, [pc, #360]	@ (8006368 <__ieee754_pow+0x280>)
 80061fe:	429e      	cmp	r6, r3
 8006200:	d908      	bls.n	8006214 <__ieee754_pow+0x12c>
 8006202:	f1b8 0f00 	cmp.w	r8, #0
 8006206:	f2c0 8459 	blt.w	8006abc <__ieee754_pow+0x9d4>
 800620a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800620e:	e789      	b.n	8006124 <__ieee754_pow+0x3c>
 8006210:	2402      	movs	r4, #2
 8006212:	e7e6      	b.n	80061e2 <__ieee754_pow+0xfa>
 8006214:	f1b8 0f00 	cmp.w	r8, #0
 8006218:	f04f 0000 	mov.w	r0, #0
 800621c:	f04f 0100 	mov.w	r1, #0
 8006220:	da80      	bge.n	8006124 <__ieee754_pow+0x3c>
 8006222:	e9dd 0300 	ldrd	r0, r3, [sp]
 8006226:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800622a:	e77b      	b.n	8006124 <__ieee754_pow+0x3c>
 800622c:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8006230:	d106      	bne.n	8006240 <__ieee754_pow+0x158>
 8006232:	4652      	mov	r2, sl
 8006234:	465b      	mov	r3, fp
 8006236:	4650      	mov	r0, sl
 8006238:	4659      	mov	r1, fp
 800623a:	f7fa f94d 	bl	80004d8 <__aeabi_dmul>
 800623e:	e771      	b.n	8006124 <__ieee754_pow+0x3c>
 8006240:	4a4a      	ldr	r2, [pc, #296]	@ (800636c <__ieee754_pow+0x284>)
 8006242:	4590      	cmp	r8, r2
 8006244:	d109      	bne.n	800625a <__ieee754_pow+0x172>
 8006246:	2d00      	cmp	r5, #0
 8006248:	db07      	blt.n	800625a <__ieee754_pow+0x172>
 800624a:	4650      	mov	r0, sl
 800624c:	4659      	mov	r1, fp
 800624e:	b011      	add	sp, #68	@ 0x44
 8006250:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006254:	f000 bd12 	b.w	8006c7c <__ieee754_sqrt>
 8006258:	2400      	movs	r4, #0
 800625a:	4650      	mov	r0, sl
 800625c:	4659      	mov	r1, fp
 800625e:	9302      	str	r3, [sp, #8]
 8006260:	f000 fc91 	bl	8006b86 <fabs>
 8006264:	9b02      	ldr	r3, [sp, #8]
 8006266:	f1b9 0f00 	cmp.w	r9, #0
 800626a:	d127      	bne.n	80062bc <__ieee754_pow+0x1d4>
 800626c:	4a3d      	ldr	r2, [pc, #244]	@ (8006364 <__ieee754_pow+0x27c>)
 800626e:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 8006272:	4594      	cmp	ip, r2
 8006274:	d000      	beq.n	8006278 <__ieee754_pow+0x190>
 8006276:	bb0e      	cbnz	r6, 80062bc <__ieee754_pow+0x1d4>
 8006278:	f1b8 0f00 	cmp.w	r8, #0
 800627c:	da05      	bge.n	800628a <__ieee754_pow+0x1a2>
 800627e:	4602      	mov	r2, r0
 8006280:	460b      	mov	r3, r1
 8006282:	2000      	movs	r0, #0
 8006284:	4937      	ldr	r1, [pc, #220]	@ (8006364 <__ieee754_pow+0x27c>)
 8006286:	f7fa fa51 	bl	800072c <__aeabi_ddiv>
 800628a:	2d00      	cmp	r5, #0
 800628c:	f6bf af4a 	bge.w	8006124 <__ieee754_pow+0x3c>
 8006290:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8006294:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8006298:	4326      	orrs	r6, r4
 800629a:	d108      	bne.n	80062ae <__ieee754_pow+0x1c6>
 800629c:	4602      	mov	r2, r0
 800629e:	460b      	mov	r3, r1
 80062a0:	4610      	mov	r0, r2
 80062a2:	4619      	mov	r1, r3
 80062a4:	f7f9 ff60 	bl	8000168 <__aeabi_dsub>
 80062a8:	4602      	mov	r2, r0
 80062aa:	460b      	mov	r3, r1
 80062ac:	e795      	b.n	80061da <__ieee754_pow+0xf2>
 80062ae:	2c01      	cmp	r4, #1
 80062b0:	f47f af38 	bne.w	8006124 <__ieee754_pow+0x3c>
 80062b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80062b8:	4619      	mov	r1, r3
 80062ba:	e733      	b.n	8006124 <__ieee754_pow+0x3c>
 80062bc:	0fea      	lsrs	r2, r5, #31
 80062be:	3a01      	subs	r2, #1
 80062c0:	ea52 0c04 	orrs.w	ip, r2, r4
 80062c4:	d102      	bne.n	80062cc <__ieee754_pow+0x1e4>
 80062c6:	4652      	mov	r2, sl
 80062c8:	465b      	mov	r3, fp
 80062ca:	e7e9      	b.n	80062a0 <__ieee754_pow+0x1b8>
 80062cc:	f04f 0900 	mov.w	r9, #0
 80062d0:	3c01      	subs	r4, #1
 80062d2:	4314      	orrs	r4, r2
 80062d4:	bf14      	ite	ne
 80062d6:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 8006364 <__ieee754_pow+0x27c>
 80062da:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 8006370 <__ieee754_pow+0x288>
 80062de:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 80062e2:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 80062e6:	f240 8107 	bls.w	80064f8 <__ieee754_pow+0x410>
 80062ea:	4b22      	ldr	r3, [pc, #136]	@ (8006374 <__ieee754_pow+0x28c>)
 80062ec:	429f      	cmp	r7, r3
 80062ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006368 <__ieee754_pow+0x280>)
 80062f0:	d913      	bls.n	800631a <__ieee754_pow+0x232>
 80062f2:	429e      	cmp	r6, r3
 80062f4:	d808      	bhi.n	8006308 <__ieee754_pow+0x220>
 80062f6:	f1b8 0f00 	cmp.w	r8, #0
 80062fa:	da08      	bge.n	800630e <__ieee754_pow+0x226>
 80062fc:	2000      	movs	r0, #0
 80062fe:	b011      	add	sp, #68	@ 0x44
 8006300:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006304:	f000 bc3a 	b.w	8006b7c <__math_oflow>
 8006308:	f1b8 0f00 	cmp.w	r8, #0
 800630c:	dcf6      	bgt.n	80062fc <__ieee754_pow+0x214>
 800630e:	2000      	movs	r0, #0
 8006310:	b011      	add	sp, #68	@ 0x44
 8006312:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006316:	f000 bc2c 	b.w	8006b72 <__math_uflow>
 800631a:	429e      	cmp	r6, r3
 800631c:	d20c      	bcs.n	8006338 <__ieee754_pow+0x250>
 800631e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006322:	2200      	movs	r2, #0
 8006324:	2300      	movs	r3, #0
 8006326:	f7fa fb49 	bl	80009bc <__aeabi_dcmplt>
 800632a:	3800      	subs	r0, #0
 800632c:	bf18      	it	ne
 800632e:	2001      	movne	r0, #1
 8006330:	f1b8 0f00 	cmp.w	r8, #0
 8006334:	daec      	bge.n	8006310 <__ieee754_pow+0x228>
 8006336:	e7e2      	b.n	80062fe <__ieee754_pow+0x216>
 8006338:	4b0a      	ldr	r3, [pc, #40]	@ (8006364 <__ieee754_pow+0x27c>)
 800633a:	2200      	movs	r2, #0
 800633c:	429e      	cmp	r6, r3
 800633e:	d91b      	bls.n	8006378 <__ieee754_pow+0x290>
 8006340:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006344:	2300      	movs	r3, #0
 8006346:	f7fa fb39 	bl	80009bc <__aeabi_dcmplt>
 800634a:	3800      	subs	r0, #0
 800634c:	bf18      	it	ne
 800634e:	2001      	movne	r0, #1
 8006350:	f1b8 0f00 	cmp.w	r8, #0
 8006354:	dcd3      	bgt.n	80062fe <__ieee754_pow+0x216>
 8006356:	e7db      	b.n	8006310 <__ieee754_pow+0x228>
 8006358:	fff00000 	.word	0xfff00000
 800635c:	7ff00000 	.word	0x7ff00000
 8006360:	433fffff 	.word	0x433fffff
 8006364:	3ff00000 	.word	0x3ff00000
 8006368:	3fefffff 	.word	0x3fefffff
 800636c:	3fe00000 	.word	0x3fe00000
 8006370:	bff00000 	.word	0xbff00000
 8006374:	43f00000 	.word	0x43f00000
 8006378:	4b5b      	ldr	r3, [pc, #364]	@ (80064e8 <__ieee754_pow+0x400>)
 800637a:	f7f9 fef5 	bl	8000168 <__aeabi_dsub>
 800637e:	a352      	add	r3, pc, #328	@ (adr r3, 80064c8 <__ieee754_pow+0x3e0>)
 8006380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006384:	4604      	mov	r4, r0
 8006386:	460d      	mov	r5, r1
 8006388:	f7fa f8a6 	bl	80004d8 <__aeabi_dmul>
 800638c:	a350      	add	r3, pc, #320	@ (adr r3, 80064d0 <__ieee754_pow+0x3e8>)
 800638e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006392:	4606      	mov	r6, r0
 8006394:	460f      	mov	r7, r1
 8006396:	4620      	mov	r0, r4
 8006398:	4629      	mov	r1, r5
 800639a:	f7fa f89d 	bl	80004d8 <__aeabi_dmul>
 800639e:	2200      	movs	r2, #0
 80063a0:	4682      	mov	sl, r0
 80063a2:	468b      	mov	fp, r1
 80063a4:	4620      	mov	r0, r4
 80063a6:	4629      	mov	r1, r5
 80063a8:	4b50      	ldr	r3, [pc, #320]	@ (80064ec <__ieee754_pow+0x404>)
 80063aa:	f7fa f895 	bl	80004d8 <__aeabi_dmul>
 80063ae:	4602      	mov	r2, r0
 80063b0:	460b      	mov	r3, r1
 80063b2:	a149      	add	r1, pc, #292	@ (adr r1, 80064d8 <__ieee754_pow+0x3f0>)
 80063b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063b8:	f7f9 fed6 	bl	8000168 <__aeabi_dsub>
 80063bc:	4622      	mov	r2, r4
 80063be:	462b      	mov	r3, r5
 80063c0:	f7fa f88a 	bl	80004d8 <__aeabi_dmul>
 80063c4:	4602      	mov	r2, r0
 80063c6:	460b      	mov	r3, r1
 80063c8:	2000      	movs	r0, #0
 80063ca:	4949      	ldr	r1, [pc, #292]	@ (80064f0 <__ieee754_pow+0x408>)
 80063cc:	f7f9 fecc 	bl	8000168 <__aeabi_dsub>
 80063d0:	4622      	mov	r2, r4
 80063d2:	4680      	mov	r8, r0
 80063d4:	4689      	mov	r9, r1
 80063d6:	462b      	mov	r3, r5
 80063d8:	4620      	mov	r0, r4
 80063da:	4629      	mov	r1, r5
 80063dc:	f7fa f87c 	bl	80004d8 <__aeabi_dmul>
 80063e0:	4602      	mov	r2, r0
 80063e2:	460b      	mov	r3, r1
 80063e4:	4640      	mov	r0, r8
 80063e6:	4649      	mov	r1, r9
 80063e8:	f7fa f876 	bl	80004d8 <__aeabi_dmul>
 80063ec:	a33c      	add	r3, pc, #240	@ (adr r3, 80064e0 <__ieee754_pow+0x3f8>)
 80063ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f2:	f7fa f871 	bl	80004d8 <__aeabi_dmul>
 80063f6:	4602      	mov	r2, r0
 80063f8:	460b      	mov	r3, r1
 80063fa:	4650      	mov	r0, sl
 80063fc:	4659      	mov	r1, fp
 80063fe:	f7f9 feb3 	bl	8000168 <__aeabi_dsub>
 8006402:	2400      	movs	r4, #0
 8006404:	4602      	mov	r2, r0
 8006406:	460b      	mov	r3, r1
 8006408:	4680      	mov	r8, r0
 800640a:	4689      	mov	r9, r1
 800640c:	4630      	mov	r0, r6
 800640e:	4639      	mov	r1, r7
 8006410:	f7f9 feac 	bl	800016c <__adddf3>
 8006414:	4632      	mov	r2, r6
 8006416:	463b      	mov	r3, r7
 8006418:	4620      	mov	r0, r4
 800641a:	460d      	mov	r5, r1
 800641c:	f7f9 fea4 	bl	8000168 <__aeabi_dsub>
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	4640      	mov	r0, r8
 8006426:	4649      	mov	r1, r9
 8006428:	f7f9 fe9e 	bl	8000168 <__aeabi_dsub>
 800642c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006430:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006434:	2300      	movs	r3, #0
 8006436:	9304      	str	r3, [sp, #16]
 8006438:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800643c:	4606      	mov	r6, r0
 800643e:	460f      	mov	r7, r1
 8006440:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006444:	4652      	mov	r2, sl
 8006446:	465b      	mov	r3, fp
 8006448:	f7f9 fe8e 	bl	8000168 <__aeabi_dsub>
 800644c:	4622      	mov	r2, r4
 800644e:	462b      	mov	r3, r5
 8006450:	f7fa f842 	bl	80004d8 <__aeabi_dmul>
 8006454:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006458:	4680      	mov	r8, r0
 800645a:	4689      	mov	r9, r1
 800645c:	4630      	mov	r0, r6
 800645e:	4639      	mov	r1, r7
 8006460:	f7fa f83a 	bl	80004d8 <__aeabi_dmul>
 8006464:	4602      	mov	r2, r0
 8006466:	460b      	mov	r3, r1
 8006468:	4640      	mov	r0, r8
 800646a:	4649      	mov	r1, r9
 800646c:	f7f9 fe7e 	bl	800016c <__adddf3>
 8006470:	4652      	mov	r2, sl
 8006472:	465b      	mov	r3, fp
 8006474:	4606      	mov	r6, r0
 8006476:	460f      	mov	r7, r1
 8006478:	4620      	mov	r0, r4
 800647a:	4629      	mov	r1, r5
 800647c:	f7fa f82c 	bl	80004d8 <__aeabi_dmul>
 8006480:	460b      	mov	r3, r1
 8006482:	4602      	mov	r2, r0
 8006484:	4680      	mov	r8, r0
 8006486:	4689      	mov	r9, r1
 8006488:	4630      	mov	r0, r6
 800648a:	4639      	mov	r1, r7
 800648c:	f7f9 fe6e 	bl	800016c <__adddf3>
 8006490:	4b18      	ldr	r3, [pc, #96]	@ (80064f4 <__ieee754_pow+0x40c>)
 8006492:	4604      	mov	r4, r0
 8006494:	4299      	cmp	r1, r3
 8006496:	460d      	mov	r5, r1
 8006498:	468a      	mov	sl, r1
 800649a:	468b      	mov	fp, r1
 800649c:	f340 82e0 	ble.w	8006a60 <__ieee754_pow+0x978>
 80064a0:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80064a4:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80064a8:	4303      	orrs	r3, r0
 80064aa:	f000 81df 	beq.w	800686c <__ieee754_pow+0x784>
 80064ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064b2:	2200      	movs	r2, #0
 80064b4:	2300      	movs	r3, #0
 80064b6:	f7fa fa81 	bl	80009bc <__aeabi_dcmplt>
 80064ba:	3800      	subs	r0, #0
 80064bc:	bf18      	it	ne
 80064be:	2001      	movne	r0, #1
 80064c0:	e71d      	b.n	80062fe <__ieee754_pow+0x216>
 80064c2:	bf00      	nop
 80064c4:	f3af 8000 	nop.w
 80064c8:	60000000 	.word	0x60000000
 80064cc:	3ff71547 	.word	0x3ff71547
 80064d0:	f85ddf44 	.word	0xf85ddf44
 80064d4:	3e54ae0b 	.word	0x3e54ae0b
 80064d8:	55555555 	.word	0x55555555
 80064dc:	3fd55555 	.word	0x3fd55555
 80064e0:	652b82fe 	.word	0x652b82fe
 80064e4:	3ff71547 	.word	0x3ff71547
 80064e8:	3ff00000 	.word	0x3ff00000
 80064ec:	3fd00000 	.word	0x3fd00000
 80064f0:	3fe00000 	.word	0x3fe00000
 80064f4:	408fffff 	.word	0x408fffff
 80064f8:	4ad3      	ldr	r2, [pc, #844]	@ (8006848 <__ieee754_pow+0x760>)
 80064fa:	402a      	ands	r2, r5
 80064fc:	2a00      	cmp	r2, #0
 80064fe:	f040 817a 	bne.w	80067f6 <__ieee754_pow+0x70e>
 8006502:	4bd2      	ldr	r3, [pc, #840]	@ (800684c <__ieee754_pow+0x764>)
 8006504:	2200      	movs	r2, #0
 8006506:	f7f9 ffe7 	bl	80004d8 <__aeabi_dmul>
 800650a:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 800650e:	460b      	mov	r3, r1
 8006510:	151a      	asrs	r2, r3, #20
 8006512:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8006516:	4422      	add	r2, r4
 8006518:	920a      	str	r2, [sp, #40]	@ 0x28
 800651a:	4acd      	ldr	r2, [pc, #820]	@ (8006850 <__ieee754_pow+0x768>)
 800651c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006520:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 8006524:	4293      	cmp	r3, r2
 8006526:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800652a:	dd08      	ble.n	800653e <__ieee754_pow+0x456>
 800652c:	4ac9      	ldr	r2, [pc, #804]	@ (8006854 <__ieee754_pow+0x76c>)
 800652e:	4293      	cmp	r3, r2
 8006530:	f340 8163 	ble.w	80067fa <__ieee754_pow+0x712>
 8006534:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006536:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800653a:	3301      	adds	r3, #1
 800653c:	930a      	str	r3, [sp, #40]	@ 0x28
 800653e:	2600      	movs	r6, #0
 8006540:	00f3      	lsls	r3, r6, #3
 8006542:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006544:	4bc4      	ldr	r3, [pc, #784]	@ (8006858 <__ieee754_pow+0x770>)
 8006546:	4629      	mov	r1, r5
 8006548:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800654c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006550:	461a      	mov	r2, r3
 8006552:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8006556:	4623      	mov	r3, r4
 8006558:	4682      	mov	sl, r0
 800655a:	f7f9 fe05 	bl	8000168 <__aeabi_dsub>
 800655e:	4652      	mov	r2, sl
 8006560:	462b      	mov	r3, r5
 8006562:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8006566:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800656a:	f7f9 fdff 	bl	800016c <__adddf3>
 800656e:	4602      	mov	r2, r0
 8006570:	460b      	mov	r3, r1
 8006572:	2000      	movs	r0, #0
 8006574:	49b9      	ldr	r1, [pc, #740]	@ (800685c <__ieee754_pow+0x774>)
 8006576:	f7fa f8d9 	bl	800072c <__aeabi_ddiv>
 800657a:	4602      	mov	r2, r0
 800657c:	460b      	mov	r3, r1
 800657e:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006582:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006586:	f7f9 ffa7 	bl	80004d8 <__aeabi_dmul>
 800658a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800658e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8006592:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006596:	2300      	movs	r3, #0
 8006598:	2200      	movs	r2, #0
 800659a:	46ab      	mov	fp, r5
 800659c:	106d      	asrs	r5, r5, #1
 800659e:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80065a2:	9304      	str	r3, [sp, #16]
 80065a4:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80065a8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80065ac:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80065b0:	4640      	mov	r0, r8
 80065b2:	4649      	mov	r1, r9
 80065b4:	4614      	mov	r4, r2
 80065b6:	461d      	mov	r5, r3
 80065b8:	f7f9 ff8e 	bl	80004d8 <__aeabi_dmul>
 80065bc:	4602      	mov	r2, r0
 80065be:	460b      	mov	r3, r1
 80065c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065c4:	f7f9 fdd0 	bl	8000168 <__aeabi_dsub>
 80065c8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80065cc:	4606      	mov	r6, r0
 80065ce:	460f      	mov	r7, r1
 80065d0:	4620      	mov	r0, r4
 80065d2:	4629      	mov	r1, r5
 80065d4:	f7f9 fdc8 	bl	8000168 <__aeabi_dsub>
 80065d8:	4602      	mov	r2, r0
 80065da:	460b      	mov	r3, r1
 80065dc:	4650      	mov	r0, sl
 80065de:	4659      	mov	r1, fp
 80065e0:	f7f9 fdc2 	bl	8000168 <__aeabi_dsub>
 80065e4:	4642      	mov	r2, r8
 80065e6:	464b      	mov	r3, r9
 80065e8:	f7f9 ff76 	bl	80004d8 <__aeabi_dmul>
 80065ec:	4602      	mov	r2, r0
 80065ee:	460b      	mov	r3, r1
 80065f0:	4630      	mov	r0, r6
 80065f2:	4639      	mov	r1, r7
 80065f4:	f7f9 fdb8 	bl	8000168 <__aeabi_dsub>
 80065f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80065fc:	f7f9 ff6c 	bl	80004d8 <__aeabi_dmul>
 8006600:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006604:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006608:	4610      	mov	r0, r2
 800660a:	4619      	mov	r1, r3
 800660c:	f7f9 ff64 	bl	80004d8 <__aeabi_dmul>
 8006610:	a37b      	add	r3, pc, #492	@ (adr r3, 8006800 <__ieee754_pow+0x718>)
 8006612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006616:	4604      	mov	r4, r0
 8006618:	460d      	mov	r5, r1
 800661a:	f7f9 ff5d 	bl	80004d8 <__aeabi_dmul>
 800661e:	a37a      	add	r3, pc, #488	@ (adr r3, 8006808 <__ieee754_pow+0x720>)
 8006620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006624:	f7f9 fda2 	bl	800016c <__adddf3>
 8006628:	4622      	mov	r2, r4
 800662a:	462b      	mov	r3, r5
 800662c:	f7f9 ff54 	bl	80004d8 <__aeabi_dmul>
 8006630:	a377      	add	r3, pc, #476	@ (adr r3, 8006810 <__ieee754_pow+0x728>)
 8006632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006636:	f7f9 fd99 	bl	800016c <__adddf3>
 800663a:	4622      	mov	r2, r4
 800663c:	462b      	mov	r3, r5
 800663e:	f7f9 ff4b 	bl	80004d8 <__aeabi_dmul>
 8006642:	a375      	add	r3, pc, #468	@ (adr r3, 8006818 <__ieee754_pow+0x730>)
 8006644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006648:	f7f9 fd90 	bl	800016c <__adddf3>
 800664c:	4622      	mov	r2, r4
 800664e:	462b      	mov	r3, r5
 8006650:	f7f9 ff42 	bl	80004d8 <__aeabi_dmul>
 8006654:	a372      	add	r3, pc, #456	@ (adr r3, 8006820 <__ieee754_pow+0x738>)
 8006656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800665a:	f7f9 fd87 	bl	800016c <__adddf3>
 800665e:	4622      	mov	r2, r4
 8006660:	462b      	mov	r3, r5
 8006662:	f7f9 ff39 	bl	80004d8 <__aeabi_dmul>
 8006666:	a370      	add	r3, pc, #448	@ (adr r3, 8006828 <__ieee754_pow+0x740>)
 8006668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800666c:	f7f9 fd7e 	bl	800016c <__adddf3>
 8006670:	4622      	mov	r2, r4
 8006672:	4606      	mov	r6, r0
 8006674:	460f      	mov	r7, r1
 8006676:	462b      	mov	r3, r5
 8006678:	4620      	mov	r0, r4
 800667a:	4629      	mov	r1, r5
 800667c:	f7f9 ff2c 	bl	80004d8 <__aeabi_dmul>
 8006680:	4602      	mov	r2, r0
 8006682:	460b      	mov	r3, r1
 8006684:	4630      	mov	r0, r6
 8006686:	4639      	mov	r1, r7
 8006688:	f7f9 ff26 	bl	80004d8 <__aeabi_dmul>
 800668c:	4604      	mov	r4, r0
 800668e:	460d      	mov	r5, r1
 8006690:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006694:	4642      	mov	r2, r8
 8006696:	464b      	mov	r3, r9
 8006698:	f7f9 fd68 	bl	800016c <__adddf3>
 800669c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80066a0:	f7f9 ff1a 	bl	80004d8 <__aeabi_dmul>
 80066a4:	4622      	mov	r2, r4
 80066a6:	462b      	mov	r3, r5
 80066a8:	f7f9 fd60 	bl	800016c <__adddf3>
 80066ac:	4642      	mov	r2, r8
 80066ae:	4682      	mov	sl, r0
 80066b0:	468b      	mov	fp, r1
 80066b2:	464b      	mov	r3, r9
 80066b4:	4640      	mov	r0, r8
 80066b6:	4649      	mov	r1, r9
 80066b8:	f7f9 ff0e 	bl	80004d8 <__aeabi_dmul>
 80066bc:	2200      	movs	r2, #0
 80066be:	4b68      	ldr	r3, [pc, #416]	@ (8006860 <__ieee754_pow+0x778>)
 80066c0:	4606      	mov	r6, r0
 80066c2:	460f      	mov	r7, r1
 80066c4:	f7f9 fd52 	bl	800016c <__adddf3>
 80066c8:	4652      	mov	r2, sl
 80066ca:	465b      	mov	r3, fp
 80066cc:	f7f9 fd4e 	bl	800016c <__adddf3>
 80066d0:	2400      	movs	r4, #0
 80066d2:	460d      	mov	r5, r1
 80066d4:	4622      	mov	r2, r4
 80066d6:	460b      	mov	r3, r1
 80066d8:	4640      	mov	r0, r8
 80066da:	4649      	mov	r1, r9
 80066dc:	f7f9 fefc 	bl	80004d8 <__aeabi_dmul>
 80066e0:	2200      	movs	r2, #0
 80066e2:	4680      	mov	r8, r0
 80066e4:	4689      	mov	r9, r1
 80066e6:	4620      	mov	r0, r4
 80066e8:	4629      	mov	r1, r5
 80066ea:	4b5d      	ldr	r3, [pc, #372]	@ (8006860 <__ieee754_pow+0x778>)
 80066ec:	f7f9 fd3c 	bl	8000168 <__aeabi_dsub>
 80066f0:	4632      	mov	r2, r6
 80066f2:	463b      	mov	r3, r7
 80066f4:	f7f9 fd38 	bl	8000168 <__aeabi_dsub>
 80066f8:	4602      	mov	r2, r0
 80066fa:	460b      	mov	r3, r1
 80066fc:	4650      	mov	r0, sl
 80066fe:	4659      	mov	r1, fp
 8006700:	f7f9 fd32 	bl	8000168 <__aeabi_dsub>
 8006704:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006708:	f7f9 fee6 	bl	80004d8 <__aeabi_dmul>
 800670c:	4622      	mov	r2, r4
 800670e:	4606      	mov	r6, r0
 8006710:	460f      	mov	r7, r1
 8006712:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006716:	462b      	mov	r3, r5
 8006718:	f7f9 fede 	bl	80004d8 <__aeabi_dmul>
 800671c:	4602      	mov	r2, r0
 800671e:	460b      	mov	r3, r1
 8006720:	4630      	mov	r0, r6
 8006722:	4639      	mov	r1, r7
 8006724:	f7f9 fd22 	bl	800016c <__adddf3>
 8006728:	2400      	movs	r4, #0
 800672a:	4606      	mov	r6, r0
 800672c:	460f      	mov	r7, r1
 800672e:	4602      	mov	r2, r0
 8006730:	460b      	mov	r3, r1
 8006732:	4640      	mov	r0, r8
 8006734:	4649      	mov	r1, r9
 8006736:	f7f9 fd19 	bl	800016c <__adddf3>
 800673a:	a33d      	add	r3, pc, #244	@ (adr r3, 8006830 <__ieee754_pow+0x748>)
 800673c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006740:	4620      	mov	r0, r4
 8006742:	460d      	mov	r5, r1
 8006744:	f7f9 fec8 	bl	80004d8 <__aeabi_dmul>
 8006748:	4642      	mov	r2, r8
 800674a:	464b      	mov	r3, r9
 800674c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006750:	4620      	mov	r0, r4
 8006752:	4629      	mov	r1, r5
 8006754:	f7f9 fd08 	bl	8000168 <__aeabi_dsub>
 8006758:	4602      	mov	r2, r0
 800675a:	460b      	mov	r3, r1
 800675c:	4630      	mov	r0, r6
 800675e:	4639      	mov	r1, r7
 8006760:	f7f9 fd02 	bl	8000168 <__aeabi_dsub>
 8006764:	a334      	add	r3, pc, #208	@ (adr r3, 8006838 <__ieee754_pow+0x750>)
 8006766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800676a:	f7f9 feb5 	bl	80004d8 <__aeabi_dmul>
 800676e:	a334      	add	r3, pc, #208	@ (adr r3, 8006840 <__ieee754_pow+0x758>)
 8006770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006774:	4606      	mov	r6, r0
 8006776:	460f      	mov	r7, r1
 8006778:	4620      	mov	r0, r4
 800677a:	4629      	mov	r1, r5
 800677c:	f7f9 feac 	bl	80004d8 <__aeabi_dmul>
 8006780:	4602      	mov	r2, r0
 8006782:	460b      	mov	r3, r1
 8006784:	4630      	mov	r0, r6
 8006786:	4639      	mov	r1, r7
 8006788:	f7f9 fcf0 	bl	800016c <__adddf3>
 800678c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800678e:	4b35      	ldr	r3, [pc, #212]	@ (8006864 <__ieee754_pow+0x77c>)
 8006790:	2400      	movs	r4, #0
 8006792:	4413      	add	r3, r2
 8006794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006798:	f7f9 fce8 	bl	800016c <__adddf3>
 800679c:	4682      	mov	sl, r0
 800679e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80067a0:	468b      	mov	fp, r1
 80067a2:	f7f9 fe2f 	bl	8000404 <__aeabi_i2d>
 80067a6:	4606      	mov	r6, r0
 80067a8:	460f      	mov	r7, r1
 80067aa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80067ac:	4b2e      	ldr	r3, [pc, #184]	@ (8006868 <__ieee754_pow+0x780>)
 80067ae:	4413      	add	r3, r2
 80067b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80067b4:	4652      	mov	r2, sl
 80067b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067ba:	465b      	mov	r3, fp
 80067bc:	f7f9 fcd6 	bl	800016c <__adddf3>
 80067c0:	4642      	mov	r2, r8
 80067c2:	464b      	mov	r3, r9
 80067c4:	f7f9 fcd2 	bl	800016c <__adddf3>
 80067c8:	4632      	mov	r2, r6
 80067ca:	463b      	mov	r3, r7
 80067cc:	f7f9 fcce 	bl	800016c <__adddf3>
 80067d0:	4632      	mov	r2, r6
 80067d2:	463b      	mov	r3, r7
 80067d4:	4620      	mov	r0, r4
 80067d6:	460d      	mov	r5, r1
 80067d8:	f7f9 fcc6 	bl	8000168 <__aeabi_dsub>
 80067dc:	4642      	mov	r2, r8
 80067de:	464b      	mov	r3, r9
 80067e0:	f7f9 fcc2 	bl	8000168 <__aeabi_dsub>
 80067e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80067e8:	f7f9 fcbe 	bl	8000168 <__aeabi_dsub>
 80067ec:	4602      	mov	r2, r0
 80067ee:	460b      	mov	r3, r1
 80067f0:	4650      	mov	r0, sl
 80067f2:	4659      	mov	r1, fp
 80067f4:	e618      	b.n	8006428 <__ieee754_pow+0x340>
 80067f6:	2400      	movs	r4, #0
 80067f8:	e68a      	b.n	8006510 <__ieee754_pow+0x428>
 80067fa:	2601      	movs	r6, #1
 80067fc:	e6a0      	b.n	8006540 <__ieee754_pow+0x458>
 80067fe:	bf00      	nop
 8006800:	4a454eef 	.word	0x4a454eef
 8006804:	3fca7e28 	.word	0x3fca7e28
 8006808:	93c9db65 	.word	0x93c9db65
 800680c:	3fcd864a 	.word	0x3fcd864a
 8006810:	a91d4101 	.word	0xa91d4101
 8006814:	3fd17460 	.word	0x3fd17460
 8006818:	518f264d 	.word	0x518f264d
 800681c:	3fd55555 	.word	0x3fd55555
 8006820:	db6fabff 	.word	0xdb6fabff
 8006824:	3fdb6db6 	.word	0x3fdb6db6
 8006828:	33333303 	.word	0x33333303
 800682c:	3fe33333 	.word	0x3fe33333
 8006830:	e0000000 	.word	0xe0000000
 8006834:	3feec709 	.word	0x3feec709
 8006838:	dc3a03fd 	.word	0xdc3a03fd
 800683c:	3feec709 	.word	0x3feec709
 8006840:	145b01f5 	.word	0x145b01f5
 8006844:	be3e2fe0 	.word	0xbe3e2fe0
 8006848:	7ff00000 	.word	0x7ff00000
 800684c:	43400000 	.word	0x43400000
 8006850:	0003988e 	.word	0x0003988e
 8006854:	000bb679 	.word	0x000bb679
 8006858:	080097c0 	.word	0x080097c0
 800685c:	3ff00000 	.word	0x3ff00000
 8006860:	40080000 	.word	0x40080000
 8006864:	080097a0 	.word	0x080097a0
 8006868:	080097b0 	.word	0x080097b0
 800686c:	a39a      	add	r3, pc, #616	@ (adr r3, 8006ad8 <__ieee754_pow+0x9f0>)
 800686e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006872:	4630      	mov	r0, r6
 8006874:	4639      	mov	r1, r7
 8006876:	f7f9 fc79 	bl	800016c <__adddf3>
 800687a:	4642      	mov	r2, r8
 800687c:	e9cd 0100 	strd	r0, r1, [sp]
 8006880:	464b      	mov	r3, r9
 8006882:	4620      	mov	r0, r4
 8006884:	4629      	mov	r1, r5
 8006886:	f7f9 fc6f 	bl	8000168 <__aeabi_dsub>
 800688a:	4602      	mov	r2, r0
 800688c:	460b      	mov	r3, r1
 800688e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006892:	f7fa f8b1 	bl	80009f8 <__aeabi_dcmpgt>
 8006896:	2800      	cmp	r0, #0
 8006898:	f47f ae09 	bne.w	80064ae <__ieee754_pow+0x3c6>
 800689c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80068a0:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 80068a4:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 80068a8:	fa43 fa0a 	asr.w	sl, r3, sl
 80068ac:	44da      	add	sl, fp
 80068ae:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80068b2:	489b      	ldr	r0, [pc, #620]	@ (8006b20 <__ieee754_pow+0xa38>)
 80068b4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80068b8:	4108      	asrs	r0, r1
 80068ba:	ea00 030a 	and.w	r3, r0, sl
 80068be:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80068c2:	f1c1 0114 	rsb	r1, r1, #20
 80068c6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80068ca:	4640      	mov	r0, r8
 80068cc:	fa4a fa01 	asr.w	sl, sl, r1
 80068d0:	f1bb 0f00 	cmp.w	fp, #0
 80068d4:	4649      	mov	r1, r9
 80068d6:	f04f 0200 	mov.w	r2, #0
 80068da:	bfb8      	it	lt
 80068dc:	f1ca 0a00 	rsblt	sl, sl, #0
 80068e0:	f7f9 fc42 	bl	8000168 <__aeabi_dsub>
 80068e4:	4680      	mov	r8, r0
 80068e6:	4689      	mov	r9, r1
 80068e8:	2400      	movs	r4, #0
 80068ea:	4632      	mov	r2, r6
 80068ec:	463b      	mov	r3, r7
 80068ee:	4640      	mov	r0, r8
 80068f0:	4649      	mov	r1, r9
 80068f2:	f7f9 fc3b 	bl	800016c <__adddf3>
 80068f6:	a37a      	add	r3, pc, #488	@ (adr r3, 8006ae0 <__ieee754_pow+0x9f8>)
 80068f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fc:	4620      	mov	r0, r4
 80068fe:	460d      	mov	r5, r1
 8006900:	f7f9 fdea 	bl	80004d8 <__aeabi_dmul>
 8006904:	4642      	mov	r2, r8
 8006906:	464b      	mov	r3, r9
 8006908:	e9cd 0100 	strd	r0, r1, [sp]
 800690c:	4620      	mov	r0, r4
 800690e:	4629      	mov	r1, r5
 8006910:	f7f9 fc2a 	bl	8000168 <__aeabi_dsub>
 8006914:	4602      	mov	r2, r0
 8006916:	460b      	mov	r3, r1
 8006918:	4630      	mov	r0, r6
 800691a:	4639      	mov	r1, r7
 800691c:	f7f9 fc24 	bl	8000168 <__aeabi_dsub>
 8006920:	a371      	add	r3, pc, #452	@ (adr r3, 8006ae8 <__ieee754_pow+0xa00>)
 8006922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006926:	f7f9 fdd7 	bl	80004d8 <__aeabi_dmul>
 800692a:	a371      	add	r3, pc, #452	@ (adr r3, 8006af0 <__ieee754_pow+0xa08>)
 800692c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006930:	4680      	mov	r8, r0
 8006932:	4689      	mov	r9, r1
 8006934:	4620      	mov	r0, r4
 8006936:	4629      	mov	r1, r5
 8006938:	f7f9 fdce 	bl	80004d8 <__aeabi_dmul>
 800693c:	4602      	mov	r2, r0
 800693e:	460b      	mov	r3, r1
 8006940:	4640      	mov	r0, r8
 8006942:	4649      	mov	r1, r9
 8006944:	f7f9 fc12 	bl	800016c <__adddf3>
 8006948:	4604      	mov	r4, r0
 800694a:	460d      	mov	r5, r1
 800694c:	4602      	mov	r2, r0
 800694e:	460b      	mov	r3, r1
 8006950:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006954:	f7f9 fc0a 	bl	800016c <__adddf3>
 8006958:	e9dd 2300 	ldrd	r2, r3, [sp]
 800695c:	4680      	mov	r8, r0
 800695e:	4689      	mov	r9, r1
 8006960:	f7f9 fc02 	bl	8000168 <__aeabi_dsub>
 8006964:	4602      	mov	r2, r0
 8006966:	460b      	mov	r3, r1
 8006968:	4620      	mov	r0, r4
 800696a:	4629      	mov	r1, r5
 800696c:	f7f9 fbfc 	bl	8000168 <__aeabi_dsub>
 8006970:	4642      	mov	r2, r8
 8006972:	4606      	mov	r6, r0
 8006974:	460f      	mov	r7, r1
 8006976:	464b      	mov	r3, r9
 8006978:	4640      	mov	r0, r8
 800697a:	4649      	mov	r1, r9
 800697c:	f7f9 fdac 	bl	80004d8 <__aeabi_dmul>
 8006980:	a35d      	add	r3, pc, #372	@ (adr r3, 8006af8 <__ieee754_pow+0xa10>)
 8006982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006986:	4604      	mov	r4, r0
 8006988:	460d      	mov	r5, r1
 800698a:	f7f9 fda5 	bl	80004d8 <__aeabi_dmul>
 800698e:	a35c      	add	r3, pc, #368	@ (adr r3, 8006b00 <__ieee754_pow+0xa18>)
 8006990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006994:	f7f9 fbe8 	bl	8000168 <__aeabi_dsub>
 8006998:	4622      	mov	r2, r4
 800699a:	462b      	mov	r3, r5
 800699c:	f7f9 fd9c 	bl	80004d8 <__aeabi_dmul>
 80069a0:	a359      	add	r3, pc, #356	@ (adr r3, 8006b08 <__ieee754_pow+0xa20>)
 80069a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a6:	f7f9 fbe1 	bl	800016c <__adddf3>
 80069aa:	4622      	mov	r2, r4
 80069ac:	462b      	mov	r3, r5
 80069ae:	f7f9 fd93 	bl	80004d8 <__aeabi_dmul>
 80069b2:	a357      	add	r3, pc, #348	@ (adr r3, 8006b10 <__ieee754_pow+0xa28>)
 80069b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b8:	f7f9 fbd6 	bl	8000168 <__aeabi_dsub>
 80069bc:	4622      	mov	r2, r4
 80069be:	462b      	mov	r3, r5
 80069c0:	f7f9 fd8a 	bl	80004d8 <__aeabi_dmul>
 80069c4:	a354      	add	r3, pc, #336	@ (adr r3, 8006b18 <__ieee754_pow+0xa30>)
 80069c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ca:	f7f9 fbcf 	bl	800016c <__adddf3>
 80069ce:	4622      	mov	r2, r4
 80069d0:	462b      	mov	r3, r5
 80069d2:	f7f9 fd81 	bl	80004d8 <__aeabi_dmul>
 80069d6:	4602      	mov	r2, r0
 80069d8:	460b      	mov	r3, r1
 80069da:	4640      	mov	r0, r8
 80069dc:	4649      	mov	r1, r9
 80069de:	f7f9 fbc3 	bl	8000168 <__aeabi_dsub>
 80069e2:	4604      	mov	r4, r0
 80069e4:	460d      	mov	r5, r1
 80069e6:	4602      	mov	r2, r0
 80069e8:	460b      	mov	r3, r1
 80069ea:	4640      	mov	r0, r8
 80069ec:	4649      	mov	r1, r9
 80069ee:	f7f9 fd73 	bl	80004d8 <__aeabi_dmul>
 80069f2:	2200      	movs	r2, #0
 80069f4:	e9cd 0100 	strd	r0, r1, [sp]
 80069f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80069fc:	4620      	mov	r0, r4
 80069fe:	4629      	mov	r1, r5
 8006a00:	f7f9 fbb2 	bl	8000168 <__aeabi_dsub>
 8006a04:	4602      	mov	r2, r0
 8006a06:	460b      	mov	r3, r1
 8006a08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a0c:	f7f9 fe8e 	bl	800072c <__aeabi_ddiv>
 8006a10:	4632      	mov	r2, r6
 8006a12:	4604      	mov	r4, r0
 8006a14:	460d      	mov	r5, r1
 8006a16:	463b      	mov	r3, r7
 8006a18:	4640      	mov	r0, r8
 8006a1a:	4649      	mov	r1, r9
 8006a1c:	f7f9 fd5c 	bl	80004d8 <__aeabi_dmul>
 8006a20:	4632      	mov	r2, r6
 8006a22:	463b      	mov	r3, r7
 8006a24:	f7f9 fba2 	bl	800016c <__adddf3>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	460b      	mov	r3, r1
 8006a2c:	4620      	mov	r0, r4
 8006a2e:	4629      	mov	r1, r5
 8006a30:	f7f9 fb9a 	bl	8000168 <__aeabi_dsub>
 8006a34:	4642      	mov	r2, r8
 8006a36:	464b      	mov	r3, r9
 8006a38:	f7f9 fb96 	bl	8000168 <__aeabi_dsub>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	460b      	mov	r3, r1
 8006a40:	2000      	movs	r0, #0
 8006a42:	4938      	ldr	r1, [pc, #224]	@ (8006b24 <__ieee754_pow+0xa3c>)
 8006a44:	f7f9 fb90 	bl	8000168 <__aeabi_dsub>
 8006a48:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8006a4c:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 8006a50:	da2e      	bge.n	8006ab0 <__ieee754_pow+0x9c8>
 8006a52:	4652      	mov	r2, sl
 8006a54:	f000 f89c 	bl	8006b90 <scalbn>
 8006a58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a5c:	f7ff bbed 	b.w	800623a <__ieee754_pow+0x152>
 8006a60:	4c31      	ldr	r4, [pc, #196]	@ (8006b28 <__ieee754_pow+0xa40>)
 8006a62:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006a66:	42a3      	cmp	r3, r4
 8006a68:	d91a      	bls.n	8006aa0 <__ieee754_pow+0x9b8>
 8006a6a:	4b30      	ldr	r3, [pc, #192]	@ (8006b2c <__ieee754_pow+0xa44>)
 8006a6c:	440b      	add	r3, r1
 8006a6e:	4303      	orrs	r3, r0
 8006a70:	d009      	beq.n	8006a86 <__ieee754_pow+0x99e>
 8006a72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a76:	2200      	movs	r2, #0
 8006a78:	2300      	movs	r3, #0
 8006a7a:	f7f9 ff9f 	bl	80009bc <__aeabi_dcmplt>
 8006a7e:	3800      	subs	r0, #0
 8006a80:	bf18      	it	ne
 8006a82:	2001      	movne	r0, #1
 8006a84:	e444      	b.n	8006310 <__ieee754_pow+0x228>
 8006a86:	4642      	mov	r2, r8
 8006a88:	464b      	mov	r3, r9
 8006a8a:	f7f9 fb6d 	bl	8000168 <__aeabi_dsub>
 8006a8e:	4632      	mov	r2, r6
 8006a90:	463b      	mov	r3, r7
 8006a92:	f7f9 ffa7 	bl	80009e4 <__aeabi_dcmpge>
 8006a96:	2800      	cmp	r0, #0
 8006a98:	d1eb      	bne.n	8006a72 <__ieee754_pow+0x98a>
 8006a9a:	f8df a094 	ldr.w	sl, [pc, #148]	@ 8006b30 <__ieee754_pow+0xa48>
 8006a9e:	e6fd      	b.n	800689c <__ieee754_pow+0x7b4>
 8006aa0:	469a      	mov	sl, r3
 8006aa2:	4b24      	ldr	r3, [pc, #144]	@ (8006b34 <__ieee754_pow+0xa4c>)
 8006aa4:	459a      	cmp	sl, r3
 8006aa6:	f63f aef9 	bhi.w	800689c <__ieee754_pow+0x7b4>
 8006aaa:	f8dd a010 	ldr.w	sl, [sp, #16]
 8006aae:	e71b      	b.n	80068e8 <__ieee754_pow+0x800>
 8006ab0:	4621      	mov	r1, r4
 8006ab2:	e7d1      	b.n	8006a58 <__ieee754_pow+0x970>
 8006ab4:	2000      	movs	r0, #0
 8006ab6:	491b      	ldr	r1, [pc, #108]	@ (8006b24 <__ieee754_pow+0xa3c>)
 8006ab8:	f7ff bb34 	b.w	8006124 <__ieee754_pow+0x3c>
 8006abc:	2000      	movs	r0, #0
 8006abe:	2100      	movs	r1, #0
 8006ac0:	f7ff bb30 	b.w	8006124 <__ieee754_pow+0x3c>
 8006ac4:	4650      	mov	r0, sl
 8006ac6:	4659      	mov	r1, fp
 8006ac8:	f7ff bb2c 	b.w	8006124 <__ieee754_pow+0x3c>
 8006acc:	460c      	mov	r4, r1
 8006ace:	f7ff bb79 	b.w	80061c4 <__ieee754_pow+0xdc>
 8006ad2:	2400      	movs	r4, #0
 8006ad4:	f7ff bb64 	b.w	80061a0 <__ieee754_pow+0xb8>
 8006ad8:	652b82fe 	.word	0x652b82fe
 8006adc:	3c971547 	.word	0x3c971547
 8006ae0:	00000000 	.word	0x00000000
 8006ae4:	3fe62e43 	.word	0x3fe62e43
 8006ae8:	fefa39ef 	.word	0xfefa39ef
 8006aec:	3fe62e42 	.word	0x3fe62e42
 8006af0:	0ca86c39 	.word	0x0ca86c39
 8006af4:	be205c61 	.word	0xbe205c61
 8006af8:	72bea4d0 	.word	0x72bea4d0
 8006afc:	3e663769 	.word	0x3e663769
 8006b00:	c5d26bf1 	.word	0xc5d26bf1
 8006b04:	3ebbbd41 	.word	0x3ebbbd41
 8006b08:	af25de2c 	.word	0xaf25de2c
 8006b0c:	3f11566a 	.word	0x3f11566a
 8006b10:	16bebd93 	.word	0x16bebd93
 8006b14:	3f66c16c 	.word	0x3f66c16c
 8006b18:	5555553e 	.word	0x5555553e
 8006b1c:	3fc55555 	.word	0x3fc55555
 8006b20:	fff00000 	.word	0xfff00000
 8006b24:	3ff00000 	.word	0x3ff00000
 8006b28:	4090cbff 	.word	0x4090cbff
 8006b2c:	3f6f3400 	.word	0x3f6f3400
 8006b30:	4090cc00 	.word	0x4090cc00
 8006b34:	3fe00000 	.word	0x3fe00000

08006b38 <with_errno>:
 8006b38:	b570      	push	{r4, r5, r6, lr}
 8006b3a:	4604      	mov	r4, r0
 8006b3c:	460d      	mov	r5, r1
 8006b3e:	4616      	mov	r6, r2
 8006b40:	f000 ff6a 	bl	8007a18 <__errno>
 8006b44:	4629      	mov	r1, r5
 8006b46:	6006      	str	r6, [r0, #0]
 8006b48:	4620      	mov	r0, r4
 8006b4a:	bd70      	pop	{r4, r5, r6, pc}

08006b4c <xflow>:
 8006b4c:	b513      	push	{r0, r1, r4, lr}
 8006b4e:	4604      	mov	r4, r0
 8006b50:	4619      	mov	r1, r3
 8006b52:	4610      	mov	r0, r2
 8006b54:	b10c      	cbz	r4, 8006b5a <xflow+0xe>
 8006b56:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006b5a:	e9cd 2300 	strd	r2, r3, [sp]
 8006b5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b62:	f7f9 fcb9 	bl	80004d8 <__aeabi_dmul>
 8006b66:	2222      	movs	r2, #34	@ 0x22
 8006b68:	b002      	add	sp, #8
 8006b6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b6e:	f7ff bfe3 	b.w	8006b38 <with_errno>

08006b72 <__math_uflow>:
 8006b72:	2200      	movs	r2, #0
 8006b74:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8006b78:	f7ff bfe8 	b.w	8006b4c <xflow>

08006b7c <__math_oflow>:
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8006b82:	f7ff bfe3 	b.w	8006b4c <xflow>

08006b86 <fabs>:
 8006b86:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	4770      	bx	lr
	...

08006b90 <scalbn>:
 8006b90:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8006b94:	4616      	mov	r6, r2
 8006b96:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006b9a:	4683      	mov	fp, r0
 8006b9c:	468c      	mov	ip, r1
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	b982      	cbnz	r2, 8006bc4 <scalbn+0x34>
 8006ba2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006ba6:	4303      	orrs	r3, r0
 8006ba8:	d039      	beq.n	8006c1e <scalbn+0x8e>
 8006baa:	4b2f      	ldr	r3, [pc, #188]	@ (8006c68 <scalbn+0xd8>)
 8006bac:	2200      	movs	r2, #0
 8006bae:	f7f9 fc93 	bl	80004d8 <__aeabi_dmul>
 8006bb2:	4b2e      	ldr	r3, [pc, #184]	@ (8006c6c <scalbn+0xdc>)
 8006bb4:	4683      	mov	fp, r0
 8006bb6:	429e      	cmp	r6, r3
 8006bb8:	468c      	mov	ip, r1
 8006bba:	da0d      	bge.n	8006bd8 <scalbn+0x48>
 8006bbc:	a326      	add	r3, pc, #152	@ (adr r3, 8006c58 <scalbn+0xc8>)
 8006bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc2:	e01b      	b.n	8006bfc <scalbn+0x6c>
 8006bc4:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8006bc8:	42ba      	cmp	r2, r7
 8006bca:	d109      	bne.n	8006be0 <scalbn+0x50>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	f7f9 facd 	bl	800016c <__adddf3>
 8006bd2:	4683      	mov	fp, r0
 8006bd4:	468c      	mov	ip, r1
 8006bd6:	e022      	b.n	8006c1e <scalbn+0x8e>
 8006bd8:	460b      	mov	r3, r1
 8006bda:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006bde:	3a36      	subs	r2, #54	@ 0x36
 8006be0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8006be4:	428e      	cmp	r6, r1
 8006be6:	dd0c      	ble.n	8006c02 <scalbn+0x72>
 8006be8:	a31d      	add	r3, pc, #116	@ (adr r3, 8006c60 <scalbn+0xd0>)
 8006bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bee:	461c      	mov	r4, r3
 8006bf0:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 8006bf4:	f361 74df 	bfi	r4, r1, #31, #1
 8006bf8:	4621      	mov	r1, r4
 8006bfa:	481d      	ldr	r0, [pc, #116]	@ (8006c70 <scalbn+0xe0>)
 8006bfc:	f7f9 fc6c 	bl	80004d8 <__aeabi_dmul>
 8006c00:	e7e7      	b.n	8006bd2 <scalbn+0x42>
 8006c02:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8006c06:	4432      	add	r2, r6
 8006c08:	428a      	cmp	r2, r1
 8006c0a:	dced      	bgt.n	8006be8 <scalbn+0x58>
 8006c0c:	2a00      	cmp	r2, #0
 8006c0e:	dd0a      	ble.n	8006c26 <scalbn+0x96>
 8006c10:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006c14:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006c18:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006c1c:	46ac      	mov	ip, r5
 8006c1e:	4658      	mov	r0, fp
 8006c20:	4661      	mov	r1, ip
 8006c22:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8006c26:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8006c2a:	da09      	bge.n	8006c40 <scalbn+0xb0>
 8006c2c:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8006c30:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 8006c34:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8006c38:	480e      	ldr	r0, [pc, #56]	@ (8006c74 <scalbn+0xe4>)
 8006c3a:	f041 011f 	orr.w	r1, r1, #31
 8006c3e:	e7bd      	b.n	8006bbc <scalbn+0x2c>
 8006c40:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006c44:	3236      	adds	r2, #54	@ 0x36
 8006c46:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006c4a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006c4e:	4658      	mov	r0, fp
 8006c50:	4629      	mov	r1, r5
 8006c52:	2200      	movs	r2, #0
 8006c54:	4b08      	ldr	r3, [pc, #32]	@ (8006c78 <scalbn+0xe8>)
 8006c56:	e7d1      	b.n	8006bfc <scalbn+0x6c>
 8006c58:	c2f8f359 	.word	0xc2f8f359
 8006c5c:	01a56e1f 	.word	0x01a56e1f
 8006c60:	8800759c 	.word	0x8800759c
 8006c64:	7e37e43c 	.word	0x7e37e43c
 8006c68:	43500000 	.word	0x43500000
 8006c6c:	ffff3cb0 	.word	0xffff3cb0
 8006c70:	8800759c 	.word	0x8800759c
 8006c74:	c2f8f359 	.word	0xc2f8f359
 8006c78:	3c900000 	.word	0x3c900000

08006c7c <__ieee754_sqrt>:
 8006c7c:	4a67      	ldr	r2, [pc, #412]	@ (8006e1c <__ieee754_sqrt+0x1a0>)
 8006c7e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c82:	438a      	bics	r2, r1
 8006c84:	4606      	mov	r6, r0
 8006c86:	460f      	mov	r7, r1
 8006c88:	460b      	mov	r3, r1
 8006c8a:	4604      	mov	r4, r0
 8006c8c:	d10e      	bne.n	8006cac <__ieee754_sqrt+0x30>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	f7f9 fc22 	bl	80004d8 <__aeabi_dmul>
 8006c94:	4602      	mov	r2, r0
 8006c96:	460b      	mov	r3, r1
 8006c98:	4630      	mov	r0, r6
 8006c9a:	4639      	mov	r1, r7
 8006c9c:	f7f9 fa66 	bl	800016c <__adddf3>
 8006ca0:	4606      	mov	r6, r0
 8006ca2:	460f      	mov	r7, r1
 8006ca4:	4630      	mov	r0, r6
 8006ca6:	4639      	mov	r1, r7
 8006ca8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cac:	2900      	cmp	r1, #0
 8006cae:	dc0c      	bgt.n	8006cca <__ieee754_sqrt+0x4e>
 8006cb0:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8006cb4:	4302      	orrs	r2, r0
 8006cb6:	d0f5      	beq.n	8006ca4 <__ieee754_sqrt+0x28>
 8006cb8:	b189      	cbz	r1, 8006cde <__ieee754_sqrt+0x62>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	f7f9 fa54 	bl	8000168 <__aeabi_dsub>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	f7f9 fd32 	bl	800072c <__aeabi_ddiv>
 8006cc8:	e7ea      	b.n	8006ca0 <__ieee754_sqrt+0x24>
 8006cca:	150a      	asrs	r2, r1, #20
 8006ccc:	d115      	bne.n	8006cfa <__ieee754_sqrt+0x7e>
 8006cce:	2100      	movs	r1, #0
 8006cd0:	e009      	b.n	8006ce6 <__ieee754_sqrt+0x6a>
 8006cd2:	0ae3      	lsrs	r3, r4, #11
 8006cd4:	3a15      	subs	r2, #21
 8006cd6:	0564      	lsls	r4, r4, #21
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d0fa      	beq.n	8006cd2 <__ieee754_sqrt+0x56>
 8006cdc:	e7f7      	b.n	8006cce <__ieee754_sqrt+0x52>
 8006cde:	460a      	mov	r2, r1
 8006ce0:	e7fa      	b.n	8006cd8 <__ieee754_sqrt+0x5c>
 8006ce2:	005b      	lsls	r3, r3, #1
 8006ce4:	3101      	adds	r1, #1
 8006ce6:	02d8      	lsls	r0, r3, #11
 8006ce8:	d5fb      	bpl.n	8006ce2 <__ieee754_sqrt+0x66>
 8006cea:	1e48      	subs	r0, r1, #1
 8006cec:	1a12      	subs	r2, r2, r0
 8006cee:	f1c1 0020 	rsb	r0, r1, #32
 8006cf2:	fa24 f000 	lsr.w	r0, r4, r0
 8006cf6:	4303      	orrs	r3, r0
 8006cf8:	408c      	lsls	r4, r1
 8006cfa:	2600      	movs	r6, #0
 8006cfc:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8006d00:	2116      	movs	r1, #22
 8006d02:	07d2      	lsls	r2, r2, #31
 8006d04:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006d08:	4632      	mov	r2, r6
 8006d0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d12:	bf5c      	itt	pl
 8006d14:	005b      	lslpl	r3, r3, #1
 8006d16:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8006d1a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006d1e:	bf58      	it	pl
 8006d20:	0064      	lslpl	r4, r4, #1
 8006d22:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8006d26:	107f      	asrs	r7, r7, #1
 8006d28:	0064      	lsls	r4, r4, #1
 8006d2a:	1815      	adds	r5, r2, r0
 8006d2c:	429d      	cmp	r5, r3
 8006d2e:	bfde      	ittt	le
 8006d30:	182a      	addle	r2, r5, r0
 8006d32:	1b5b      	suble	r3, r3, r5
 8006d34:	1836      	addle	r6, r6, r0
 8006d36:	0fe5      	lsrs	r5, r4, #31
 8006d38:	3901      	subs	r1, #1
 8006d3a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8006d3e:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8006d42:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8006d46:	d1f0      	bne.n	8006d2a <__ieee754_sqrt+0xae>
 8006d48:	460d      	mov	r5, r1
 8006d4a:	f04f 0a20 	mov.w	sl, #32
 8006d4e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8006d52:	429a      	cmp	r2, r3
 8006d54:	eb01 0c00 	add.w	ip, r1, r0
 8006d58:	db02      	blt.n	8006d60 <__ieee754_sqrt+0xe4>
 8006d5a:	d113      	bne.n	8006d84 <__ieee754_sqrt+0x108>
 8006d5c:	45a4      	cmp	ip, r4
 8006d5e:	d811      	bhi.n	8006d84 <__ieee754_sqrt+0x108>
 8006d60:	f1bc 0f00 	cmp.w	ip, #0
 8006d64:	eb0c 0100 	add.w	r1, ip, r0
 8006d68:	da42      	bge.n	8006df0 <__ieee754_sqrt+0x174>
 8006d6a:	2900      	cmp	r1, #0
 8006d6c:	db40      	blt.n	8006df0 <__ieee754_sqrt+0x174>
 8006d6e:	f102 0e01 	add.w	lr, r2, #1
 8006d72:	1a9b      	subs	r3, r3, r2
 8006d74:	4672      	mov	r2, lr
 8006d76:	45a4      	cmp	ip, r4
 8006d78:	bf88      	it	hi
 8006d7a:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 8006d7e:	eba4 040c 	sub.w	r4, r4, ip
 8006d82:	4405      	add	r5, r0
 8006d84:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8006d88:	f1ba 0a01 	subs.w	sl, sl, #1
 8006d8c:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8006d90:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8006d94:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8006d98:	d1db      	bne.n	8006d52 <__ieee754_sqrt+0xd6>
 8006d9a:	431c      	orrs	r4, r3
 8006d9c:	d01a      	beq.n	8006dd4 <__ieee754_sqrt+0x158>
 8006d9e:	4c20      	ldr	r4, [pc, #128]	@ (8006e20 <__ieee754_sqrt+0x1a4>)
 8006da0:	f8df b080 	ldr.w	fp, [pc, #128]	@ 8006e24 <__ieee754_sqrt+0x1a8>
 8006da4:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006da8:	e9db 2300 	ldrd	r2, r3, [fp]
 8006dac:	f7f9 f9dc 	bl	8000168 <__aeabi_dsub>
 8006db0:	e9d4 8900 	ldrd	r8, r9, [r4]
 8006db4:	4602      	mov	r2, r0
 8006db6:	460b      	mov	r3, r1
 8006db8:	4640      	mov	r0, r8
 8006dba:	4649      	mov	r1, r9
 8006dbc:	f7f9 fe08 	bl	80009d0 <__aeabi_dcmple>
 8006dc0:	b140      	cbz	r0, 8006dd4 <__ieee754_sqrt+0x158>
 8006dc2:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006dc6:	e9db 2300 	ldrd	r2, r3, [fp]
 8006dca:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8006dce:	d111      	bne.n	8006df4 <__ieee754_sqrt+0x178>
 8006dd0:	4655      	mov	r5, sl
 8006dd2:	3601      	adds	r6, #1
 8006dd4:	1072      	asrs	r2, r6, #1
 8006dd6:	086b      	lsrs	r3, r5, #1
 8006dd8:	07f1      	lsls	r1, r6, #31
 8006dda:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8006dde:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8006de2:	bf48      	it	mi
 8006de4:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8006de8:	4618      	mov	r0, r3
 8006dea:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 8006dee:	e757      	b.n	8006ca0 <__ieee754_sqrt+0x24>
 8006df0:	4696      	mov	lr, r2
 8006df2:	e7be      	b.n	8006d72 <__ieee754_sqrt+0xf6>
 8006df4:	f7f9 f9ba 	bl	800016c <__adddf3>
 8006df8:	e9d4 8900 	ldrd	r8, r9, [r4]
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	460b      	mov	r3, r1
 8006e00:	4640      	mov	r0, r8
 8006e02:	4649      	mov	r1, r9
 8006e04:	f7f9 fdda 	bl	80009bc <__aeabi_dcmplt>
 8006e08:	b120      	cbz	r0, 8006e14 <__ieee754_sqrt+0x198>
 8006e0a:	1ca8      	adds	r0, r5, #2
 8006e0c:	bf08      	it	eq
 8006e0e:	3601      	addeq	r6, #1
 8006e10:	3502      	adds	r5, #2
 8006e12:	e7df      	b.n	8006dd4 <__ieee754_sqrt+0x158>
 8006e14:	1c6b      	adds	r3, r5, #1
 8006e16:	f023 0501 	bic.w	r5, r3, #1
 8006e1a:	e7db      	b.n	8006dd4 <__ieee754_sqrt+0x158>
 8006e1c:	7ff00000 	.word	0x7ff00000
 8006e20:	20000028 	.word	0x20000028
 8006e24:	20000020 	.word	0x20000020

08006e28 <__cvt>:
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e2e:	461d      	mov	r5, r3
 8006e30:	bfbb      	ittet	lt
 8006e32:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006e36:	461d      	movlt	r5, r3
 8006e38:	2300      	movge	r3, #0
 8006e3a:	232d      	movlt	r3, #45	@ 0x2d
 8006e3c:	b088      	sub	sp, #32
 8006e3e:	4614      	mov	r4, r2
 8006e40:	bfb8      	it	lt
 8006e42:	4614      	movlt	r4, r2
 8006e44:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006e46:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006e48:	7013      	strb	r3, [r2, #0]
 8006e4a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e4c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006e50:	f023 0820 	bic.w	r8, r3, #32
 8006e54:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e58:	d005      	beq.n	8006e66 <__cvt+0x3e>
 8006e5a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006e5e:	d100      	bne.n	8006e62 <__cvt+0x3a>
 8006e60:	3601      	adds	r6, #1
 8006e62:	2302      	movs	r3, #2
 8006e64:	e000      	b.n	8006e68 <__cvt+0x40>
 8006e66:	2303      	movs	r3, #3
 8006e68:	aa07      	add	r2, sp, #28
 8006e6a:	9204      	str	r2, [sp, #16]
 8006e6c:	aa06      	add	r2, sp, #24
 8006e6e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006e72:	e9cd 3600 	strd	r3, r6, [sp]
 8006e76:	4622      	mov	r2, r4
 8006e78:	462b      	mov	r3, r5
 8006e7a:	f000 fe91 	bl	8007ba0 <_dtoa_r>
 8006e7e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006e82:	4607      	mov	r7, r0
 8006e84:	d119      	bne.n	8006eba <__cvt+0x92>
 8006e86:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006e88:	07db      	lsls	r3, r3, #31
 8006e8a:	d50e      	bpl.n	8006eaa <__cvt+0x82>
 8006e8c:	eb00 0906 	add.w	r9, r0, r6
 8006e90:	2200      	movs	r2, #0
 8006e92:	2300      	movs	r3, #0
 8006e94:	4620      	mov	r0, r4
 8006e96:	4629      	mov	r1, r5
 8006e98:	f7f9 fd86 	bl	80009a8 <__aeabi_dcmpeq>
 8006e9c:	b108      	cbz	r0, 8006ea2 <__cvt+0x7a>
 8006e9e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006ea2:	2230      	movs	r2, #48	@ 0x30
 8006ea4:	9b07      	ldr	r3, [sp, #28]
 8006ea6:	454b      	cmp	r3, r9
 8006ea8:	d31e      	bcc.n	8006ee8 <__cvt+0xc0>
 8006eaa:	4638      	mov	r0, r7
 8006eac:	9b07      	ldr	r3, [sp, #28]
 8006eae:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006eb0:	1bdb      	subs	r3, r3, r7
 8006eb2:	6013      	str	r3, [r2, #0]
 8006eb4:	b008      	add	sp, #32
 8006eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eba:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006ebe:	eb00 0906 	add.w	r9, r0, r6
 8006ec2:	d1e5      	bne.n	8006e90 <__cvt+0x68>
 8006ec4:	7803      	ldrb	r3, [r0, #0]
 8006ec6:	2b30      	cmp	r3, #48	@ 0x30
 8006ec8:	d10a      	bne.n	8006ee0 <__cvt+0xb8>
 8006eca:	2200      	movs	r2, #0
 8006ecc:	2300      	movs	r3, #0
 8006ece:	4620      	mov	r0, r4
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	f7f9 fd69 	bl	80009a8 <__aeabi_dcmpeq>
 8006ed6:	b918      	cbnz	r0, 8006ee0 <__cvt+0xb8>
 8006ed8:	f1c6 0601 	rsb	r6, r6, #1
 8006edc:	f8ca 6000 	str.w	r6, [sl]
 8006ee0:	f8da 3000 	ldr.w	r3, [sl]
 8006ee4:	4499      	add	r9, r3
 8006ee6:	e7d3      	b.n	8006e90 <__cvt+0x68>
 8006ee8:	1c59      	adds	r1, r3, #1
 8006eea:	9107      	str	r1, [sp, #28]
 8006eec:	701a      	strb	r2, [r3, #0]
 8006eee:	e7d9      	b.n	8006ea4 <__cvt+0x7c>

08006ef0 <__exponent>:
 8006ef0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ef2:	2900      	cmp	r1, #0
 8006ef4:	bfb6      	itet	lt
 8006ef6:	232d      	movlt	r3, #45	@ 0x2d
 8006ef8:	232b      	movge	r3, #43	@ 0x2b
 8006efa:	4249      	neglt	r1, r1
 8006efc:	2909      	cmp	r1, #9
 8006efe:	7002      	strb	r2, [r0, #0]
 8006f00:	7043      	strb	r3, [r0, #1]
 8006f02:	dd29      	ble.n	8006f58 <__exponent+0x68>
 8006f04:	f10d 0307 	add.w	r3, sp, #7
 8006f08:	461d      	mov	r5, r3
 8006f0a:	270a      	movs	r7, #10
 8006f0c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006f10:	461a      	mov	r2, r3
 8006f12:	fb07 1416 	mls	r4, r7, r6, r1
 8006f16:	3430      	adds	r4, #48	@ 0x30
 8006f18:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006f1c:	460c      	mov	r4, r1
 8006f1e:	2c63      	cmp	r4, #99	@ 0x63
 8006f20:	4631      	mov	r1, r6
 8006f22:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006f26:	dcf1      	bgt.n	8006f0c <__exponent+0x1c>
 8006f28:	3130      	adds	r1, #48	@ 0x30
 8006f2a:	1e94      	subs	r4, r2, #2
 8006f2c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006f30:	4623      	mov	r3, r4
 8006f32:	1c41      	adds	r1, r0, #1
 8006f34:	42ab      	cmp	r3, r5
 8006f36:	d30a      	bcc.n	8006f4e <__exponent+0x5e>
 8006f38:	f10d 0309 	add.w	r3, sp, #9
 8006f3c:	1a9b      	subs	r3, r3, r2
 8006f3e:	42ac      	cmp	r4, r5
 8006f40:	bf88      	it	hi
 8006f42:	2300      	movhi	r3, #0
 8006f44:	3302      	adds	r3, #2
 8006f46:	4403      	add	r3, r0
 8006f48:	1a18      	subs	r0, r3, r0
 8006f4a:	b003      	add	sp, #12
 8006f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f4e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006f52:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006f56:	e7ed      	b.n	8006f34 <__exponent+0x44>
 8006f58:	2330      	movs	r3, #48	@ 0x30
 8006f5a:	3130      	adds	r1, #48	@ 0x30
 8006f5c:	7083      	strb	r3, [r0, #2]
 8006f5e:	70c1      	strb	r1, [r0, #3]
 8006f60:	1d03      	adds	r3, r0, #4
 8006f62:	e7f1      	b.n	8006f48 <__exponent+0x58>

08006f64 <_printf_float>:
 8006f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f68:	b091      	sub	sp, #68	@ 0x44
 8006f6a:	460c      	mov	r4, r1
 8006f6c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006f70:	4616      	mov	r6, r2
 8006f72:	461f      	mov	r7, r3
 8006f74:	4605      	mov	r5, r0
 8006f76:	f000 fd3b 	bl	80079f0 <_localeconv_r>
 8006f7a:	6803      	ldr	r3, [r0, #0]
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	9308      	str	r3, [sp, #32]
 8006f80:	f7f9 f8e6 	bl	8000150 <strlen>
 8006f84:	2300      	movs	r3, #0
 8006f86:	930e      	str	r3, [sp, #56]	@ 0x38
 8006f88:	f8d8 3000 	ldr.w	r3, [r8]
 8006f8c:	9009      	str	r0, [sp, #36]	@ 0x24
 8006f8e:	3307      	adds	r3, #7
 8006f90:	f023 0307 	bic.w	r3, r3, #7
 8006f94:	f103 0208 	add.w	r2, r3, #8
 8006f98:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006f9c:	f8d4 b000 	ldr.w	fp, [r4]
 8006fa0:	f8c8 2000 	str.w	r2, [r8]
 8006fa4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006fa8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006fac:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006fae:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006fb2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006fb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006fba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006fbe:	4b9c      	ldr	r3, [pc, #624]	@ (8007230 <_printf_float+0x2cc>)
 8006fc0:	f7f9 fd24 	bl	8000a0c <__aeabi_dcmpun>
 8006fc4:	bb70      	cbnz	r0, 8007024 <_printf_float+0xc0>
 8006fc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006fca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006fce:	4b98      	ldr	r3, [pc, #608]	@ (8007230 <_printf_float+0x2cc>)
 8006fd0:	f7f9 fcfe 	bl	80009d0 <__aeabi_dcmple>
 8006fd4:	bb30      	cbnz	r0, 8007024 <_printf_float+0xc0>
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	2300      	movs	r3, #0
 8006fda:	4640      	mov	r0, r8
 8006fdc:	4649      	mov	r1, r9
 8006fde:	f7f9 fced 	bl	80009bc <__aeabi_dcmplt>
 8006fe2:	b110      	cbz	r0, 8006fea <_printf_float+0x86>
 8006fe4:	232d      	movs	r3, #45	@ 0x2d
 8006fe6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fea:	4a92      	ldr	r2, [pc, #584]	@ (8007234 <_printf_float+0x2d0>)
 8006fec:	4b92      	ldr	r3, [pc, #584]	@ (8007238 <_printf_float+0x2d4>)
 8006fee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006ff2:	bf94      	ite	ls
 8006ff4:	4690      	movls	r8, r2
 8006ff6:	4698      	movhi	r8, r3
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	f04f 0900 	mov.w	r9, #0
 8006ffe:	6123      	str	r3, [r4, #16]
 8007000:	f02b 0304 	bic.w	r3, fp, #4
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	4633      	mov	r3, r6
 8007008:	4621      	mov	r1, r4
 800700a:	4628      	mov	r0, r5
 800700c:	9700      	str	r7, [sp, #0]
 800700e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8007010:	f000 fa86 	bl	8007520 <_printf_common>
 8007014:	3001      	adds	r0, #1
 8007016:	f040 8090 	bne.w	800713a <_printf_float+0x1d6>
 800701a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800701e:	b011      	add	sp, #68	@ 0x44
 8007020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007024:	4642      	mov	r2, r8
 8007026:	464b      	mov	r3, r9
 8007028:	4640      	mov	r0, r8
 800702a:	4649      	mov	r1, r9
 800702c:	f7f9 fcee 	bl	8000a0c <__aeabi_dcmpun>
 8007030:	b148      	cbz	r0, 8007046 <_printf_float+0xe2>
 8007032:	464b      	mov	r3, r9
 8007034:	2b00      	cmp	r3, #0
 8007036:	bfb8      	it	lt
 8007038:	232d      	movlt	r3, #45	@ 0x2d
 800703a:	4a80      	ldr	r2, [pc, #512]	@ (800723c <_printf_float+0x2d8>)
 800703c:	bfb8      	it	lt
 800703e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007042:	4b7f      	ldr	r3, [pc, #508]	@ (8007240 <_printf_float+0x2dc>)
 8007044:	e7d3      	b.n	8006fee <_printf_float+0x8a>
 8007046:	6863      	ldr	r3, [r4, #4]
 8007048:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800704c:	1c5a      	adds	r2, r3, #1
 800704e:	d13f      	bne.n	80070d0 <_printf_float+0x16c>
 8007050:	2306      	movs	r3, #6
 8007052:	6063      	str	r3, [r4, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800705a:	6023      	str	r3, [r4, #0]
 800705c:	9206      	str	r2, [sp, #24]
 800705e:	aa0e      	add	r2, sp, #56	@ 0x38
 8007060:	e9cd a204 	strd	sl, r2, [sp, #16]
 8007064:	aa0d      	add	r2, sp, #52	@ 0x34
 8007066:	9203      	str	r2, [sp, #12]
 8007068:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800706c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007070:	6863      	ldr	r3, [r4, #4]
 8007072:	4642      	mov	r2, r8
 8007074:	9300      	str	r3, [sp, #0]
 8007076:	4628      	mov	r0, r5
 8007078:	464b      	mov	r3, r9
 800707a:	910a      	str	r1, [sp, #40]	@ 0x28
 800707c:	f7ff fed4 	bl	8006e28 <__cvt>
 8007080:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007082:	4680      	mov	r8, r0
 8007084:	2947      	cmp	r1, #71	@ 0x47
 8007086:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007088:	d128      	bne.n	80070dc <_printf_float+0x178>
 800708a:	1cc8      	adds	r0, r1, #3
 800708c:	db02      	blt.n	8007094 <_printf_float+0x130>
 800708e:	6863      	ldr	r3, [r4, #4]
 8007090:	4299      	cmp	r1, r3
 8007092:	dd40      	ble.n	8007116 <_printf_float+0x1b2>
 8007094:	f1aa 0a02 	sub.w	sl, sl, #2
 8007098:	fa5f fa8a 	uxtb.w	sl, sl
 800709c:	4652      	mov	r2, sl
 800709e:	3901      	subs	r1, #1
 80070a0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80070a4:	910d      	str	r1, [sp, #52]	@ 0x34
 80070a6:	f7ff ff23 	bl	8006ef0 <__exponent>
 80070aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80070ac:	4681      	mov	r9, r0
 80070ae:	1813      	adds	r3, r2, r0
 80070b0:	2a01      	cmp	r2, #1
 80070b2:	6123      	str	r3, [r4, #16]
 80070b4:	dc02      	bgt.n	80070bc <_printf_float+0x158>
 80070b6:	6822      	ldr	r2, [r4, #0]
 80070b8:	07d2      	lsls	r2, r2, #31
 80070ba:	d501      	bpl.n	80070c0 <_printf_float+0x15c>
 80070bc:	3301      	adds	r3, #1
 80070be:	6123      	str	r3, [r4, #16]
 80070c0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d09e      	beq.n	8007006 <_printf_float+0xa2>
 80070c8:	232d      	movs	r3, #45	@ 0x2d
 80070ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070ce:	e79a      	b.n	8007006 <_printf_float+0xa2>
 80070d0:	2947      	cmp	r1, #71	@ 0x47
 80070d2:	d1bf      	bne.n	8007054 <_printf_float+0xf0>
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d1bd      	bne.n	8007054 <_printf_float+0xf0>
 80070d8:	2301      	movs	r3, #1
 80070da:	e7ba      	b.n	8007052 <_printf_float+0xee>
 80070dc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80070e0:	d9dc      	bls.n	800709c <_printf_float+0x138>
 80070e2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80070e6:	d118      	bne.n	800711a <_printf_float+0x1b6>
 80070e8:	2900      	cmp	r1, #0
 80070ea:	6863      	ldr	r3, [r4, #4]
 80070ec:	dd0b      	ble.n	8007106 <_printf_float+0x1a2>
 80070ee:	6121      	str	r1, [r4, #16]
 80070f0:	b913      	cbnz	r3, 80070f8 <_printf_float+0x194>
 80070f2:	6822      	ldr	r2, [r4, #0]
 80070f4:	07d0      	lsls	r0, r2, #31
 80070f6:	d502      	bpl.n	80070fe <_printf_float+0x19a>
 80070f8:	3301      	adds	r3, #1
 80070fa:	440b      	add	r3, r1
 80070fc:	6123      	str	r3, [r4, #16]
 80070fe:	f04f 0900 	mov.w	r9, #0
 8007102:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007104:	e7dc      	b.n	80070c0 <_printf_float+0x15c>
 8007106:	b913      	cbnz	r3, 800710e <_printf_float+0x1aa>
 8007108:	6822      	ldr	r2, [r4, #0]
 800710a:	07d2      	lsls	r2, r2, #31
 800710c:	d501      	bpl.n	8007112 <_printf_float+0x1ae>
 800710e:	3302      	adds	r3, #2
 8007110:	e7f4      	b.n	80070fc <_printf_float+0x198>
 8007112:	2301      	movs	r3, #1
 8007114:	e7f2      	b.n	80070fc <_printf_float+0x198>
 8007116:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800711a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800711c:	4299      	cmp	r1, r3
 800711e:	db05      	blt.n	800712c <_printf_float+0x1c8>
 8007120:	6823      	ldr	r3, [r4, #0]
 8007122:	6121      	str	r1, [r4, #16]
 8007124:	07d8      	lsls	r0, r3, #31
 8007126:	d5ea      	bpl.n	80070fe <_printf_float+0x19a>
 8007128:	1c4b      	adds	r3, r1, #1
 800712a:	e7e7      	b.n	80070fc <_printf_float+0x198>
 800712c:	2900      	cmp	r1, #0
 800712e:	bfcc      	ite	gt
 8007130:	2201      	movgt	r2, #1
 8007132:	f1c1 0202 	rsble	r2, r1, #2
 8007136:	4413      	add	r3, r2
 8007138:	e7e0      	b.n	80070fc <_printf_float+0x198>
 800713a:	6823      	ldr	r3, [r4, #0]
 800713c:	055a      	lsls	r2, r3, #21
 800713e:	d407      	bmi.n	8007150 <_printf_float+0x1ec>
 8007140:	6923      	ldr	r3, [r4, #16]
 8007142:	4642      	mov	r2, r8
 8007144:	4631      	mov	r1, r6
 8007146:	4628      	mov	r0, r5
 8007148:	47b8      	blx	r7
 800714a:	3001      	adds	r0, #1
 800714c:	d12b      	bne.n	80071a6 <_printf_float+0x242>
 800714e:	e764      	b.n	800701a <_printf_float+0xb6>
 8007150:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007154:	f240 80dc 	bls.w	8007310 <_printf_float+0x3ac>
 8007158:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800715c:	2200      	movs	r2, #0
 800715e:	2300      	movs	r3, #0
 8007160:	f7f9 fc22 	bl	80009a8 <__aeabi_dcmpeq>
 8007164:	2800      	cmp	r0, #0
 8007166:	d033      	beq.n	80071d0 <_printf_float+0x26c>
 8007168:	2301      	movs	r3, #1
 800716a:	4631      	mov	r1, r6
 800716c:	4628      	mov	r0, r5
 800716e:	4a35      	ldr	r2, [pc, #212]	@ (8007244 <_printf_float+0x2e0>)
 8007170:	47b8      	blx	r7
 8007172:	3001      	adds	r0, #1
 8007174:	f43f af51 	beq.w	800701a <_printf_float+0xb6>
 8007178:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800717c:	4543      	cmp	r3, r8
 800717e:	db02      	blt.n	8007186 <_printf_float+0x222>
 8007180:	6823      	ldr	r3, [r4, #0]
 8007182:	07d8      	lsls	r0, r3, #31
 8007184:	d50f      	bpl.n	80071a6 <_printf_float+0x242>
 8007186:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800718a:	4631      	mov	r1, r6
 800718c:	4628      	mov	r0, r5
 800718e:	47b8      	blx	r7
 8007190:	3001      	adds	r0, #1
 8007192:	f43f af42 	beq.w	800701a <_printf_float+0xb6>
 8007196:	f04f 0900 	mov.w	r9, #0
 800719a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800719e:	f104 0a1a 	add.w	sl, r4, #26
 80071a2:	45c8      	cmp	r8, r9
 80071a4:	dc09      	bgt.n	80071ba <_printf_float+0x256>
 80071a6:	6823      	ldr	r3, [r4, #0]
 80071a8:	079b      	lsls	r3, r3, #30
 80071aa:	f100 8102 	bmi.w	80073b2 <_printf_float+0x44e>
 80071ae:	68e0      	ldr	r0, [r4, #12]
 80071b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071b2:	4298      	cmp	r0, r3
 80071b4:	bfb8      	it	lt
 80071b6:	4618      	movlt	r0, r3
 80071b8:	e731      	b.n	800701e <_printf_float+0xba>
 80071ba:	2301      	movs	r3, #1
 80071bc:	4652      	mov	r2, sl
 80071be:	4631      	mov	r1, r6
 80071c0:	4628      	mov	r0, r5
 80071c2:	47b8      	blx	r7
 80071c4:	3001      	adds	r0, #1
 80071c6:	f43f af28 	beq.w	800701a <_printf_float+0xb6>
 80071ca:	f109 0901 	add.w	r9, r9, #1
 80071ce:	e7e8      	b.n	80071a2 <_printf_float+0x23e>
 80071d0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	dc38      	bgt.n	8007248 <_printf_float+0x2e4>
 80071d6:	2301      	movs	r3, #1
 80071d8:	4631      	mov	r1, r6
 80071da:	4628      	mov	r0, r5
 80071dc:	4a19      	ldr	r2, [pc, #100]	@ (8007244 <_printf_float+0x2e0>)
 80071de:	47b8      	blx	r7
 80071e0:	3001      	adds	r0, #1
 80071e2:	f43f af1a 	beq.w	800701a <_printf_float+0xb6>
 80071e6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80071ea:	ea59 0303 	orrs.w	r3, r9, r3
 80071ee:	d102      	bne.n	80071f6 <_printf_float+0x292>
 80071f0:	6823      	ldr	r3, [r4, #0]
 80071f2:	07d9      	lsls	r1, r3, #31
 80071f4:	d5d7      	bpl.n	80071a6 <_printf_float+0x242>
 80071f6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80071fa:	4631      	mov	r1, r6
 80071fc:	4628      	mov	r0, r5
 80071fe:	47b8      	blx	r7
 8007200:	3001      	adds	r0, #1
 8007202:	f43f af0a 	beq.w	800701a <_printf_float+0xb6>
 8007206:	f04f 0a00 	mov.w	sl, #0
 800720a:	f104 0b1a 	add.w	fp, r4, #26
 800720e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007210:	425b      	negs	r3, r3
 8007212:	4553      	cmp	r3, sl
 8007214:	dc01      	bgt.n	800721a <_printf_float+0x2b6>
 8007216:	464b      	mov	r3, r9
 8007218:	e793      	b.n	8007142 <_printf_float+0x1de>
 800721a:	2301      	movs	r3, #1
 800721c:	465a      	mov	r2, fp
 800721e:	4631      	mov	r1, r6
 8007220:	4628      	mov	r0, r5
 8007222:	47b8      	blx	r7
 8007224:	3001      	adds	r0, #1
 8007226:	f43f aef8 	beq.w	800701a <_printf_float+0xb6>
 800722a:	f10a 0a01 	add.w	sl, sl, #1
 800722e:	e7ee      	b.n	800720e <_printf_float+0x2aa>
 8007230:	7fefffff 	.word	0x7fefffff
 8007234:	080097d0 	.word	0x080097d0
 8007238:	080097d4 	.word	0x080097d4
 800723c:	080097d8 	.word	0x080097d8
 8007240:	080097dc 	.word	0x080097dc
 8007244:	080097e0 	.word	0x080097e0
 8007248:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800724a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800724e:	4553      	cmp	r3, sl
 8007250:	bfa8      	it	ge
 8007252:	4653      	movge	r3, sl
 8007254:	2b00      	cmp	r3, #0
 8007256:	4699      	mov	r9, r3
 8007258:	dc36      	bgt.n	80072c8 <_printf_float+0x364>
 800725a:	f04f 0b00 	mov.w	fp, #0
 800725e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007262:	f104 021a 	add.w	r2, r4, #26
 8007266:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007268:	930a      	str	r3, [sp, #40]	@ 0x28
 800726a:	eba3 0309 	sub.w	r3, r3, r9
 800726e:	455b      	cmp	r3, fp
 8007270:	dc31      	bgt.n	80072d6 <_printf_float+0x372>
 8007272:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007274:	459a      	cmp	sl, r3
 8007276:	dc3a      	bgt.n	80072ee <_printf_float+0x38a>
 8007278:	6823      	ldr	r3, [r4, #0]
 800727a:	07da      	lsls	r2, r3, #31
 800727c:	d437      	bmi.n	80072ee <_printf_float+0x38a>
 800727e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007280:	ebaa 0903 	sub.w	r9, sl, r3
 8007284:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007286:	ebaa 0303 	sub.w	r3, sl, r3
 800728a:	4599      	cmp	r9, r3
 800728c:	bfa8      	it	ge
 800728e:	4699      	movge	r9, r3
 8007290:	f1b9 0f00 	cmp.w	r9, #0
 8007294:	dc33      	bgt.n	80072fe <_printf_float+0x39a>
 8007296:	f04f 0800 	mov.w	r8, #0
 800729a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800729e:	f104 0b1a 	add.w	fp, r4, #26
 80072a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80072a4:	ebaa 0303 	sub.w	r3, sl, r3
 80072a8:	eba3 0309 	sub.w	r3, r3, r9
 80072ac:	4543      	cmp	r3, r8
 80072ae:	f77f af7a 	ble.w	80071a6 <_printf_float+0x242>
 80072b2:	2301      	movs	r3, #1
 80072b4:	465a      	mov	r2, fp
 80072b6:	4631      	mov	r1, r6
 80072b8:	4628      	mov	r0, r5
 80072ba:	47b8      	blx	r7
 80072bc:	3001      	adds	r0, #1
 80072be:	f43f aeac 	beq.w	800701a <_printf_float+0xb6>
 80072c2:	f108 0801 	add.w	r8, r8, #1
 80072c6:	e7ec      	b.n	80072a2 <_printf_float+0x33e>
 80072c8:	4642      	mov	r2, r8
 80072ca:	4631      	mov	r1, r6
 80072cc:	4628      	mov	r0, r5
 80072ce:	47b8      	blx	r7
 80072d0:	3001      	adds	r0, #1
 80072d2:	d1c2      	bne.n	800725a <_printf_float+0x2f6>
 80072d4:	e6a1      	b.n	800701a <_printf_float+0xb6>
 80072d6:	2301      	movs	r3, #1
 80072d8:	4631      	mov	r1, r6
 80072da:	4628      	mov	r0, r5
 80072dc:	920a      	str	r2, [sp, #40]	@ 0x28
 80072de:	47b8      	blx	r7
 80072e0:	3001      	adds	r0, #1
 80072e2:	f43f ae9a 	beq.w	800701a <_printf_float+0xb6>
 80072e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80072e8:	f10b 0b01 	add.w	fp, fp, #1
 80072ec:	e7bb      	b.n	8007266 <_printf_float+0x302>
 80072ee:	4631      	mov	r1, r6
 80072f0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80072f4:	4628      	mov	r0, r5
 80072f6:	47b8      	blx	r7
 80072f8:	3001      	adds	r0, #1
 80072fa:	d1c0      	bne.n	800727e <_printf_float+0x31a>
 80072fc:	e68d      	b.n	800701a <_printf_float+0xb6>
 80072fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007300:	464b      	mov	r3, r9
 8007302:	4631      	mov	r1, r6
 8007304:	4628      	mov	r0, r5
 8007306:	4442      	add	r2, r8
 8007308:	47b8      	blx	r7
 800730a:	3001      	adds	r0, #1
 800730c:	d1c3      	bne.n	8007296 <_printf_float+0x332>
 800730e:	e684      	b.n	800701a <_printf_float+0xb6>
 8007310:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007314:	f1ba 0f01 	cmp.w	sl, #1
 8007318:	dc01      	bgt.n	800731e <_printf_float+0x3ba>
 800731a:	07db      	lsls	r3, r3, #31
 800731c:	d536      	bpl.n	800738c <_printf_float+0x428>
 800731e:	2301      	movs	r3, #1
 8007320:	4642      	mov	r2, r8
 8007322:	4631      	mov	r1, r6
 8007324:	4628      	mov	r0, r5
 8007326:	47b8      	blx	r7
 8007328:	3001      	adds	r0, #1
 800732a:	f43f ae76 	beq.w	800701a <_printf_float+0xb6>
 800732e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007332:	4631      	mov	r1, r6
 8007334:	4628      	mov	r0, r5
 8007336:	47b8      	blx	r7
 8007338:	3001      	adds	r0, #1
 800733a:	f43f ae6e 	beq.w	800701a <_printf_float+0xb6>
 800733e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007342:	2200      	movs	r2, #0
 8007344:	2300      	movs	r3, #0
 8007346:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800734a:	f7f9 fb2d 	bl	80009a8 <__aeabi_dcmpeq>
 800734e:	b9c0      	cbnz	r0, 8007382 <_printf_float+0x41e>
 8007350:	4653      	mov	r3, sl
 8007352:	f108 0201 	add.w	r2, r8, #1
 8007356:	4631      	mov	r1, r6
 8007358:	4628      	mov	r0, r5
 800735a:	47b8      	blx	r7
 800735c:	3001      	adds	r0, #1
 800735e:	d10c      	bne.n	800737a <_printf_float+0x416>
 8007360:	e65b      	b.n	800701a <_printf_float+0xb6>
 8007362:	2301      	movs	r3, #1
 8007364:	465a      	mov	r2, fp
 8007366:	4631      	mov	r1, r6
 8007368:	4628      	mov	r0, r5
 800736a:	47b8      	blx	r7
 800736c:	3001      	adds	r0, #1
 800736e:	f43f ae54 	beq.w	800701a <_printf_float+0xb6>
 8007372:	f108 0801 	add.w	r8, r8, #1
 8007376:	45d0      	cmp	r8, sl
 8007378:	dbf3      	blt.n	8007362 <_printf_float+0x3fe>
 800737a:	464b      	mov	r3, r9
 800737c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007380:	e6e0      	b.n	8007144 <_printf_float+0x1e0>
 8007382:	f04f 0800 	mov.w	r8, #0
 8007386:	f104 0b1a 	add.w	fp, r4, #26
 800738a:	e7f4      	b.n	8007376 <_printf_float+0x412>
 800738c:	2301      	movs	r3, #1
 800738e:	4642      	mov	r2, r8
 8007390:	e7e1      	b.n	8007356 <_printf_float+0x3f2>
 8007392:	2301      	movs	r3, #1
 8007394:	464a      	mov	r2, r9
 8007396:	4631      	mov	r1, r6
 8007398:	4628      	mov	r0, r5
 800739a:	47b8      	blx	r7
 800739c:	3001      	adds	r0, #1
 800739e:	f43f ae3c 	beq.w	800701a <_printf_float+0xb6>
 80073a2:	f108 0801 	add.w	r8, r8, #1
 80073a6:	68e3      	ldr	r3, [r4, #12]
 80073a8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80073aa:	1a5b      	subs	r3, r3, r1
 80073ac:	4543      	cmp	r3, r8
 80073ae:	dcf0      	bgt.n	8007392 <_printf_float+0x42e>
 80073b0:	e6fd      	b.n	80071ae <_printf_float+0x24a>
 80073b2:	f04f 0800 	mov.w	r8, #0
 80073b6:	f104 0919 	add.w	r9, r4, #25
 80073ba:	e7f4      	b.n	80073a6 <_printf_float+0x442>

080073bc <malloc>:
 80073bc:	4b02      	ldr	r3, [pc, #8]	@ (80073c8 <malloc+0xc>)
 80073be:	4601      	mov	r1, r0
 80073c0:	6818      	ldr	r0, [r3, #0]
 80073c2:	f000 b82d 	b.w	8007420 <_malloc_r>
 80073c6:	bf00      	nop
 80073c8:	2000003c 	.word	0x2000003c

080073cc <free>:
 80073cc:	4b02      	ldr	r3, [pc, #8]	@ (80073d8 <free+0xc>)
 80073ce:	4601      	mov	r1, r0
 80073d0:	6818      	ldr	r0, [r3, #0]
 80073d2:	f001 b9ad 	b.w	8008730 <_free_r>
 80073d6:	bf00      	nop
 80073d8:	2000003c 	.word	0x2000003c

080073dc <sbrk_aligned>:
 80073dc:	b570      	push	{r4, r5, r6, lr}
 80073de:	4e0f      	ldr	r6, [pc, #60]	@ (800741c <sbrk_aligned+0x40>)
 80073e0:	460c      	mov	r4, r1
 80073e2:	6831      	ldr	r1, [r6, #0]
 80073e4:	4605      	mov	r5, r0
 80073e6:	b911      	cbnz	r1, 80073ee <sbrk_aligned+0x12>
 80073e8:	f000 fb06 	bl	80079f8 <_sbrk_r>
 80073ec:	6030      	str	r0, [r6, #0]
 80073ee:	4621      	mov	r1, r4
 80073f0:	4628      	mov	r0, r5
 80073f2:	f000 fb01 	bl	80079f8 <_sbrk_r>
 80073f6:	1c43      	adds	r3, r0, #1
 80073f8:	d103      	bne.n	8007402 <sbrk_aligned+0x26>
 80073fa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80073fe:	4620      	mov	r0, r4
 8007400:	bd70      	pop	{r4, r5, r6, pc}
 8007402:	1cc4      	adds	r4, r0, #3
 8007404:	f024 0403 	bic.w	r4, r4, #3
 8007408:	42a0      	cmp	r0, r4
 800740a:	d0f8      	beq.n	80073fe <sbrk_aligned+0x22>
 800740c:	1a21      	subs	r1, r4, r0
 800740e:	4628      	mov	r0, r5
 8007410:	f000 faf2 	bl	80079f8 <_sbrk_r>
 8007414:	3001      	adds	r0, #1
 8007416:	d1f2      	bne.n	80073fe <sbrk_aligned+0x22>
 8007418:	e7ef      	b.n	80073fa <sbrk_aligned+0x1e>
 800741a:	bf00      	nop
 800741c:	200004e0 	.word	0x200004e0

08007420 <_malloc_r>:
 8007420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007424:	1ccd      	adds	r5, r1, #3
 8007426:	f025 0503 	bic.w	r5, r5, #3
 800742a:	3508      	adds	r5, #8
 800742c:	2d0c      	cmp	r5, #12
 800742e:	bf38      	it	cc
 8007430:	250c      	movcc	r5, #12
 8007432:	2d00      	cmp	r5, #0
 8007434:	4606      	mov	r6, r0
 8007436:	db01      	blt.n	800743c <_malloc_r+0x1c>
 8007438:	42a9      	cmp	r1, r5
 800743a:	d904      	bls.n	8007446 <_malloc_r+0x26>
 800743c:	230c      	movs	r3, #12
 800743e:	6033      	str	r3, [r6, #0]
 8007440:	2000      	movs	r0, #0
 8007442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007446:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800751c <_malloc_r+0xfc>
 800744a:	f000 f9fb 	bl	8007844 <__malloc_lock>
 800744e:	f8d8 3000 	ldr.w	r3, [r8]
 8007452:	461c      	mov	r4, r3
 8007454:	bb44      	cbnz	r4, 80074a8 <_malloc_r+0x88>
 8007456:	4629      	mov	r1, r5
 8007458:	4630      	mov	r0, r6
 800745a:	f7ff ffbf 	bl	80073dc <sbrk_aligned>
 800745e:	1c43      	adds	r3, r0, #1
 8007460:	4604      	mov	r4, r0
 8007462:	d158      	bne.n	8007516 <_malloc_r+0xf6>
 8007464:	f8d8 4000 	ldr.w	r4, [r8]
 8007468:	4627      	mov	r7, r4
 800746a:	2f00      	cmp	r7, #0
 800746c:	d143      	bne.n	80074f6 <_malloc_r+0xd6>
 800746e:	2c00      	cmp	r4, #0
 8007470:	d04b      	beq.n	800750a <_malloc_r+0xea>
 8007472:	6823      	ldr	r3, [r4, #0]
 8007474:	4639      	mov	r1, r7
 8007476:	4630      	mov	r0, r6
 8007478:	eb04 0903 	add.w	r9, r4, r3
 800747c:	f000 fabc 	bl	80079f8 <_sbrk_r>
 8007480:	4581      	cmp	r9, r0
 8007482:	d142      	bne.n	800750a <_malloc_r+0xea>
 8007484:	6821      	ldr	r1, [r4, #0]
 8007486:	4630      	mov	r0, r6
 8007488:	1a6d      	subs	r5, r5, r1
 800748a:	4629      	mov	r1, r5
 800748c:	f7ff ffa6 	bl	80073dc <sbrk_aligned>
 8007490:	3001      	adds	r0, #1
 8007492:	d03a      	beq.n	800750a <_malloc_r+0xea>
 8007494:	6823      	ldr	r3, [r4, #0]
 8007496:	442b      	add	r3, r5
 8007498:	6023      	str	r3, [r4, #0]
 800749a:	f8d8 3000 	ldr.w	r3, [r8]
 800749e:	685a      	ldr	r2, [r3, #4]
 80074a0:	bb62      	cbnz	r2, 80074fc <_malloc_r+0xdc>
 80074a2:	f8c8 7000 	str.w	r7, [r8]
 80074a6:	e00f      	b.n	80074c8 <_malloc_r+0xa8>
 80074a8:	6822      	ldr	r2, [r4, #0]
 80074aa:	1b52      	subs	r2, r2, r5
 80074ac:	d420      	bmi.n	80074f0 <_malloc_r+0xd0>
 80074ae:	2a0b      	cmp	r2, #11
 80074b0:	d917      	bls.n	80074e2 <_malloc_r+0xc2>
 80074b2:	1961      	adds	r1, r4, r5
 80074b4:	42a3      	cmp	r3, r4
 80074b6:	6025      	str	r5, [r4, #0]
 80074b8:	bf18      	it	ne
 80074ba:	6059      	strne	r1, [r3, #4]
 80074bc:	6863      	ldr	r3, [r4, #4]
 80074be:	bf08      	it	eq
 80074c0:	f8c8 1000 	streq.w	r1, [r8]
 80074c4:	5162      	str	r2, [r4, r5]
 80074c6:	604b      	str	r3, [r1, #4]
 80074c8:	4630      	mov	r0, r6
 80074ca:	f000 f9c1 	bl	8007850 <__malloc_unlock>
 80074ce:	f104 000b 	add.w	r0, r4, #11
 80074d2:	1d23      	adds	r3, r4, #4
 80074d4:	f020 0007 	bic.w	r0, r0, #7
 80074d8:	1ac2      	subs	r2, r0, r3
 80074da:	bf1c      	itt	ne
 80074dc:	1a1b      	subne	r3, r3, r0
 80074de:	50a3      	strne	r3, [r4, r2]
 80074e0:	e7af      	b.n	8007442 <_malloc_r+0x22>
 80074e2:	6862      	ldr	r2, [r4, #4]
 80074e4:	42a3      	cmp	r3, r4
 80074e6:	bf0c      	ite	eq
 80074e8:	f8c8 2000 	streq.w	r2, [r8]
 80074ec:	605a      	strne	r2, [r3, #4]
 80074ee:	e7eb      	b.n	80074c8 <_malloc_r+0xa8>
 80074f0:	4623      	mov	r3, r4
 80074f2:	6864      	ldr	r4, [r4, #4]
 80074f4:	e7ae      	b.n	8007454 <_malloc_r+0x34>
 80074f6:	463c      	mov	r4, r7
 80074f8:	687f      	ldr	r7, [r7, #4]
 80074fa:	e7b6      	b.n	800746a <_malloc_r+0x4a>
 80074fc:	461a      	mov	r2, r3
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	42a3      	cmp	r3, r4
 8007502:	d1fb      	bne.n	80074fc <_malloc_r+0xdc>
 8007504:	2300      	movs	r3, #0
 8007506:	6053      	str	r3, [r2, #4]
 8007508:	e7de      	b.n	80074c8 <_malloc_r+0xa8>
 800750a:	230c      	movs	r3, #12
 800750c:	4630      	mov	r0, r6
 800750e:	6033      	str	r3, [r6, #0]
 8007510:	f000 f99e 	bl	8007850 <__malloc_unlock>
 8007514:	e794      	b.n	8007440 <_malloc_r+0x20>
 8007516:	6005      	str	r5, [r0, #0]
 8007518:	e7d6      	b.n	80074c8 <_malloc_r+0xa8>
 800751a:	bf00      	nop
 800751c:	200004e4 	.word	0x200004e4

08007520 <_printf_common>:
 8007520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007524:	4616      	mov	r6, r2
 8007526:	4698      	mov	r8, r3
 8007528:	688a      	ldr	r2, [r1, #8]
 800752a:	690b      	ldr	r3, [r1, #16]
 800752c:	4607      	mov	r7, r0
 800752e:	4293      	cmp	r3, r2
 8007530:	bfb8      	it	lt
 8007532:	4613      	movlt	r3, r2
 8007534:	6033      	str	r3, [r6, #0]
 8007536:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800753a:	460c      	mov	r4, r1
 800753c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007540:	b10a      	cbz	r2, 8007546 <_printf_common+0x26>
 8007542:	3301      	adds	r3, #1
 8007544:	6033      	str	r3, [r6, #0]
 8007546:	6823      	ldr	r3, [r4, #0]
 8007548:	0699      	lsls	r1, r3, #26
 800754a:	bf42      	ittt	mi
 800754c:	6833      	ldrmi	r3, [r6, #0]
 800754e:	3302      	addmi	r3, #2
 8007550:	6033      	strmi	r3, [r6, #0]
 8007552:	6825      	ldr	r5, [r4, #0]
 8007554:	f015 0506 	ands.w	r5, r5, #6
 8007558:	d106      	bne.n	8007568 <_printf_common+0x48>
 800755a:	f104 0a19 	add.w	sl, r4, #25
 800755e:	68e3      	ldr	r3, [r4, #12]
 8007560:	6832      	ldr	r2, [r6, #0]
 8007562:	1a9b      	subs	r3, r3, r2
 8007564:	42ab      	cmp	r3, r5
 8007566:	dc2b      	bgt.n	80075c0 <_printf_common+0xa0>
 8007568:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800756c:	6822      	ldr	r2, [r4, #0]
 800756e:	3b00      	subs	r3, #0
 8007570:	bf18      	it	ne
 8007572:	2301      	movne	r3, #1
 8007574:	0692      	lsls	r2, r2, #26
 8007576:	d430      	bmi.n	80075da <_printf_common+0xba>
 8007578:	4641      	mov	r1, r8
 800757a:	4638      	mov	r0, r7
 800757c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007580:	47c8      	blx	r9
 8007582:	3001      	adds	r0, #1
 8007584:	d023      	beq.n	80075ce <_printf_common+0xae>
 8007586:	6823      	ldr	r3, [r4, #0]
 8007588:	6922      	ldr	r2, [r4, #16]
 800758a:	f003 0306 	and.w	r3, r3, #6
 800758e:	2b04      	cmp	r3, #4
 8007590:	bf14      	ite	ne
 8007592:	2500      	movne	r5, #0
 8007594:	6833      	ldreq	r3, [r6, #0]
 8007596:	f04f 0600 	mov.w	r6, #0
 800759a:	bf08      	it	eq
 800759c:	68e5      	ldreq	r5, [r4, #12]
 800759e:	f104 041a 	add.w	r4, r4, #26
 80075a2:	bf08      	it	eq
 80075a4:	1aed      	subeq	r5, r5, r3
 80075a6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80075aa:	bf08      	it	eq
 80075ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075b0:	4293      	cmp	r3, r2
 80075b2:	bfc4      	itt	gt
 80075b4:	1a9b      	subgt	r3, r3, r2
 80075b6:	18ed      	addgt	r5, r5, r3
 80075b8:	42b5      	cmp	r5, r6
 80075ba:	d11a      	bne.n	80075f2 <_printf_common+0xd2>
 80075bc:	2000      	movs	r0, #0
 80075be:	e008      	b.n	80075d2 <_printf_common+0xb2>
 80075c0:	2301      	movs	r3, #1
 80075c2:	4652      	mov	r2, sl
 80075c4:	4641      	mov	r1, r8
 80075c6:	4638      	mov	r0, r7
 80075c8:	47c8      	blx	r9
 80075ca:	3001      	adds	r0, #1
 80075cc:	d103      	bne.n	80075d6 <_printf_common+0xb6>
 80075ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80075d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075d6:	3501      	adds	r5, #1
 80075d8:	e7c1      	b.n	800755e <_printf_common+0x3e>
 80075da:	2030      	movs	r0, #48	@ 0x30
 80075dc:	18e1      	adds	r1, r4, r3
 80075de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80075e2:	1c5a      	adds	r2, r3, #1
 80075e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80075e8:	4422      	add	r2, r4
 80075ea:	3302      	adds	r3, #2
 80075ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80075f0:	e7c2      	b.n	8007578 <_printf_common+0x58>
 80075f2:	2301      	movs	r3, #1
 80075f4:	4622      	mov	r2, r4
 80075f6:	4641      	mov	r1, r8
 80075f8:	4638      	mov	r0, r7
 80075fa:	47c8      	blx	r9
 80075fc:	3001      	adds	r0, #1
 80075fe:	d0e6      	beq.n	80075ce <_printf_common+0xae>
 8007600:	3601      	adds	r6, #1
 8007602:	e7d9      	b.n	80075b8 <_printf_common+0x98>

08007604 <_printf_i>:
 8007604:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007608:	7e0f      	ldrb	r7, [r1, #24]
 800760a:	4691      	mov	r9, r2
 800760c:	2f78      	cmp	r7, #120	@ 0x78
 800760e:	4680      	mov	r8, r0
 8007610:	460c      	mov	r4, r1
 8007612:	469a      	mov	sl, r3
 8007614:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007616:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800761a:	d807      	bhi.n	800762c <_printf_i+0x28>
 800761c:	2f62      	cmp	r7, #98	@ 0x62
 800761e:	d80a      	bhi.n	8007636 <_printf_i+0x32>
 8007620:	2f00      	cmp	r7, #0
 8007622:	f000 80d3 	beq.w	80077cc <_printf_i+0x1c8>
 8007626:	2f58      	cmp	r7, #88	@ 0x58
 8007628:	f000 80ba 	beq.w	80077a0 <_printf_i+0x19c>
 800762c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007630:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007634:	e03a      	b.n	80076ac <_printf_i+0xa8>
 8007636:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800763a:	2b15      	cmp	r3, #21
 800763c:	d8f6      	bhi.n	800762c <_printf_i+0x28>
 800763e:	a101      	add	r1, pc, #4	@ (adr r1, 8007644 <_printf_i+0x40>)
 8007640:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007644:	0800769d 	.word	0x0800769d
 8007648:	080076b1 	.word	0x080076b1
 800764c:	0800762d 	.word	0x0800762d
 8007650:	0800762d 	.word	0x0800762d
 8007654:	0800762d 	.word	0x0800762d
 8007658:	0800762d 	.word	0x0800762d
 800765c:	080076b1 	.word	0x080076b1
 8007660:	0800762d 	.word	0x0800762d
 8007664:	0800762d 	.word	0x0800762d
 8007668:	0800762d 	.word	0x0800762d
 800766c:	0800762d 	.word	0x0800762d
 8007670:	080077b3 	.word	0x080077b3
 8007674:	080076db 	.word	0x080076db
 8007678:	0800776d 	.word	0x0800776d
 800767c:	0800762d 	.word	0x0800762d
 8007680:	0800762d 	.word	0x0800762d
 8007684:	080077d5 	.word	0x080077d5
 8007688:	0800762d 	.word	0x0800762d
 800768c:	080076db 	.word	0x080076db
 8007690:	0800762d 	.word	0x0800762d
 8007694:	0800762d 	.word	0x0800762d
 8007698:	08007775 	.word	0x08007775
 800769c:	6833      	ldr	r3, [r6, #0]
 800769e:	1d1a      	adds	r2, r3, #4
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	6032      	str	r2, [r6, #0]
 80076a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80076ac:	2301      	movs	r3, #1
 80076ae:	e09e      	b.n	80077ee <_printf_i+0x1ea>
 80076b0:	6833      	ldr	r3, [r6, #0]
 80076b2:	6820      	ldr	r0, [r4, #0]
 80076b4:	1d19      	adds	r1, r3, #4
 80076b6:	6031      	str	r1, [r6, #0]
 80076b8:	0606      	lsls	r6, r0, #24
 80076ba:	d501      	bpl.n	80076c0 <_printf_i+0xbc>
 80076bc:	681d      	ldr	r5, [r3, #0]
 80076be:	e003      	b.n	80076c8 <_printf_i+0xc4>
 80076c0:	0645      	lsls	r5, r0, #25
 80076c2:	d5fb      	bpl.n	80076bc <_printf_i+0xb8>
 80076c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80076c8:	2d00      	cmp	r5, #0
 80076ca:	da03      	bge.n	80076d4 <_printf_i+0xd0>
 80076cc:	232d      	movs	r3, #45	@ 0x2d
 80076ce:	426d      	negs	r5, r5
 80076d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076d4:	230a      	movs	r3, #10
 80076d6:	4859      	ldr	r0, [pc, #356]	@ (800783c <_printf_i+0x238>)
 80076d8:	e011      	b.n	80076fe <_printf_i+0xfa>
 80076da:	6821      	ldr	r1, [r4, #0]
 80076dc:	6833      	ldr	r3, [r6, #0]
 80076de:	0608      	lsls	r0, r1, #24
 80076e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80076e4:	d402      	bmi.n	80076ec <_printf_i+0xe8>
 80076e6:	0649      	lsls	r1, r1, #25
 80076e8:	bf48      	it	mi
 80076ea:	b2ad      	uxthmi	r5, r5
 80076ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80076ee:	6033      	str	r3, [r6, #0]
 80076f0:	bf14      	ite	ne
 80076f2:	230a      	movne	r3, #10
 80076f4:	2308      	moveq	r3, #8
 80076f6:	4851      	ldr	r0, [pc, #324]	@ (800783c <_printf_i+0x238>)
 80076f8:	2100      	movs	r1, #0
 80076fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80076fe:	6866      	ldr	r6, [r4, #4]
 8007700:	2e00      	cmp	r6, #0
 8007702:	bfa8      	it	ge
 8007704:	6821      	ldrge	r1, [r4, #0]
 8007706:	60a6      	str	r6, [r4, #8]
 8007708:	bfa4      	itt	ge
 800770a:	f021 0104 	bicge.w	r1, r1, #4
 800770e:	6021      	strge	r1, [r4, #0]
 8007710:	b90d      	cbnz	r5, 8007716 <_printf_i+0x112>
 8007712:	2e00      	cmp	r6, #0
 8007714:	d04b      	beq.n	80077ae <_printf_i+0x1aa>
 8007716:	4616      	mov	r6, r2
 8007718:	fbb5 f1f3 	udiv	r1, r5, r3
 800771c:	fb03 5711 	mls	r7, r3, r1, r5
 8007720:	5dc7      	ldrb	r7, [r0, r7]
 8007722:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007726:	462f      	mov	r7, r5
 8007728:	42bb      	cmp	r3, r7
 800772a:	460d      	mov	r5, r1
 800772c:	d9f4      	bls.n	8007718 <_printf_i+0x114>
 800772e:	2b08      	cmp	r3, #8
 8007730:	d10b      	bne.n	800774a <_printf_i+0x146>
 8007732:	6823      	ldr	r3, [r4, #0]
 8007734:	07df      	lsls	r7, r3, #31
 8007736:	d508      	bpl.n	800774a <_printf_i+0x146>
 8007738:	6923      	ldr	r3, [r4, #16]
 800773a:	6861      	ldr	r1, [r4, #4]
 800773c:	4299      	cmp	r1, r3
 800773e:	bfde      	ittt	le
 8007740:	2330      	movle	r3, #48	@ 0x30
 8007742:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007746:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800774a:	1b92      	subs	r2, r2, r6
 800774c:	6122      	str	r2, [r4, #16]
 800774e:	464b      	mov	r3, r9
 8007750:	4621      	mov	r1, r4
 8007752:	4640      	mov	r0, r8
 8007754:	f8cd a000 	str.w	sl, [sp]
 8007758:	aa03      	add	r2, sp, #12
 800775a:	f7ff fee1 	bl	8007520 <_printf_common>
 800775e:	3001      	adds	r0, #1
 8007760:	d14a      	bne.n	80077f8 <_printf_i+0x1f4>
 8007762:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007766:	b004      	add	sp, #16
 8007768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800776c:	6823      	ldr	r3, [r4, #0]
 800776e:	f043 0320 	orr.w	r3, r3, #32
 8007772:	6023      	str	r3, [r4, #0]
 8007774:	2778      	movs	r7, #120	@ 0x78
 8007776:	4832      	ldr	r0, [pc, #200]	@ (8007840 <_printf_i+0x23c>)
 8007778:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800777c:	6823      	ldr	r3, [r4, #0]
 800777e:	6831      	ldr	r1, [r6, #0]
 8007780:	061f      	lsls	r7, r3, #24
 8007782:	f851 5b04 	ldr.w	r5, [r1], #4
 8007786:	d402      	bmi.n	800778e <_printf_i+0x18a>
 8007788:	065f      	lsls	r7, r3, #25
 800778a:	bf48      	it	mi
 800778c:	b2ad      	uxthmi	r5, r5
 800778e:	6031      	str	r1, [r6, #0]
 8007790:	07d9      	lsls	r1, r3, #31
 8007792:	bf44      	itt	mi
 8007794:	f043 0320 	orrmi.w	r3, r3, #32
 8007798:	6023      	strmi	r3, [r4, #0]
 800779a:	b11d      	cbz	r5, 80077a4 <_printf_i+0x1a0>
 800779c:	2310      	movs	r3, #16
 800779e:	e7ab      	b.n	80076f8 <_printf_i+0xf4>
 80077a0:	4826      	ldr	r0, [pc, #152]	@ (800783c <_printf_i+0x238>)
 80077a2:	e7e9      	b.n	8007778 <_printf_i+0x174>
 80077a4:	6823      	ldr	r3, [r4, #0]
 80077a6:	f023 0320 	bic.w	r3, r3, #32
 80077aa:	6023      	str	r3, [r4, #0]
 80077ac:	e7f6      	b.n	800779c <_printf_i+0x198>
 80077ae:	4616      	mov	r6, r2
 80077b0:	e7bd      	b.n	800772e <_printf_i+0x12a>
 80077b2:	6833      	ldr	r3, [r6, #0]
 80077b4:	6825      	ldr	r5, [r4, #0]
 80077b6:	1d18      	adds	r0, r3, #4
 80077b8:	6961      	ldr	r1, [r4, #20]
 80077ba:	6030      	str	r0, [r6, #0]
 80077bc:	062e      	lsls	r6, r5, #24
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	d501      	bpl.n	80077c6 <_printf_i+0x1c2>
 80077c2:	6019      	str	r1, [r3, #0]
 80077c4:	e002      	b.n	80077cc <_printf_i+0x1c8>
 80077c6:	0668      	lsls	r0, r5, #25
 80077c8:	d5fb      	bpl.n	80077c2 <_printf_i+0x1be>
 80077ca:	8019      	strh	r1, [r3, #0]
 80077cc:	2300      	movs	r3, #0
 80077ce:	4616      	mov	r6, r2
 80077d0:	6123      	str	r3, [r4, #16]
 80077d2:	e7bc      	b.n	800774e <_printf_i+0x14a>
 80077d4:	6833      	ldr	r3, [r6, #0]
 80077d6:	2100      	movs	r1, #0
 80077d8:	1d1a      	adds	r2, r3, #4
 80077da:	6032      	str	r2, [r6, #0]
 80077dc:	681e      	ldr	r6, [r3, #0]
 80077de:	6862      	ldr	r2, [r4, #4]
 80077e0:	4630      	mov	r0, r6
 80077e2:	f000 f946 	bl	8007a72 <memchr>
 80077e6:	b108      	cbz	r0, 80077ec <_printf_i+0x1e8>
 80077e8:	1b80      	subs	r0, r0, r6
 80077ea:	6060      	str	r0, [r4, #4]
 80077ec:	6863      	ldr	r3, [r4, #4]
 80077ee:	6123      	str	r3, [r4, #16]
 80077f0:	2300      	movs	r3, #0
 80077f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077f6:	e7aa      	b.n	800774e <_printf_i+0x14a>
 80077f8:	4632      	mov	r2, r6
 80077fa:	4649      	mov	r1, r9
 80077fc:	4640      	mov	r0, r8
 80077fe:	6923      	ldr	r3, [r4, #16]
 8007800:	47d0      	blx	sl
 8007802:	3001      	adds	r0, #1
 8007804:	d0ad      	beq.n	8007762 <_printf_i+0x15e>
 8007806:	6823      	ldr	r3, [r4, #0]
 8007808:	079b      	lsls	r3, r3, #30
 800780a:	d413      	bmi.n	8007834 <_printf_i+0x230>
 800780c:	68e0      	ldr	r0, [r4, #12]
 800780e:	9b03      	ldr	r3, [sp, #12]
 8007810:	4298      	cmp	r0, r3
 8007812:	bfb8      	it	lt
 8007814:	4618      	movlt	r0, r3
 8007816:	e7a6      	b.n	8007766 <_printf_i+0x162>
 8007818:	2301      	movs	r3, #1
 800781a:	4632      	mov	r2, r6
 800781c:	4649      	mov	r1, r9
 800781e:	4640      	mov	r0, r8
 8007820:	47d0      	blx	sl
 8007822:	3001      	adds	r0, #1
 8007824:	d09d      	beq.n	8007762 <_printf_i+0x15e>
 8007826:	3501      	adds	r5, #1
 8007828:	68e3      	ldr	r3, [r4, #12]
 800782a:	9903      	ldr	r1, [sp, #12]
 800782c:	1a5b      	subs	r3, r3, r1
 800782e:	42ab      	cmp	r3, r5
 8007830:	dcf2      	bgt.n	8007818 <_printf_i+0x214>
 8007832:	e7eb      	b.n	800780c <_printf_i+0x208>
 8007834:	2500      	movs	r5, #0
 8007836:	f104 0619 	add.w	r6, r4, #25
 800783a:	e7f5      	b.n	8007828 <_printf_i+0x224>
 800783c:	080097e2 	.word	0x080097e2
 8007840:	080097f3 	.word	0x080097f3

08007844 <__malloc_lock>:
 8007844:	4801      	ldr	r0, [pc, #4]	@ (800784c <__malloc_lock+0x8>)
 8007846:	f000 b912 	b.w	8007a6e <__retarget_lock_acquire_recursive>
 800784a:	bf00      	nop
 800784c:	20000624 	.word	0x20000624

08007850 <__malloc_unlock>:
 8007850:	4801      	ldr	r0, [pc, #4]	@ (8007858 <__malloc_unlock+0x8>)
 8007852:	f000 b90d 	b.w	8007a70 <__retarget_lock_release_recursive>
 8007856:	bf00      	nop
 8007858:	20000624 	.word	0x20000624

0800785c <std>:
 800785c:	2300      	movs	r3, #0
 800785e:	b510      	push	{r4, lr}
 8007860:	4604      	mov	r4, r0
 8007862:	e9c0 3300 	strd	r3, r3, [r0]
 8007866:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800786a:	6083      	str	r3, [r0, #8]
 800786c:	8181      	strh	r1, [r0, #12]
 800786e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007870:	81c2      	strh	r2, [r0, #14]
 8007872:	6183      	str	r3, [r0, #24]
 8007874:	4619      	mov	r1, r3
 8007876:	2208      	movs	r2, #8
 8007878:	305c      	adds	r0, #92	@ 0x5c
 800787a:	f000 f8b1 	bl	80079e0 <memset>
 800787e:	4b0d      	ldr	r3, [pc, #52]	@ (80078b4 <std+0x58>)
 8007880:	6224      	str	r4, [r4, #32]
 8007882:	6263      	str	r3, [r4, #36]	@ 0x24
 8007884:	4b0c      	ldr	r3, [pc, #48]	@ (80078b8 <std+0x5c>)
 8007886:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007888:	4b0c      	ldr	r3, [pc, #48]	@ (80078bc <std+0x60>)
 800788a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800788c:	4b0c      	ldr	r3, [pc, #48]	@ (80078c0 <std+0x64>)
 800788e:	6323      	str	r3, [r4, #48]	@ 0x30
 8007890:	4b0c      	ldr	r3, [pc, #48]	@ (80078c4 <std+0x68>)
 8007892:	429c      	cmp	r4, r3
 8007894:	d006      	beq.n	80078a4 <std+0x48>
 8007896:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800789a:	4294      	cmp	r4, r2
 800789c:	d002      	beq.n	80078a4 <std+0x48>
 800789e:	33d0      	adds	r3, #208	@ 0xd0
 80078a0:	429c      	cmp	r4, r3
 80078a2:	d105      	bne.n	80078b0 <std+0x54>
 80078a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80078a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078ac:	f000 b8de 	b.w	8007a6c <__retarget_lock_init_recursive>
 80078b0:	bd10      	pop	{r4, pc}
 80078b2:	bf00      	nop
 80078b4:	08009011 	.word	0x08009011
 80078b8:	08009033 	.word	0x08009033
 80078bc:	0800906b 	.word	0x0800906b
 80078c0:	0800908f 	.word	0x0800908f
 80078c4:	200004e8 	.word	0x200004e8

080078c8 <stdio_exit_handler>:
 80078c8:	4a02      	ldr	r2, [pc, #8]	@ (80078d4 <stdio_exit_handler+0xc>)
 80078ca:	4903      	ldr	r1, [pc, #12]	@ (80078d8 <stdio_exit_handler+0x10>)
 80078cc:	4803      	ldr	r0, [pc, #12]	@ (80078dc <stdio_exit_handler+0x14>)
 80078ce:	f000 b869 	b.w	80079a4 <_fwalk_sglue>
 80078d2:	bf00      	nop
 80078d4:	20000030 	.word	0x20000030
 80078d8:	080088c1 	.word	0x080088c1
 80078dc:	20000040 	.word	0x20000040

080078e0 <cleanup_stdio>:
 80078e0:	6841      	ldr	r1, [r0, #4]
 80078e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007914 <cleanup_stdio+0x34>)
 80078e4:	b510      	push	{r4, lr}
 80078e6:	4299      	cmp	r1, r3
 80078e8:	4604      	mov	r4, r0
 80078ea:	d001      	beq.n	80078f0 <cleanup_stdio+0x10>
 80078ec:	f000 ffe8 	bl	80088c0 <_fflush_r>
 80078f0:	68a1      	ldr	r1, [r4, #8]
 80078f2:	4b09      	ldr	r3, [pc, #36]	@ (8007918 <cleanup_stdio+0x38>)
 80078f4:	4299      	cmp	r1, r3
 80078f6:	d002      	beq.n	80078fe <cleanup_stdio+0x1e>
 80078f8:	4620      	mov	r0, r4
 80078fa:	f000 ffe1 	bl	80088c0 <_fflush_r>
 80078fe:	68e1      	ldr	r1, [r4, #12]
 8007900:	4b06      	ldr	r3, [pc, #24]	@ (800791c <cleanup_stdio+0x3c>)
 8007902:	4299      	cmp	r1, r3
 8007904:	d004      	beq.n	8007910 <cleanup_stdio+0x30>
 8007906:	4620      	mov	r0, r4
 8007908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800790c:	f000 bfd8 	b.w	80088c0 <_fflush_r>
 8007910:	bd10      	pop	{r4, pc}
 8007912:	bf00      	nop
 8007914:	200004e8 	.word	0x200004e8
 8007918:	20000550 	.word	0x20000550
 800791c:	200005b8 	.word	0x200005b8

08007920 <global_stdio_init.part.0>:
 8007920:	b510      	push	{r4, lr}
 8007922:	4b0b      	ldr	r3, [pc, #44]	@ (8007950 <global_stdio_init.part.0+0x30>)
 8007924:	4c0b      	ldr	r4, [pc, #44]	@ (8007954 <global_stdio_init.part.0+0x34>)
 8007926:	4a0c      	ldr	r2, [pc, #48]	@ (8007958 <global_stdio_init.part.0+0x38>)
 8007928:	4620      	mov	r0, r4
 800792a:	601a      	str	r2, [r3, #0]
 800792c:	2104      	movs	r1, #4
 800792e:	2200      	movs	r2, #0
 8007930:	f7ff ff94 	bl	800785c <std>
 8007934:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007938:	2201      	movs	r2, #1
 800793a:	2109      	movs	r1, #9
 800793c:	f7ff ff8e 	bl	800785c <std>
 8007940:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007944:	2202      	movs	r2, #2
 8007946:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800794a:	2112      	movs	r1, #18
 800794c:	f7ff bf86 	b.w	800785c <std>
 8007950:	20000620 	.word	0x20000620
 8007954:	200004e8 	.word	0x200004e8
 8007958:	080078c9 	.word	0x080078c9

0800795c <__sfp_lock_acquire>:
 800795c:	4801      	ldr	r0, [pc, #4]	@ (8007964 <__sfp_lock_acquire+0x8>)
 800795e:	f000 b886 	b.w	8007a6e <__retarget_lock_acquire_recursive>
 8007962:	bf00      	nop
 8007964:	20000625 	.word	0x20000625

08007968 <__sfp_lock_release>:
 8007968:	4801      	ldr	r0, [pc, #4]	@ (8007970 <__sfp_lock_release+0x8>)
 800796a:	f000 b881 	b.w	8007a70 <__retarget_lock_release_recursive>
 800796e:	bf00      	nop
 8007970:	20000625 	.word	0x20000625

08007974 <__sinit>:
 8007974:	b510      	push	{r4, lr}
 8007976:	4604      	mov	r4, r0
 8007978:	f7ff fff0 	bl	800795c <__sfp_lock_acquire>
 800797c:	6a23      	ldr	r3, [r4, #32]
 800797e:	b11b      	cbz	r3, 8007988 <__sinit+0x14>
 8007980:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007984:	f7ff bff0 	b.w	8007968 <__sfp_lock_release>
 8007988:	4b04      	ldr	r3, [pc, #16]	@ (800799c <__sinit+0x28>)
 800798a:	6223      	str	r3, [r4, #32]
 800798c:	4b04      	ldr	r3, [pc, #16]	@ (80079a0 <__sinit+0x2c>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1f5      	bne.n	8007980 <__sinit+0xc>
 8007994:	f7ff ffc4 	bl	8007920 <global_stdio_init.part.0>
 8007998:	e7f2      	b.n	8007980 <__sinit+0xc>
 800799a:	bf00      	nop
 800799c:	080078e1 	.word	0x080078e1
 80079a0:	20000620 	.word	0x20000620

080079a4 <_fwalk_sglue>:
 80079a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079a8:	4607      	mov	r7, r0
 80079aa:	4688      	mov	r8, r1
 80079ac:	4614      	mov	r4, r2
 80079ae:	2600      	movs	r6, #0
 80079b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80079b4:	f1b9 0901 	subs.w	r9, r9, #1
 80079b8:	d505      	bpl.n	80079c6 <_fwalk_sglue+0x22>
 80079ba:	6824      	ldr	r4, [r4, #0]
 80079bc:	2c00      	cmp	r4, #0
 80079be:	d1f7      	bne.n	80079b0 <_fwalk_sglue+0xc>
 80079c0:	4630      	mov	r0, r6
 80079c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079c6:	89ab      	ldrh	r3, [r5, #12]
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d907      	bls.n	80079dc <_fwalk_sglue+0x38>
 80079cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80079d0:	3301      	adds	r3, #1
 80079d2:	d003      	beq.n	80079dc <_fwalk_sglue+0x38>
 80079d4:	4629      	mov	r1, r5
 80079d6:	4638      	mov	r0, r7
 80079d8:	47c0      	blx	r8
 80079da:	4306      	orrs	r6, r0
 80079dc:	3568      	adds	r5, #104	@ 0x68
 80079de:	e7e9      	b.n	80079b4 <_fwalk_sglue+0x10>

080079e0 <memset>:
 80079e0:	4603      	mov	r3, r0
 80079e2:	4402      	add	r2, r0
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d100      	bne.n	80079ea <memset+0xa>
 80079e8:	4770      	bx	lr
 80079ea:	f803 1b01 	strb.w	r1, [r3], #1
 80079ee:	e7f9      	b.n	80079e4 <memset+0x4>

080079f0 <_localeconv_r>:
 80079f0:	4800      	ldr	r0, [pc, #0]	@ (80079f4 <_localeconv_r+0x4>)
 80079f2:	4770      	bx	lr
 80079f4:	2000017c 	.word	0x2000017c

080079f8 <_sbrk_r>:
 80079f8:	b538      	push	{r3, r4, r5, lr}
 80079fa:	2300      	movs	r3, #0
 80079fc:	4d05      	ldr	r5, [pc, #20]	@ (8007a14 <_sbrk_r+0x1c>)
 80079fe:	4604      	mov	r4, r0
 8007a00:	4608      	mov	r0, r1
 8007a02:	602b      	str	r3, [r5, #0]
 8007a04:	f7fa fdac 	bl	8002560 <_sbrk>
 8007a08:	1c43      	adds	r3, r0, #1
 8007a0a:	d102      	bne.n	8007a12 <_sbrk_r+0x1a>
 8007a0c:	682b      	ldr	r3, [r5, #0]
 8007a0e:	b103      	cbz	r3, 8007a12 <_sbrk_r+0x1a>
 8007a10:	6023      	str	r3, [r4, #0]
 8007a12:	bd38      	pop	{r3, r4, r5, pc}
 8007a14:	20000628 	.word	0x20000628

08007a18 <__errno>:
 8007a18:	4b01      	ldr	r3, [pc, #4]	@ (8007a20 <__errno+0x8>)
 8007a1a:	6818      	ldr	r0, [r3, #0]
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	2000003c 	.word	0x2000003c

08007a24 <__libc_init_array>:
 8007a24:	b570      	push	{r4, r5, r6, lr}
 8007a26:	2600      	movs	r6, #0
 8007a28:	4d0c      	ldr	r5, [pc, #48]	@ (8007a5c <__libc_init_array+0x38>)
 8007a2a:	4c0d      	ldr	r4, [pc, #52]	@ (8007a60 <__libc_init_array+0x3c>)
 8007a2c:	1b64      	subs	r4, r4, r5
 8007a2e:	10a4      	asrs	r4, r4, #2
 8007a30:	42a6      	cmp	r6, r4
 8007a32:	d109      	bne.n	8007a48 <__libc_init_array+0x24>
 8007a34:	f001 fe8a 	bl	800974c <_init>
 8007a38:	2600      	movs	r6, #0
 8007a3a:	4d0a      	ldr	r5, [pc, #40]	@ (8007a64 <__libc_init_array+0x40>)
 8007a3c:	4c0a      	ldr	r4, [pc, #40]	@ (8007a68 <__libc_init_array+0x44>)
 8007a3e:	1b64      	subs	r4, r4, r5
 8007a40:	10a4      	asrs	r4, r4, #2
 8007a42:	42a6      	cmp	r6, r4
 8007a44:	d105      	bne.n	8007a52 <__libc_init_array+0x2e>
 8007a46:	bd70      	pop	{r4, r5, r6, pc}
 8007a48:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a4c:	4798      	blx	r3
 8007a4e:	3601      	adds	r6, #1
 8007a50:	e7ee      	b.n	8007a30 <__libc_init_array+0xc>
 8007a52:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a56:	4798      	blx	r3
 8007a58:	3601      	adds	r6, #1
 8007a5a:	e7f2      	b.n	8007a42 <__libc_init_array+0x1e>
 8007a5c:	08009b48 	.word	0x08009b48
 8007a60:	08009b48 	.word	0x08009b48
 8007a64:	08009b48 	.word	0x08009b48
 8007a68:	08009b50 	.word	0x08009b50

08007a6c <__retarget_lock_init_recursive>:
 8007a6c:	4770      	bx	lr

08007a6e <__retarget_lock_acquire_recursive>:
 8007a6e:	4770      	bx	lr

08007a70 <__retarget_lock_release_recursive>:
 8007a70:	4770      	bx	lr

08007a72 <memchr>:
 8007a72:	4603      	mov	r3, r0
 8007a74:	b510      	push	{r4, lr}
 8007a76:	b2c9      	uxtb	r1, r1
 8007a78:	4402      	add	r2, r0
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	d101      	bne.n	8007a84 <memchr+0x12>
 8007a80:	2000      	movs	r0, #0
 8007a82:	e003      	b.n	8007a8c <memchr+0x1a>
 8007a84:	7804      	ldrb	r4, [r0, #0]
 8007a86:	3301      	adds	r3, #1
 8007a88:	428c      	cmp	r4, r1
 8007a8a:	d1f6      	bne.n	8007a7a <memchr+0x8>
 8007a8c:	bd10      	pop	{r4, pc}

08007a8e <quorem>:
 8007a8e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a92:	6903      	ldr	r3, [r0, #16]
 8007a94:	690c      	ldr	r4, [r1, #16]
 8007a96:	4607      	mov	r7, r0
 8007a98:	42a3      	cmp	r3, r4
 8007a9a:	db7e      	blt.n	8007b9a <quorem+0x10c>
 8007a9c:	3c01      	subs	r4, #1
 8007a9e:	00a3      	lsls	r3, r4, #2
 8007aa0:	f100 0514 	add.w	r5, r0, #20
 8007aa4:	f101 0814 	add.w	r8, r1, #20
 8007aa8:	9300      	str	r3, [sp, #0]
 8007aaa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007aae:	9301      	str	r3, [sp, #4]
 8007ab0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007ab4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ab8:	3301      	adds	r3, #1
 8007aba:	429a      	cmp	r2, r3
 8007abc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007ac0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ac4:	d32e      	bcc.n	8007b24 <quorem+0x96>
 8007ac6:	f04f 0a00 	mov.w	sl, #0
 8007aca:	46c4      	mov	ip, r8
 8007acc:	46ae      	mov	lr, r5
 8007ace:	46d3      	mov	fp, sl
 8007ad0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007ad4:	b298      	uxth	r0, r3
 8007ad6:	fb06 a000 	mla	r0, r6, r0, sl
 8007ada:	0c1b      	lsrs	r3, r3, #16
 8007adc:	0c02      	lsrs	r2, r0, #16
 8007ade:	fb06 2303 	mla	r3, r6, r3, r2
 8007ae2:	f8de 2000 	ldr.w	r2, [lr]
 8007ae6:	b280      	uxth	r0, r0
 8007ae8:	b292      	uxth	r2, r2
 8007aea:	1a12      	subs	r2, r2, r0
 8007aec:	445a      	add	r2, fp
 8007aee:	f8de 0000 	ldr.w	r0, [lr]
 8007af2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007afc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007b00:	b292      	uxth	r2, r2
 8007b02:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007b06:	45e1      	cmp	r9, ip
 8007b08:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007b0c:	f84e 2b04 	str.w	r2, [lr], #4
 8007b10:	d2de      	bcs.n	8007ad0 <quorem+0x42>
 8007b12:	9b00      	ldr	r3, [sp, #0]
 8007b14:	58eb      	ldr	r3, [r5, r3]
 8007b16:	b92b      	cbnz	r3, 8007b24 <quorem+0x96>
 8007b18:	9b01      	ldr	r3, [sp, #4]
 8007b1a:	3b04      	subs	r3, #4
 8007b1c:	429d      	cmp	r5, r3
 8007b1e:	461a      	mov	r2, r3
 8007b20:	d32f      	bcc.n	8007b82 <quorem+0xf4>
 8007b22:	613c      	str	r4, [r7, #16]
 8007b24:	4638      	mov	r0, r7
 8007b26:	f001 f96b 	bl	8008e00 <__mcmp>
 8007b2a:	2800      	cmp	r0, #0
 8007b2c:	db25      	blt.n	8007b7a <quorem+0xec>
 8007b2e:	4629      	mov	r1, r5
 8007b30:	2000      	movs	r0, #0
 8007b32:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b36:	f8d1 c000 	ldr.w	ip, [r1]
 8007b3a:	fa1f fe82 	uxth.w	lr, r2
 8007b3e:	fa1f f38c 	uxth.w	r3, ip
 8007b42:	eba3 030e 	sub.w	r3, r3, lr
 8007b46:	4403      	add	r3, r0
 8007b48:	0c12      	lsrs	r2, r2, #16
 8007b4a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007b4e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b58:	45c1      	cmp	r9, r8
 8007b5a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007b5e:	f841 3b04 	str.w	r3, [r1], #4
 8007b62:	d2e6      	bcs.n	8007b32 <quorem+0xa4>
 8007b64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b6c:	b922      	cbnz	r2, 8007b78 <quorem+0xea>
 8007b6e:	3b04      	subs	r3, #4
 8007b70:	429d      	cmp	r5, r3
 8007b72:	461a      	mov	r2, r3
 8007b74:	d30b      	bcc.n	8007b8e <quorem+0x100>
 8007b76:	613c      	str	r4, [r7, #16]
 8007b78:	3601      	adds	r6, #1
 8007b7a:	4630      	mov	r0, r6
 8007b7c:	b003      	add	sp, #12
 8007b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b82:	6812      	ldr	r2, [r2, #0]
 8007b84:	3b04      	subs	r3, #4
 8007b86:	2a00      	cmp	r2, #0
 8007b88:	d1cb      	bne.n	8007b22 <quorem+0x94>
 8007b8a:	3c01      	subs	r4, #1
 8007b8c:	e7c6      	b.n	8007b1c <quorem+0x8e>
 8007b8e:	6812      	ldr	r2, [r2, #0]
 8007b90:	3b04      	subs	r3, #4
 8007b92:	2a00      	cmp	r2, #0
 8007b94:	d1ef      	bne.n	8007b76 <quorem+0xe8>
 8007b96:	3c01      	subs	r4, #1
 8007b98:	e7ea      	b.n	8007b70 <quorem+0xe2>
 8007b9a:	2000      	movs	r0, #0
 8007b9c:	e7ee      	b.n	8007b7c <quorem+0xee>
	...

08007ba0 <_dtoa_r>:
 8007ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba4:	4614      	mov	r4, r2
 8007ba6:	461d      	mov	r5, r3
 8007ba8:	69c7      	ldr	r7, [r0, #28]
 8007baa:	b097      	sub	sp, #92	@ 0x5c
 8007bac:	4683      	mov	fp, r0
 8007bae:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007bb2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007bb4:	b97f      	cbnz	r7, 8007bd6 <_dtoa_r+0x36>
 8007bb6:	2010      	movs	r0, #16
 8007bb8:	f7ff fc00 	bl	80073bc <malloc>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	f8cb 001c 	str.w	r0, [fp, #28]
 8007bc2:	b920      	cbnz	r0, 8007bce <_dtoa_r+0x2e>
 8007bc4:	21ef      	movs	r1, #239	@ 0xef
 8007bc6:	4ba8      	ldr	r3, [pc, #672]	@ (8007e68 <_dtoa_r+0x2c8>)
 8007bc8:	48a8      	ldr	r0, [pc, #672]	@ (8007e6c <_dtoa_r+0x2cc>)
 8007bca:	f001 fab9 	bl	8009140 <__assert_func>
 8007bce:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007bd2:	6007      	str	r7, [r0, #0]
 8007bd4:	60c7      	str	r7, [r0, #12]
 8007bd6:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007bda:	6819      	ldr	r1, [r3, #0]
 8007bdc:	b159      	cbz	r1, 8007bf6 <_dtoa_r+0x56>
 8007bde:	685a      	ldr	r2, [r3, #4]
 8007be0:	2301      	movs	r3, #1
 8007be2:	4093      	lsls	r3, r2
 8007be4:	604a      	str	r2, [r1, #4]
 8007be6:	608b      	str	r3, [r1, #8]
 8007be8:	4658      	mov	r0, fp
 8007bea:	f000 fed1 	bl	8008990 <_Bfree>
 8007bee:	2200      	movs	r2, #0
 8007bf0:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007bf4:	601a      	str	r2, [r3, #0]
 8007bf6:	1e2b      	subs	r3, r5, #0
 8007bf8:	bfaf      	iteee	ge
 8007bfa:	2300      	movge	r3, #0
 8007bfc:	2201      	movlt	r2, #1
 8007bfe:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007c02:	9303      	strlt	r3, [sp, #12]
 8007c04:	bfa8      	it	ge
 8007c06:	6033      	strge	r3, [r6, #0]
 8007c08:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007c0c:	4b98      	ldr	r3, [pc, #608]	@ (8007e70 <_dtoa_r+0x2d0>)
 8007c0e:	bfb8      	it	lt
 8007c10:	6032      	strlt	r2, [r6, #0]
 8007c12:	ea33 0308 	bics.w	r3, r3, r8
 8007c16:	d112      	bne.n	8007c3e <_dtoa_r+0x9e>
 8007c18:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007c1c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007c1e:	6013      	str	r3, [r2, #0]
 8007c20:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007c24:	4323      	orrs	r3, r4
 8007c26:	f000 8550 	beq.w	80086ca <_dtoa_r+0xb2a>
 8007c2a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007c2c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8007e74 <_dtoa_r+0x2d4>
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	f000 8552 	beq.w	80086da <_dtoa_r+0xb3a>
 8007c36:	f10a 0303 	add.w	r3, sl, #3
 8007c3a:	f000 bd4c 	b.w	80086d6 <_dtoa_r+0xb36>
 8007c3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c42:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007c46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	f7f8 feab 	bl	80009a8 <__aeabi_dcmpeq>
 8007c52:	4607      	mov	r7, r0
 8007c54:	b158      	cbz	r0, 8007c6e <_dtoa_r+0xce>
 8007c56:	2301      	movs	r3, #1
 8007c58:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007c5a:	6013      	str	r3, [r2, #0]
 8007c5c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007c5e:	b113      	cbz	r3, 8007c66 <_dtoa_r+0xc6>
 8007c60:	4b85      	ldr	r3, [pc, #532]	@ (8007e78 <_dtoa_r+0x2d8>)
 8007c62:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007c64:	6013      	str	r3, [r2, #0]
 8007c66:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8007e7c <_dtoa_r+0x2dc>
 8007c6a:	f000 bd36 	b.w	80086da <_dtoa_r+0xb3a>
 8007c6e:	ab14      	add	r3, sp, #80	@ 0x50
 8007c70:	9301      	str	r3, [sp, #4]
 8007c72:	ab15      	add	r3, sp, #84	@ 0x54
 8007c74:	9300      	str	r3, [sp, #0]
 8007c76:	4658      	mov	r0, fp
 8007c78:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007c7c:	f001 f970 	bl	8008f60 <__d2b>
 8007c80:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007c84:	4681      	mov	r9, r0
 8007c86:	2e00      	cmp	r6, #0
 8007c88:	d077      	beq.n	8007d7a <_dtoa_r+0x1da>
 8007c8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c90:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007c94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c98:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007c9c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007ca0:	9712      	str	r7, [sp, #72]	@ 0x48
 8007ca2:	4619      	mov	r1, r3
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	4b76      	ldr	r3, [pc, #472]	@ (8007e80 <_dtoa_r+0x2e0>)
 8007ca8:	f7f8 fa5e 	bl	8000168 <__aeabi_dsub>
 8007cac:	a368      	add	r3, pc, #416	@ (adr r3, 8007e50 <_dtoa_r+0x2b0>)
 8007cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb2:	f7f8 fc11 	bl	80004d8 <__aeabi_dmul>
 8007cb6:	a368      	add	r3, pc, #416	@ (adr r3, 8007e58 <_dtoa_r+0x2b8>)
 8007cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cbc:	f7f8 fa56 	bl	800016c <__adddf3>
 8007cc0:	4604      	mov	r4, r0
 8007cc2:	4630      	mov	r0, r6
 8007cc4:	460d      	mov	r5, r1
 8007cc6:	f7f8 fb9d 	bl	8000404 <__aeabi_i2d>
 8007cca:	a365      	add	r3, pc, #404	@ (adr r3, 8007e60 <_dtoa_r+0x2c0>)
 8007ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd0:	f7f8 fc02 	bl	80004d8 <__aeabi_dmul>
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	4620      	mov	r0, r4
 8007cda:	4629      	mov	r1, r5
 8007cdc:	f7f8 fa46 	bl	800016c <__adddf3>
 8007ce0:	4604      	mov	r4, r0
 8007ce2:	460d      	mov	r5, r1
 8007ce4:	f7f8 fea8 	bl	8000a38 <__aeabi_d2iz>
 8007ce8:	2200      	movs	r2, #0
 8007cea:	4607      	mov	r7, r0
 8007cec:	2300      	movs	r3, #0
 8007cee:	4620      	mov	r0, r4
 8007cf0:	4629      	mov	r1, r5
 8007cf2:	f7f8 fe63 	bl	80009bc <__aeabi_dcmplt>
 8007cf6:	b140      	cbz	r0, 8007d0a <_dtoa_r+0x16a>
 8007cf8:	4638      	mov	r0, r7
 8007cfa:	f7f8 fb83 	bl	8000404 <__aeabi_i2d>
 8007cfe:	4622      	mov	r2, r4
 8007d00:	462b      	mov	r3, r5
 8007d02:	f7f8 fe51 	bl	80009a8 <__aeabi_dcmpeq>
 8007d06:	b900      	cbnz	r0, 8007d0a <_dtoa_r+0x16a>
 8007d08:	3f01      	subs	r7, #1
 8007d0a:	2f16      	cmp	r7, #22
 8007d0c:	d853      	bhi.n	8007db6 <_dtoa_r+0x216>
 8007d0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d12:	4b5c      	ldr	r3, [pc, #368]	@ (8007e84 <_dtoa_r+0x2e4>)
 8007d14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1c:	f7f8 fe4e 	bl	80009bc <__aeabi_dcmplt>
 8007d20:	2800      	cmp	r0, #0
 8007d22:	d04a      	beq.n	8007dba <_dtoa_r+0x21a>
 8007d24:	2300      	movs	r3, #0
 8007d26:	3f01      	subs	r7, #1
 8007d28:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007d2a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007d2c:	1b9b      	subs	r3, r3, r6
 8007d2e:	1e5a      	subs	r2, r3, #1
 8007d30:	bf46      	itte	mi
 8007d32:	f1c3 0801 	rsbmi	r8, r3, #1
 8007d36:	2300      	movmi	r3, #0
 8007d38:	f04f 0800 	movpl.w	r8, #0
 8007d3c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d3e:	bf48      	it	mi
 8007d40:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007d42:	2f00      	cmp	r7, #0
 8007d44:	db3b      	blt.n	8007dbe <_dtoa_r+0x21e>
 8007d46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d48:	970e      	str	r7, [sp, #56]	@ 0x38
 8007d4a:	443b      	add	r3, r7
 8007d4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d4e:	2300      	movs	r3, #0
 8007d50:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d52:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d54:	2b09      	cmp	r3, #9
 8007d56:	d866      	bhi.n	8007e26 <_dtoa_r+0x286>
 8007d58:	2b05      	cmp	r3, #5
 8007d5a:	bfc4      	itt	gt
 8007d5c:	3b04      	subgt	r3, #4
 8007d5e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007d60:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d62:	bfc8      	it	gt
 8007d64:	2400      	movgt	r4, #0
 8007d66:	f1a3 0302 	sub.w	r3, r3, #2
 8007d6a:	bfd8      	it	le
 8007d6c:	2401      	movle	r4, #1
 8007d6e:	2b03      	cmp	r3, #3
 8007d70:	d864      	bhi.n	8007e3c <_dtoa_r+0x29c>
 8007d72:	e8df f003 	tbb	[pc, r3]
 8007d76:	382b      	.short	0x382b
 8007d78:	5636      	.short	0x5636
 8007d7a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007d7e:	441e      	add	r6, r3
 8007d80:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007d84:	2b20      	cmp	r3, #32
 8007d86:	bfc1      	itttt	gt
 8007d88:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007d8c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007d90:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007d94:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007d98:	bfd6      	itet	le
 8007d9a:	f1c3 0320 	rsble	r3, r3, #32
 8007d9e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007da2:	fa04 f003 	lslle.w	r0, r4, r3
 8007da6:	f7f8 fb1d 	bl	80003e4 <__aeabi_ui2d>
 8007daa:	2201      	movs	r2, #1
 8007dac:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007db0:	3e01      	subs	r6, #1
 8007db2:	9212      	str	r2, [sp, #72]	@ 0x48
 8007db4:	e775      	b.n	8007ca2 <_dtoa_r+0x102>
 8007db6:	2301      	movs	r3, #1
 8007db8:	e7b6      	b.n	8007d28 <_dtoa_r+0x188>
 8007dba:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007dbc:	e7b5      	b.n	8007d2a <_dtoa_r+0x18a>
 8007dbe:	427b      	negs	r3, r7
 8007dc0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	eba8 0807 	sub.w	r8, r8, r7
 8007dc8:	930e      	str	r3, [sp, #56]	@ 0x38
 8007dca:	e7c2      	b.n	8007d52 <_dtoa_r+0x1b2>
 8007dcc:	2300      	movs	r3, #0
 8007dce:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007dd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	dc35      	bgt.n	8007e42 <_dtoa_r+0x2a2>
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	461a      	mov	r2, r3
 8007dda:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007dde:	9221      	str	r2, [sp, #132]	@ 0x84
 8007de0:	e00b      	b.n	8007dfa <_dtoa_r+0x25a>
 8007de2:	2301      	movs	r3, #1
 8007de4:	e7f3      	b.n	8007dce <_dtoa_r+0x22e>
 8007de6:	2300      	movs	r3, #0
 8007de8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007dea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007dec:	18fb      	adds	r3, r7, r3
 8007dee:	9308      	str	r3, [sp, #32]
 8007df0:	3301      	adds	r3, #1
 8007df2:	2b01      	cmp	r3, #1
 8007df4:	9307      	str	r3, [sp, #28]
 8007df6:	bfb8      	it	lt
 8007df8:	2301      	movlt	r3, #1
 8007dfa:	2100      	movs	r1, #0
 8007dfc:	2204      	movs	r2, #4
 8007dfe:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007e02:	f102 0514 	add.w	r5, r2, #20
 8007e06:	429d      	cmp	r5, r3
 8007e08:	d91f      	bls.n	8007e4a <_dtoa_r+0x2aa>
 8007e0a:	6041      	str	r1, [r0, #4]
 8007e0c:	4658      	mov	r0, fp
 8007e0e:	f000 fd7f 	bl	8008910 <_Balloc>
 8007e12:	4682      	mov	sl, r0
 8007e14:	2800      	cmp	r0, #0
 8007e16:	d139      	bne.n	8007e8c <_dtoa_r+0x2ec>
 8007e18:	4602      	mov	r2, r0
 8007e1a:	f240 11af 	movw	r1, #431	@ 0x1af
 8007e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8007e88 <_dtoa_r+0x2e8>)
 8007e20:	e6d2      	b.n	8007bc8 <_dtoa_r+0x28>
 8007e22:	2301      	movs	r3, #1
 8007e24:	e7e0      	b.n	8007de8 <_dtoa_r+0x248>
 8007e26:	2401      	movs	r4, #1
 8007e28:	2300      	movs	r3, #0
 8007e2a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007e2c:	9320      	str	r3, [sp, #128]	@ 0x80
 8007e2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007e32:	2200      	movs	r2, #0
 8007e34:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007e38:	2312      	movs	r3, #18
 8007e3a:	e7d0      	b.n	8007dde <_dtoa_r+0x23e>
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e40:	e7f5      	b.n	8007e2e <_dtoa_r+0x28e>
 8007e42:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e44:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007e48:	e7d7      	b.n	8007dfa <_dtoa_r+0x25a>
 8007e4a:	3101      	adds	r1, #1
 8007e4c:	0052      	lsls	r2, r2, #1
 8007e4e:	e7d8      	b.n	8007e02 <_dtoa_r+0x262>
 8007e50:	636f4361 	.word	0x636f4361
 8007e54:	3fd287a7 	.word	0x3fd287a7
 8007e58:	8b60c8b3 	.word	0x8b60c8b3
 8007e5c:	3fc68a28 	.word	0x3fc68a28
 8007e60:	509f79fb 	.word	0x509f79fb
 8007e64:	3fd34413 	.word	0x3fd34413
 8007e68:	08009811 	.word	0x08009811
 8007e6c:	08009828 	.word	0x08009828
 8007e70:	7ff00000 	.word	0x7ff00000
 8007e74:	0800980d 	.word	0x0800980d
 8007e78:	080097e1 	.word	0x080097e1
 8007e7c:	080097e0 	.word	0x080097e0
 8007e80:	3ff80000 	.word	0x3ff80000
 8007e84:	08009920 	.word	0x08009920
 8007e88:	08009880 	.word	0x08009880
 8007e8c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e90:	6018      	str	r0, [r3, #0]
 8007e92:	9b07      	ldr	r3, [sp, #28]
 8007e94:	2b0e      	cmp	r3, #14
 8007e96:	f200 80a4 	bhi.w	8007fe2 <_dtoa_r+0x442>
 8007e9a:	2c00      	cmp	r4, #0
 8007e9c:	f000 80a1 	beq.w	8007fe2 <_dtoa_r+0x442>
 8007ea0:	2f00      	cmp	r7, #0
 8007ea2:	dd33      	ble.n	8007f0c <_dtoa_r+0x36c>
 8007ea4:	4b86      	ldr	r3, [pc, #536]	@ (80080c0 <_dtoa_r+0x520>)
 8007ea6:	f007 020f 	and.w	r2, r7, #15
 8007eaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007eae:	05f8      	lsls	r0, r7, #23
 8007eb0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007eb4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007eb8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007ebc:	d516      	bpl.n	8007eec <_dtoa_r+0x34c>
 8007ebe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007ec2:	4b80      	ldr	r3, [pc, #512]	@ (80080c4 <_dtoa_r+0x524>)
 8007ec4:	2603      	movs	r6, #3
 8007ec6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007eca:	f7f8 fc2f 	bl	800072c <__aeabi_ddiv>
 8007ece:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ed2:	f004 040f 	and.w	r4, r4, #15
 8007ed6:	4d7b      	ldr	r5, [pc, #492]	@ (80080c4 <_dtoa_r+0x524>)
 8007ed8:	b954      	cbnz	r4, 8007ef0 <_dtoa_r+0x350>
 8007eda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ede:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ee2:	f7f8 fc23 	bl	800072c <__aeabi_ddiv>
 8007ee6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007eea:	e028      	b.n	8007f3e <_dtoa_r+0x39e>
 8007eec:	2602      	movs	r6, #2
 8007eee:	e7f2      	b.n	8007ed6 <_dtoa_r+0x336>
 8007ef0:	07e1      	lsls	r1, r4, #31
 8007ef2:	d508      	bpl.n	8007f06 <_dtoa_r+0x366>
 8007ef4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ef8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007efc:	f7f8 faec 	bl	80004d8 <__aeabi_dmul>
 8007f00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f04:	3601      	adds	r6, #1
 8007f06:	1064      	asrs	r4, r4, #1
 8007f08:	3508      	adds	r5, #8
 8007f0a:	e7e5      	b.n	8007ed8 <_dtoa_r+0x338>
 8007f0c:	f000 80d2 	beq.w	80080b4 <_dtoa_r+0x514>
 8007f10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f14:	427c      	negs	r4, r7
 8007f16:	4b6a      	ldr	r3, [pc, #424]	@ (80080c0 <_dtoa_r+0x520>)
 8007f18:	f004 020f 	and.w	r2, r4, #15
 8007f1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f24:	f7f8 fad8 	bl	80004d8 <__aeabi_dmul>
 8007f28:	2602      	movs	r6, #2
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f30:	4d64      	ldr	r5, [pc, #400]	@ (80080c4 <_dtoa_r+0x524>)
 8007f32:	1124      	asrs	r4, r4, #4
 8007f34:	2c00      	cmp	r4, #0
 8007f36:	f040 80b2 	bne.w	800809e <_dtoa_r+0x4fe>
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d1d3      	bne.n	8007ee6 <_dtoa_r+0x346>
 8007f3e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007f42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	f000 80b7 	beq.w	80080b8 <_dtoa_r+0x518>
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	4629      	mov	r1, r5
 8007f50:	4b5d      	ldr	r3, [pc, #372]	@ (80080c8 <_dtoa_r+0x528>)
 8007f52:	f7f8 fd33 	bl	80009bc <__aeabi_dcmplt>
 8007f56:	2800      	cmp	r0, #0
 8007f58:	f000 80ae 	beq.w	80080b8 <_dtoa_r+0x518>
 8007f5c:	9b07      	ldr	r3, [sp, #28]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	f000 80aa 	beq.w	80080b8 <_dtoa_r+0x518>
 8007f64:	9b08      	ldr	r3, [sp, #32]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	dd37      	ble.n	8007fda <_dtoa_r+0x43a>
 8007f6a:	1e7b      	subs	r3, r7, #1
 8007f6c:	4620      	mov	r0, r4
 8007f6e:	9304      	str	r3, [sp, #16]
 8007f70:	2200      	movs	r2, #0
 8007f72:	4629      	mov	r1, r5
 8007f74:	4b55      	ldr	r3, [pc, #340]	@ (80080cc <_dtoa_r+0x52c>)
 8007f76:	f7f8 faaf 	bl	80004d8 <__aeabi_dmul>
 8007f7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f7e:	9c08      	ldr	r4, [sp, #32]
 8007f80:	3601      	adds	r6, #1
 8007f82:	4630      	mov	r0, r6
 8007f84:	f7f8 fa3e 	bl	8000404 <__aeabi_i2d>
 8007f88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f8c:	f7f8 faa4 	bl	80004d8 <__aeabi_dmul>
 8007f90:	2200      	movs	r2, #0
 8007f92:	4b4f      	ldr	r3, [pc, #316]	@ (80080d0 <_dtoa_r+0x530>)
 8007f94:	f7f8 f8ea 	bl	800016c <__adddf3>
 8007f98:	4605      	mov	r5, r0
 8007f9a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007f9e:	2c00      	cmp	r4, #0
 8007fa0:	f040 809a 	bne.w	80080d8 <_dtoa_r+0x538>
 8007fa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	4b4a      	ldr	r3, [pc, #296]	@ (80080d4 <_dtoa_r+0x534>)
 8007fac:	f7f8 f8dc 	bl	8000168 <__aeabi_dsub>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007fb8:	462a      	mov	r2, r5
 8007fba:	4633      	mov	r3, r6
 8007fbc:	f7f8 fd1c 	bl	80009f8 <__aeabi_dcmpgt>
 8007fc0:	2800      	cmp	r0, #0
 8007fc2:	f040 828e 	bne.w	80084e2 <_dtoa_r+0x942>
 8007fc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fca:	462a      	mov	r2, r5
 8007fcc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007fd0:	f7f8 fcf4 	bl	80009bc <__aeabi_dcmplt>
 8007fd4:	2800      	cmp	r0, #0
 8007fd6:	f040 8127 	bne.w	8008228 <_dtoa_r+0x688>
 8007fda:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007fde:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007fe2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	f2c0 8163 	blt.w	80082b0 <_dtoa_r+0x710>
 8007fea:	2f0e      	cmp	r7, #14
 8007fec:	f300 8160 	bgt.w	80082b0 <_dtoa_r+0x710>
 8007ff0:	4b33      	ldr	r3, [pc, #204]	@ (80080c0 <_dtoa_r+0x520>)
 8007ff2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007ff6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007ffa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007ffe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008000:	2b00      	cmp	r3, #0
 8008002:	da03      	bge.n	800800c <_dtoa_r+0x46c>
 8008004:	9b07      	ldr	r3, [sp, #28]
 8008006:	2b00      	cmp	r3, #0
 8008008:	f340 8100 	ble.w	800820c <_dtoa_r+0x66c>
 800800c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008010:	4656      	mov	r6, sl
 8008012:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008016:	4620      	mov	r0, r4
 8008018:	4629      	mov	r1, r5
 800801a:	f7f8 fb87 	bl	800072c <__aeabi_ddiv>
 800801e:	f7f8 fd0b 	bl	8000a38 <__aeabi_d2iz>
 8008022:	4680      	mov	r8, r0
 8008024:	f7f8 f9ee 	bl	8000404 <__aeabi_i2d>
 8008028:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800802c:	f7f8 fa54 	bl	80004d8 <__aeabi_dmul>
 8008030:	4602      	mov	r2, r0
 8008032:	460b      	mov	r3, r1
 8008034:	4620      	mov	r0, r4
 8008036:	4629      	mov	r1, r5
 8008038:	f7f8 f896 	bl	8000168 <__aeabi_dsub>
 800803c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008040:	9d07      	ldr	r5, [sp, #28]
 8008042:	f806 4b01 	strb.w	r4, [r6], #1
 8008046:	eba6 040a 	sub.w	r4, r6, sl
 800804a:	42a5      	cmp	r5, r4
 800804c:	4602      	mov	r2, r0
 800804e:	460b      	mov	r3, r1
 8008050:	f040 8116 	bne.w	8008280 <_dtoa_r+0x6e0>
 8008054:	f7f8 f88a 	bl	800016c <__adddf3>
 8008058:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800805c:	4604      	mov	r4, r0
 800805e:	460d      	mov	r5, r1
 8008060:	f7f8 fcca 	bl	80009f8 <__aeabi_dcmpgt>
 8008064:	2800      	cmp	r0, #0
 8008066:	f040 80f8 	bne.w	800825a <_dtoa_r+0x6ba>
 800806a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800806e:	4620      	mov	r0, r4
 8008070:	4629      	mov	r1, r5
 8008072:	f7f8 fc99 	bl	80009a8 <__aeabi_dcmpeq>
 8008076:	b118      	cbz	r0, 8008080 <_dtoa_r+0x4e0>
 8008078:	f018 0f01 	tst.w	r8, #1
 800807c:	f040 80ed 	bne.w	800825a <_dtoa_r+0x6ba>
 8008080:	4649      	mov	r1, r9
 8008082:	4658      	mov	r0, fp
 8008084:	f000 fc84 	bl	8008990 <_Bfree>
 8008088:	2300      	movs	r3, #0
 800808a:	7033      	strb	r3, [r6, #0]
 800808c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800808e:	3701      	adds	r7, #1
 8008090:	601f      	str	r7, [r3, #0]
 8008092:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008094:	2b00      	cmp	r3, #0
 8008096:	f000 8320 	beq.w	80086da <_dtoa_r+0xb3a>
 800809a:	601e      	str	r6, [r3, #0]
 800809c:	e31d      	b.n	80086da <_dtoa_r+0xb3a>
 800809e:	07e2      	lsls	r2, r4, #31
 80080a0:	d505      	bpl.n	80080ae <_dtoa_r+0x50e>
 80080a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80080a6:	f7f8 fa17 	bl	80004d8 <__aeabi_dmul>
 80080aa:	2301      	movs	r3, #1
 80080ac:	3601      	adds	r6, #1
 80080ae:	1064      	asrs	r4, r4, #1
 80080b0:	3508      	adds	r5, #8
 80080b2:	e73f      	b.n	8007f34 <_dtoa_r+0x394>
 80080b4:	2602      	movs	r6, #2
 80080b6:	e742      	b.n	8007f3e <_dtoa_r+0x39e>
 80080b8:	9c07      	ldr	r4, [sp, #28]
 80080ba:	9704      	str	r7, [sp, #16]
 80080bc:	e761      	b.n	8007f82 <_dtoa_r+0x3e2>
 80080be:	bf00      	nop
 80080c0:	08009920 	.word	0x08009920
 80080c4:	080098f8 	.word	0x080098f8
 80080c8:	3ff00000 	.word	0x3ff00000
 80080cc:	40240000 	.word	0x40240000
 80080d0:	401c0000 	.word	0x401c0000
 80080d4:	40140000 	.word	0x40140000
 80080d8:	4b70      	ldr	r3, [pc, #448]	@ (800829c <_dtoa_r+0x6fc>)
 80080da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80080dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80080e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80080e4:	4454      	add	r4, sl
 80080e6:	2900      	cmp	r1, #0
 80080e8:	d045      	beq.n	8008176 <_dtoa_r+0x5d6>
 80080ea:	2000      	movs	r0, #0
 80080ec:	496c      	ldr	r1, [pc, #432]	@ (80082a0 <_dtoa_r+0x700>)
 80080ee:	f7f8 fb1d 	bl	800072c <__aeabi_ddiv>
 80080f2:	4633      	mov	r3, r6
 80080f4:	462a      	mov	r2, r5
 80080f6:	f7f8 f837 	bl	8000168 <__aeabi_dsub>
 80080fa:	4656      	mov	r6, sl
 80080fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008100:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008104:	f7f8 fc98 	bl	8000a38 <__aeabi_d2iz>
 8008108:	4605      	mov	r5, r0
 800810a:	f7f8 f97b 	bl	8000404 <__aeabi_i2d>
 800810e:	4602      	mov	r2, r0
 8008110:	460b      	mov	r3, r1
 8008112:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008116:	f7f8 f827 	bl	8000168 <__aeabi_dsub>
 800811a:	4602      	mov	r2, r0
 800811c:	460b      	mov	r3, r1
 800811e:	3530      	adds	r5, #48	@ 0x30
 8008120:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008124:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008128:	f806 5b01 	strb.w	r5, [r6], #1
 800812c:	f7f8 fc46 	bl	80009bc <__aeabi_dcmplt>
 8008130:	2800      	cmp	r0, #0
 8008132:	d163      	bne.n	80081fc <_dtoa_r+0x65c>
 8008134:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008138:	2000      	movs	r0, #0
 800813a:	495a      	ldr	r1, [pc, #360]	@ (80082a4 <_dtoa_r+0x704>)
 800813c:	f7f8 f814 	bl	8000168 <__aeabi_dsub>
 8008140:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008144:	f7f8 fc3a 	bl	80009bc <__aeabi_dcmplt>
 8008148:	2800      	cmp	r0, #0
 800814a:	f040 8087 	bne.w	800825c <_dtoa_r+0x6bc>
 800814e:	42a6      	cmp	r6, r4
 8008150:	f43f af43 	beq.w	8007fda <_dtoa_r+0x43a>
 8008154:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008158:	2200      	movs	r2, #0
 800815a:	4b53      	ldr	r3, [pc, #332]	@ (80082a8 <_dtoa_r+0x708>)
 800815c:	f7f8 f9bc 	bl	80004d8 <__aeabi_dmul>
 8008160:	2200      	movs	r2, #0
 8008162:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008166:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800816a:	4b4f      	ldr	r3, [pc, #316]	@ (80082a8 <_dtoa_r+0x708>)
 800816c:	f7f8 f9b4 	bl	80004d8 <__aeabi_dmul>
 8008170:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008174:	e7c4      	b.n	8008100 <_dtoa_r+0x560>
 8008176:	4631      	mov	r1, r6
 8008178:	4628      	mov	r0, r5
 800817a:	f7f8 f9ad 	bl	80004d8 <__aeabi_dmul>
 800817e:	4656      	mov	r6, sl
 8008180:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008184:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008186:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800818a:	f7f8 fc55 	bl	8000a38 <__aeabi_d2iz>
 800818e:	4605      	mov	r5, r0
 8008190:	f7f8 f938 	bl	8000404 <__aeabi_i2d>
 8008194:	4602      	mov	r2, r0
 8008196:	460b      	mov	r3, r1
 8008198:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800819c:	f7f7 ffe4 	bl	8000168 <__aeabi_dsub>
 80081a0:	4602      	mov	r2, r0
 80081a2:	460b      	mov	r3, r1
 80081a4:	3530      	adds	r5, #48	@ 0x30
 80081a6:	f806 5b01 	strb.w	r5, [r6], #1
 80081aa:	42a6      	cmp	r6, r4
 80081ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80081b0:	f04f 0200 	mov.w	r2, #0
 80081b4:	d124      	bne.n	8008200 <_dtoa_r+0x660>
 80081b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80081ba:	4b39      	ldr	r3, [pc, #228]	@ (80082a0 <_dtoa_r+0x700>)
 80081bc:	f7f7 ffd6 	bl	800016c <__adddf3>
 80081c0:	4602      	mov	r2, r0
 80081c2:	460b      	mov	r3, r1
 80081c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081c8:	f7f8 fc16 	bl	80009f8 <__aeabi_dcmpgt>
 80081cc:	2800      	cmp	r0, #0
 80081ce:	d145      	bne.n	800825c <_dtoa_r+0x6bc>
 80081d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80081d4:	2000      	movs	r0, #0
 80081d6:	4932      	ldr	r1, [pc, #200]	@ (80082a0 <_dtoa_r+0x700>)
 80081d8:	f7f7 ffc6 	bl	8000168 <__aeabi_dsub>
 80081dc:	4602      	mov	r2, r0
 80081de:	460b      	mov	r3, r1
 80081e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081e4:	f7f8 fbea 	bl	80009bc <__aeabi_dcmplt>
 80081e8:	2800      	cmp	r0, #0
 80081ea:	f43f aef6 	beq.w	8007fda <_dtoa_r+0x43a>
 80081ee:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80081f0:	1e73      	subs	r3, r6, #1
 80081f2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80081f4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80081f8:	2b30      	cmp	r3, #48	@ 0x30
 80081fa:	d0f8      	beq.n	80081ee <_dtoa_r+0x64e>
 80081fc:	9f04      	ldr	r7, [sp, #16]
 80081fe:	e73f      	b.n	8008080 <_dtoa_r+0x4e0>
 8008200:	4b29      	ldr	r3, [pc, #164]	@ (80082a8 <_dtoa_r+0x708>)
 8008202:	f7f8 f969 	bl	80004d8 <__aeabi_dmul>
 8008206:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800820a:	e7bc      	b.n	8008186 <_dtoa_r+0x5e6>
 800820c:	d10c      	bne.n	8008228 <_dtoa_r+0x688>
 800820e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008212:	2200      	movs	r2, #0
 8008214:	4b25      	ldr	r3, [pc, #148]	@ (80082ac <_dtoa_r+0x70c>)
 8008216:	f7f8 f95f 	bl	80004d8 <__aeabi_dmul>
 800821a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800821e:	f7f8 fbe1 	bl	80009e4 <__aeabi_dcmpge>
 8008222:	2800      	cmp	r0, #0
 8008224:	f000 815b 	beq.w	80084de <_dtoa_r+0x93e>
 8008228:	2400      	movs	r4, #0
 800822a:	4625      	mov	r5, r4
 800822c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800822e:	4656      	mov	r6, sl
 8008230:	43db      	mvns	r3, r3
 8008232:	9304      	str	r3, [sp, #16]
 8008234:	2700      	movs	r7, #0
 8008236:	4621      	mov	r1, r4
 8008238:	4658      	mov	r0, fp
 800823a:	f000 fba9 	bl	8008990 <_Bfree>
 800823e:	2d00      	cmp	r5, #0
 8008240:	d0dc      	beq.n	80081fc <_dtoa_r+0x65c>
 8008242:	b12f      	cbz	r7, 8008250 <_dtoa_r+0x6b0>
 8008244:	42af      	cmp	r7, r5
 8008246:	d003      	beq.n	8008250 <_dtoa_r+0x6b0>
 8008248:	4639      	mov	r1, r7
 800824a:	4658      	mov	r0, fp
 800824c:	f000 fba0 	bl	8008990 <_Bfree>
 8008250:	4629      	mov	r1, r5
 8008252:	4658      	mov	r0, fp
 8008254:	f000 fb9c 	bl	8008990 <_Bfree>
 8008258:	e7d0      	b.n	80081fc <_dtoa_r+0x65c>
 800825a:	9704      	str	r7, [sp, #16]
 800825c:	4633      	mov	r3, r6
 800825e:	461e      	mov	r6, r3
 8008260:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008264:	2a39      	cmp	r2, #57	@ 0x39
 8008266:	d107      	bne.n	8008278 <_dtoa_r+0x6d8>
 8008268:	459a      	cmp	sl, r3
 800826a:	d1f8      	bne.n	800825e <_dtoa_r+0x6be>
 800826c:	9a04      	ldr	r2, [sp, #16]
 800826e:	3201      	adds	r2, #1
 8008270:	9204      	str	r2, [sp, #16]
 8008272:	2230      	movs	r2, #48	@ 0x30
 8008274:	f88a 2000 	strb.w	r2, [sl]
 8008278:	781a      	ldrb	r2, [r3, #0]
 800827a:	3201      	adds	r2, #1
 800827c:	701a      	strb	r2, [r3, #0]
 800827e:	e7bd      	b.n	80081fc <_dtoa_r+0x65c>
 8008280:	2200      	movs	r2, #0
 8008282:	4b09      	ldr	r3, [pc, #36]	@ (80082a8 <_dtoa_r+0x708>)
 8008284:	f7f8 f928 	bl	80004d8 <__aeabi_dmul>
 8008288:	2200      	movs	r2, #0
 800828a:	2300      	movs	r3, #0
 800828c:	4604      	mov	r4, r0
 800828e:	460d      	mov	r5, r1
 8008290:	f7f8 fb8a 	bl	80009a8 <__aeabi_dcmpeq>
 8008294:	2800      	cmp	r0, #0
 8008296:	f43f aebc 	beq.w	8008012 <_dtoa_r+0x472>
 800829a:	e6f1      	b.n	8008080 <_dtoa_r+0x4e0>
 800829c:	08009920 	.word	0x08009920
 80082a0:	3fe00000 	.word	0x3fe00000
 80082a4:	3ff00000 	.word	0x3ff00000
 80082a8:	40240000 	.word	0x40240000
 80082ac:	40140000 	.word	0x40140000
 80082b0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80082b2:	2a00      	cmp	r2, #0
 80082b4:	f000 80db 	beq.w	800846e <_dtoa_r+0x8ce>
 80082b8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80082ba:	2a01      	cmp	r2, #1
 80082bc:	f300 80bf 	bgt.w	800843e <_dtoa_r+0x89e>
 80082c0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80082c2:	2a00      	cmp	r2, #0
 80082c4:	f000 80b7 	beq.w	8008436 <_dtoa_r+0x896>
 80082c8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80082cc:	4646      	mov	r6, r8
 80082ce:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80082d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082d2:	2101      	movs	r1, #1
 80082d4:	441a      	add	r2, r3
 80082d6:	4658      	mov	r0, fp
 80082d8:	4498      	add	r8, r3
 80082da:	9209      	str	r2, [sp, #36]	@ 0x24
 80082dc:	f000 fc0c 	bl	8008af8 <__i2b>
 80082e0:	4605      	mov	r5, r0
 80082e2:	b15e      	cbz	r6, 80082fc <_dtoa_r+0x75c>
 80082e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	dd08      	ble.n	80082fc <_dtoa_r+0x75c>
 80082ea:	42b3      	cmp	r3, r6
 80082ec:	bfa8      	it	ge
 80082ee:	4633      	movge	r3, r6
 80082f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082f2:	eba8 0803 	sub.w	r8, r8, r3
 80082f6:	1af6      	subs	r6, r6, r3
 80082f8:	1ad3      	subs	r3, r2, r3
 80082fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80082fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082fe:	b1f3      	cbz	r3, 800833e <_dtoa_r+0x79e>
 8008300:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008302:	2b00      	cmp	r3, #0
 8008304:	f000 80b7 	beq.w	8008476 <_dtoa_r+0x8d6>
 8008308:	b18c      	cbz	r4, 800832e <_dtoa_r+0x78e>
 800830a:	4629      	mov	r1, r5
 800830c:	4622      	mov	r2, r4
 800830e:	4658      	mov	r0, fp
 8008310:	f000 fcb0 	bl	8008c74 <__pow5mult>
 8008314:	464a      	mov	r2, r9
 8008316:	4601      	mov	r1, r0
 8008318:	4605      	mov	r5, r0
 800831a:	4658      	mov	r0, fp
 800831c:	f000 fc02 	bl	8008b24 <__multiply>
 8008320:	4649      	mov	r1, r9
 8008322:	9004      	str	r0, [sp, #16]
 8008324:	4658      	mov	r0, fp
 8008326:	f000 fb33 	bl	8008990 <_Bfree>
 800832a:	9b04      	ldr	r3, [sp, #16]
 800832c:	4699      	mov	r9, r3
 800832e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008330:	1b1a      	subs	r2, r3, r4
 8008332:	d004      	beq.n	800833e <_dtoa_r+0x79e>
 8008334:	4649      	mov	r1, r9
 8008336:	4658      	mov	r0, fp
 8008338:	f000 fc9c 	bl	8008c74 <__pow5mult>
 800833c:	4681      	mov	r9, r0
 800833e:	2101      	movs	r1, #1
 8008340:	4658      	mov	r0, fp
 8008342:	f000 fbd9 	bl	8008af8 <__i2b>
 8008346:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008348:	4604      	mov	r4, r0
 800834a:	2b00      	cmp	r3, #0
 800834c:	f000 81c9 	beq.w	80086e2 <_dtoa_r+0xb42>
 8008350:	461a      	mov	r2, r3
 8008352:	4601      	mov	r1, r0
 8008354:	4658      	mov	r0, fp
 8008356:	f000 fc8d 	bl	8008c74 <__pow5mult>
 800835a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800835c:	4604      	mov	r4, r0
 800835e:	2b01      	cmp	r3, #1
 8008360:	f300 808f 	bgt.w	8008482 <_dtoa_r+0x8e2>
 8008364:	9b02      	ldr	r3, [sp, #8]
 8008366:	2b00      	cmp	r3, #0
 8008368:	f040 8087 	bne.w	800847a <_dtoa_r+0x8da>
 800836c:	9b03      	ldr	r3, [sp, #12]
 800836e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008372:	2b00      	cmp	r3, #0
 8008374:	f040 8083 	bne.w	800847e <_dtoa_r+0x8de>
 8008378:	9b03      	ldr	r3, [sp, #12]
 800837a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800837e:	0d1b      	lsrs	r3, r3, #20
 8008380:	051b      	lsls	r3, r3, #20
 8008382:	b12b      	cbz	r3, 8008390 <_dtoa_r+0x7f0>
 8008384:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008386:	f108 0801 	add.w	r8, r8, #1
 800838a:	3301      	adds	r3, #1
 800838c:	9309      	str	r3, [sp, #36]	@ 0x24
 800838e:	2301      	movs	r3, #1
 8008390:	930a      	str	r3, [sp, #40]	@ 0x28
 8008392:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008394:	2b00      	cmp	r3, #0
 8008396:	f000 81aa 	beq.w	80086ee <_dtoa_r+0xb4e>
 800839a:	6923      	ldr	r3, [r4, #16]
 800839c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80083a0:	6918      	ldr	r0, [r3, #16]
 80083a2:	f000 fb5d 	bl	8008a60 <__hi0bits>
 80083a6:	f1c0 0020 	rsb	r0, r0, #32
 80083aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ac:	4418      	add	r0, r3
 80083ae:	f010 001f 	ands.w	r0, r0, #31
 80083b2:	d071      	beq.n	8008498 <_dtoa_r+0x8f8>
 80083b4:	f1c0 0320 	rsb	r3, r0, #32
 80083b8:	2b04      	cmp	r3, #4
 80083ba:	dd65      	ble.n	8008488 <_dtoa_r+0x8e8>
 80083bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083be:	f1c0 001c 	rsb	r0, r0, #28
 80083c2:	4403      	add	r3, r0
 80083c4:	4480      	add	r8, r0
 80083c6:	4406      	add	r6, r0
 80083c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80083ca:	f1b8 0f00 	cmp.w	r8, #0
 80083ce:	dd05      	ble.n	80083dc <_dtoa_r+0x83c>
 80083d0:	4649      	mov	r1, r9
 80083d2:	4642      	mov	r2, r8
 80083d4:	4658      	mov	r0, fp
 80083d6:	f000 fca7 	bl	8008d28 <__lshift>
 80083da:	4681      	mov	r9, r0
 80083dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083de:	2b00      	cmp	r3, #0
 80083e0:	dd05      	ble.n	80083ee <_dtoa_r+0x84e>
 80083e2:	4621      	mov	r1, r4
 80083e4:	461a      	mov	r2, r3
 80083e6:	4658      	mov	r0, fp
 80083e8:	f000 fc9e 	bl	8008d28 <__lshift>
 80083ec:	4604      	mov	r4, r0
 80083ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d053      	beq.n	800849c <_dtoa_r+0x8fc>
 80083f4:	4621      	mov	r1, r4
 80083f6:	4648      	mov	r0, r9
 80083f8:	f000 fd02 	bl	8008e00 <__mcmp>
 80083fc:	2800      	cmp	r0, #0
 80083fe:	da4d      	bge.n	800849c <_dtoa_r+0x8fc>
 8008400:	1e7b      	subs	r3, r7, #1
 8008402:	4649      	mov	r1, r9
 8008404:	9304      	str	r3, [sp, #16]
 8008406:	220a      	movs	r2, #10
 8008408:	2300      	movs	r3, #0
 800840a:	4658      	mov	r0, fp
 800840c:	f000 fae2 	bl	80089d4 <__multadd>
 8008410:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008412:	4681      	mov	r9, r0
 8008414:	2b00      	cmp	r3, #0
 8008416:	f000 816c 	beq.w	80086f2 <_dtoa_r+0xb52>
 800841a:	2300      	movs	r3, #0
 800841c:	4629      	mov	r1, r5
 800841e:	220a      	movs	r2, #10
 8008420:	4658      	mov	r0, fp
 8008422:	f000 fad7 	bl	80089d4 <__multadd>
 8008426:	9b08      	ldr	r3, [sp, #32]
 8008428:	4605      	mov	r5, r0
 800842a:	2b00      	cmp	r3, #0
 800842c:	dc61      	bgt.n	80084f2 <_dtoa_r+0x952>
 800842e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008430:	2b02      	cmp	r3, #2
 8008432:	dc3b      	bgt.n	80084ac <_dtoa_r+0x90c>
 8008434:	e05d      	b.n	80084f2 <_dtoa_r+0x952>
 8008436:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008438:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800843c:	e746      	b.n	80082cc <_dtoa_r+0x72c>
 800843e:	9b07      	ldr	r3, [sp, #28]
 8008440:	1e5c      	subs	r4, r3, #1
 8008442:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008444:	42a3      	cmp	r3, r4
 8008446:	bfbf      	itttt	lt
 8008448:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800844a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800844c:	1ae3      	sublt	r3, r4, r3
 800844e:	18d2      	addlt	r2, r2, r3
 8008450:	bfa8      	it	ge
 8008452:	1b1c      	subge	r4, r3, r4
 8008454:	9b07      	ldr	r3, [sp, #28]
 8008456:	bfbe      	ittt	lt
 8008458:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800845a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800845c:	2400      	movlt	r4, #0
 800845e:	2b00      	cmp	r3, #0
 8008460:	bfb5      	itete	lt
 8008462:	eba8 0603 	sublt.w	r6, r8, r3
 8008466:	4646      	movge	r6, r8
 8008468:	2300      	movlt	r3, #0
 800846a:	9b07      	ldrge	r3, [sp, #28]
 800846c:	e730      	b.n	80082d0 <_dtoa_r+0x730>
 800846e:	4646      	mov	r6, r8
 8008470:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008472:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008474:	e735      	b.n	80082e2 <_dtoa_r+0x742>
 8008476:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008478:	e75c      	b.n	8008334 <_dtoa_r+0x794>
 800847a:	2300      	movs	r3, #0
 800847c:	e788      	b.n	8008390 <_dtoa_r+0x7f0>
 800847e:	9b02      	ldr	r3, [sp, #8]
 8008480:	e786      	b.n	8008390 <_dtoa_r+0x7f0>
 8008482:	2300      	movs	r3, #0
 8008484:	930a      	str	r3, [sp, #40]	@ 0x28
 8008486:	e788      	b.n	800839a <_dtoa_r+0x7fa>
 8008488:	d09f      	beq.n	80083ca <_dtoa_r+0x82a>
 800848a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800848c:	331c      	adds	r3, #28
 800848e:	441a      	add	r2, r3
 8008490:	4498      	add	r8, r3
 8008492:	441e      	add	r6, r3
 8008494:	9209      	str	r2, [sp, #36]	@ 0x24
 8008496:	e798      	b.n	80083ca <_dtoa_r+0x82a>
 8008498:	4603      	mov	r3, r0
 800849a:	e7f6      	b.n	800848a <_dtoa_r+0x8ea>
 800849c:	9b07      	ldr	r3, [sp, #28]
 800849e:	9704      	str	r7, [sp, #16]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	dc20      	bgt.n	80084e6 <_dtoa_r+0x946>
 80084a4:	9308      	str	r3, [sp, #32]
 80084a6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80084a8:	2b02      	cmp	r3, #2
 80084aa:	dd1e      	ble.n	80084ea <_dtoa_r+0x94a>
 80084ac:	9b08      	ldr	r3, [sp, #32]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	f47f aebc 	bne.w	800822c <_dtoa_r+0x68c>
 80084b4:	4621      	mov	r1, r4
 80084b6:	2205      	movs	r2, #5
 80084b8:	4658      	mov	r0, fp
 80084ba:	f000 fa8b 	bl	80089d4 <__multadd>
 80084be:	4601      	mov	r1, r0
 80084c0:	4604      	mov	r4, r0
 80084c2:	4648      	mov	r0, r9
 80084c4:	f000 fc9c 	bl	8008e00 <__mcmp>
 80084c8:	2800      	cmp	r0, #0
 80084ca:	f77f aeaf 	ble.w	800822c <_dtoa_r+0x68c>
 80084ce:	2331      	movs	r3, #49	@ 0x31
 80084d0:	4656      	mov	r6, sl
 80084d2:	f806 3b01 	strb.w	r3, [r6], #1
 80084d6:	9b04      	ldr	r3, [sp, #16]
 80084d8:	3301      	adds	r3, #1
 80084da:	9304      	str	r3, [sp, #16]
 80084dc:	e6aa      	b.n	8008234 <_dtoa_r+0x694>
 80084de:	9c07      	ldr	r4, [sp, #28]
 80084e0:	9704      	str	r7, [sp, #16]
 80084e2:	4625      	mov	r5, r4
 80084e4:	e7f3      	b.n	80084ce <_dtoa_r+0x92e>
 80084e6:	9b07      	ldr	r3, [sp, #28]
 80084e8:	9308      	str	r3, [sp, #32]
 80084ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f000 8104 	beq.w	80086fa <_dtoa_r+0xb5a>
 80084f2:	2e00      	cmp	r6, #0
 80084f4:	dd05      	ble.n	8008502 <_dtoa_r+0x962>
 80084f6:	4629      	mov	r1, r5
 80084f8:	4632      	mov	r2, r6
 80084fa:	4658      	mov	r0, fp
 80084fc:	f000 fc14 	bl	8008d28 <__lshift>
 8008500:	4605      	mov	r5, r0
 8008502:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008504:	2b00      	cmp	r3, #0
 8008506:	d05a      	beq.n	80085be <_dtoa_r+0xa1e>
 8008508:	4658      	mov	r0, fp
 800850a:	6869      	ldr	r1, [r5, #4]
 800850c:	f000 fa00 	bl	8008910 <_Balloc>
 8008510:	4606      	mov	r6, r0
 8008512:	b928      	cbnz	r0, 8008520 <_dtoa_r+0x980>
 8008514:	4602      	mov	r2, r0
 8008516:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800851a:	4b83      	ldr	r3, [pc, #524]	@ (8008728 <_dtoa_r+0xb88>)
 800851c:	f7ff bb54 	b.w	8007bc8 <_dtoa_r+0x28>
 8008520:	692a      	ldr	r2, [r5, #16]
 8008522:	f105 010c 	add.w	r1, r5, #12
 8008526:	3202      	adds	r2, #2
 8008528:	0092      	lsls	r2, r2, #2
 800852a:	300c      	adds	r0, #12
 800852c:	f000 fdfa 	bl	8009124 <memcpy>
 8008530:	2201      	movs	r2, #1
 8008532:	4631      	mov	r1, r6
 8008534:	4658      	mov	r0, fp
 8008536:	f000 fbf7 	bl	8008d28 <__lshift>
 800853a:	462f      	mov	r7, r5
 800853c:	4605      	mov	r5, r0
 800853e:	f10a 0301 	add.w	r3, sl, #1
 8008542:	9307      	str	r3, [sp, #28]
 8008544:	9b08      	ldr	r3, [sp, #32]
 8008546:	4453      	add	r3, sl
 8008548:	930b      	str	r3, [sp, #44]	@ 0x2c
 800854a:	9b02      	ldr	r3, [sp, #8]
 800854c:	f003 0301 	and.w	r3, r3, #1
 8008550:	930a      	str	r3, [sp, #40]	@ 0x28
 8008552:	9b07      	ldr	r3, [sp, #28]
 8008554:	4621      	mov	r1, r4
 8008556:	3b01      	subs	r3, #1
 8008558:	4648      	mov	r0, r9
 800855a:	9302      	str	r3, [sp, #8]
 800855c:	f7ff fa97 	bl	8007a8e <quorem>
 8008560:	4639      	mov	r1, r7
 8008562:	9008      	str	r0, [sp, #32]
 8008564:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008568:	4648      	mov	r0, r9
 800856a:	f000 fc49 	bl	8008e00 <__mcmp>
 800856e:	462a      	mov	r2, r5
 8008570:	9009      	str	r0, [sp, #36]	@ 0x24
 8008572:	4621      	mov	r1, r4
 8008574:	4658      	mov	r0, fp
 8008576:	f000 fc5f 	bl	8008e38 <__mdiff>
 800857a:	68c2      	ldr	r2, [r0, #12]
 800857c:	4606      	mov	r6, r0
 800857e:	bb02      	cbnz	r2, 80085c2 <_dtoa_r+0xa22>
 8008580:	4601      	mov	r1, r0
 8008582:	4648      	mov	r0, r9
 8008584:	f000 fc3c 	bl	8008e00 <__mcmp>
 8008588:	4602      	mov	r2, r0
 800858a:	4631      	mov	r1, r6
 800858c:	4658      	mov	r0, fp
 800858e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008590:	f000 f9fe 	bl	8008990 <_Bfree>
 8008594:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008596:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008598:	9e07      	ldr	r6, [sp, #28]
 800859a:	ea43 0102 	orr.w	r1, r3, r2
 800859e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085a0:	4319      	orrs	r1, r3
 80085a2:	d110      	bne.n	80085c6 <_dtoa_r+0xa26>
 80085a4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80085a8:	d029      	beq.n	80085fe <_dtoa_r+0xa5e>
 80085aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	dd02      	ble.n	80085b6 <_dtoa_r+0xa16>
 80085b0:	9b08      	ldr	r3, [sp, #32]
 80085b2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80085b6:	9b02      	ldr	r3, [sp, #8]
 80085b8:	f883 8000 	strb.w	r8, [r3]
 80085bc:	e63b      	b.n	8008236 <_dtoa_r+0x696>
 80085be:	4628      	mov	r0, r5
 80085c0:	e7bb      	b.n	800853a <_dtoa_r+0x99a>
 80085c2:	2201      	movs	r2, #1
 80085c4:	e7e1      	b.n	800858a <_dtoa_r+0x9ea>
 80085c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	db04      	blt.n	80085d6 <_dtoa_r+0xa36>
 80085cc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80085ce:	430b      	orrs	r3, r1
 80085d0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085d2:	430b      	orrs	r3, r1
 80085d4:	d120      	bne.n	8008618 <_dtoa_r+0xa78>
 80085d6:	2a00      	cmp	r2, #0
 80085d8:	dded      	ble.n	80085b6 <_dtoa_r+0xa16>
 80085da:	4649      	mov	r1, r9
 80085dc:	2201      	movs	r2, #1
 80085de:	4658      	mov	r0, fp
 80085e0:	f000 fba2 	bl	8008d28 <__lshift>
 80085e4:	4621      	mov	r1, r4
 80085e6:	4681      	mov	r9, r0
 80085e8:	f000 fc0a 	bl	8008e00 <__mcmp>
 80085ec:	2800      	cmp	r0, #0
 80085ee:	dc03      	bgt.n	80085f8 <_dtoa_r+0xa58>
 80085f0:	d1e1      	bne.n	80085b6 <_dtoa_r+0xa16>
 80085f2:	f018 0f01 	tst.w	r8, #1
 80085f6:	d0de      	beq.n	80085b6 <_dtoa_r+0xa16>
 80085f8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80085fc:	d1d8      	bne.n	80085b0 <_dtoa_r+0xa10>
 80085fe:	2339      	movs	r3, #57	@ 0x39
 8008600:	9a02      	ldr	r2, [sp, #8]
 8008602:	7013      	strb	r3, [r2, #0]
 8008604:	4633      	mov	r3, r6
 8008606:	461e      	mov	r6, r3
 8008608:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800860c:	3b01      	subs	r3, #1
 800860e:	2a39      	cmp	r2, #57	@ 0x39
 8008610:	d052      	beq.n	80086b8 <_dtoa_r+0xb18>
 8008612:	3201      	adds	r2, #1
 8008614:	701a      	strb	r2, [r3, #0]
 8008616:	e60e      	b.n	8008236 <_dtoa_r+0x696>
 8008618:	2a00      	cmp	r2, #0
 800861a:	dd07      	ble.n	800862c <_dtoa_r+0xa8c>
 800861c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008620:	d0ed      	beq.n	80085fe <_dtoa_r+0xa5e>
 8008622:	9a02      	ldr	r2, [sp, #8]
 8008624:	f108 0301 	add.w	r3, r8, #1
 8008628:	7013      	strb	r3, [r2, #0]
 800862a:	e604      	b.n	8008236 <_dtoa_r+0x696>
 800862c:	9b07      	ldr	r3, [sp, #28]
 800862e:	9a07      	ldr	r2, [sp, #28]
 8008630:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008634:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008636:	4293      	cmp	r3, r2
 8008638:	d028      	beq.n	800868c <_dtoa_r+0xaec>
 800863a:	4649      	mov	r1, r9
 800863c:	2300      	movs	r3, #0
 800863e:	220a      	movs	r2, #10
 8008640:	4658      	mov	r0, fp
 8008642:	f000 f9c7 	bl	80089d4 <__multadd>
 8008646:	42af      	cmp	r7, r5
 8008648:	4681      	mov	r9, r0
 800864a:	f04f 0300 	mov.w	r3, #0
 800864e:	f04f 020a 	mov.w	r2, #10
 8008652:	4639      	mov	r1, r7
 8008654:	4658      	mov	r0, fp
 8008656:	d107      	bne.n	8008668 <_dtoa_r+0xac8>
 8008658:	f000 f9bc 	bl	80089d4 <__multadd>
 800865c:	4607      	mov	r7, r0
 800865e:	4605      	mov	r5, r0
 8008660:	9b07      	ldr	r3, [sp, #28]
 8008662:	3301      	adds	r3, #1
 8008664:	9307      	str	r3, [sp, #28]
 8008666:	e774      	b.n	8008552 <_dtoa_r+0x9b2>
 8008668:	f000 f9b4 	bl	80089d4 <__multadd>
 800866c:	4629      	mov	r1, r5
 800866e:	4607      	mov	r7, r0
 8008670:	2300      	movs	r3, #0
 8008672:	220a      	movs	r2, #10
 8008674:	4658      	mov	r0, fp
 8008676:	f000 f9ad 	bl	80089d4 <__multadd>
 800867a:	4605      	mov	r5, r0
 800867c:	e7f0      	b.n	8008660 <_dtoa_r+0xac0>
 800867e:	9b08      	ldr	r3, [sp, #32]
 8008680:	2700      	movs	r7, #0
 8008682:	2b00      	cmp	r3, #0
 8008684:	bfcc      	ite	gt
 8008686:	461e      	movgt	r6, r3
 8008688:	2601      	movle	r6, #1
 800868a:	4456      	add	r6, sl
 800868c:	4649      	mov	r1, r9
 800868e:	2201      	movs	r2, #1
 8008690:	4658      	mov	r0, fp
 8008692:	f000 fb49 	bl	8008d28 <__lshift>
 8008696:	4621      	mov	r1, r4
 8008698:	4681      	mov	r9, r0
 800869a:	f000 fbb1 	bl	8008e00 <__mcmp>
 800869e:	2800      	cmp	r0, #0
 80086a0:	dcb0      	bgt.n	8008604 <_dtoa_r+0xa64>
 80086a2:	d102      	bne.n	80086aa <_dtoa_r+0xb0a>
 80086a4:	f018 0f01 	tst.w	r8, #1
 80086a8:	d1ac      	bne.n	8008604 <_dtoa_r+0xa64>
 80086aa:	4633      	mov	r3, r6
 80086ac:	461e      	mov	r6, r3
 80086ae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80086b2:	2a30      	cmp	r2, #48	@ 0x30
 80086b4:	d0fa      	beq.n	80086ac <_dtoa_r+0xb0c>
 80086b6:	e5be      	b.n	8008236 <_dtoa_r+0x696>
 80086b8:	459a      	cmp	sl, r3
 80086ba:	d1a4      	bne.n	8008606 <_dtoa_r+0xa66>
 80086bc:	9b04      	ldr	r3, [sp, #16]
 80086be:	3301      	adds	r3, #1
 80086c0:	9304      	str	r3, [sp, #16]
 80086c2:	2331      	movs	r3, #49	@ 0x31
 80086c4:	f88a 3000 	strb.w	r3, [sl]
 80086c8:	e5b5      	b.n	8008236 <_dtoa_r+0x696>
 80086ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80086cc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800872c <_dtoa_r+0xb8c>
 80086d0:	b11b      	cbz	r3, 80086da <_dtoa_r+0xb3a>
 80086d2:	f10a 0308 	add.w	r3, sl, #8
 80086d6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80086d8:	6013      	str	r3, [r2, #0]
 80086da:	4650      	mov	r0, sl
 80086dc:	b017      	add	sp, #92	@ 0x5c
 80086de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086e2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	f77f ae3d 	ble.w	8008364 <_dtoa_r+0x7c4>
 80086ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80086ee:	2001      	movs	r0, #1
 80086f0:	e65b      	b.n	80083aa <_dtoa_r+0x80a>
 80086f2:	9b08      	ldr	r3, [sp, #32]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f77f aed6 	ble.w	80084a6 <_dtoa_r+0x906>
 80086fa:	4656      	mov	r6, sl
 80086fc:	4621      	mov	r1, r4
 80086fe:	4648      	mov	r0, r9
 8008700:	f7ff f9c5 	bl	8007a8e <quorem>
 8008704:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008708:	9b08      	ldr	r3, [sp, #32]
 800870a:	f806 8b01 	strb.w	r8, [r6], #1
 800870e:	eba6 020a 	sub.w	r2, r6, sl
 8008712:	4293      	cmp	r3, r2
 8008714:	ddb3      	ble.n	800867e <_dtoa_r+0xade>
 8008716:	4649      	mov	r1, r9
 8008718:	2300      	movs	r3, #0
 800871a:	220a      	movs	r2, #10
 800871c:	4658      	mov	r0, fp
 800871e:	f000 f959 	bl	80089d4 <__multadd>
 8008722:	4681      	mov	r9, r0
 8008724:	e7ea      	b.n	80086fc <_dtoa_r+0xb5c>
 8008726:	bf00      	nop
 8008728:	08009880 	.word	0x08009880
 800872c:	08009804 	.word	0x08009804

08008730 <_free_r>:
 8008730:	b538      	push	{r3, r4, r5, lr}
 8008732:	4605      	mov	r5, r0
 8008734:	2900      	cmp	r1, #0
 8008736:	d040      	beq.n	80087ba <_free_r+0x8a>
 8008738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800873c:	1f0c      	subs	r4, r1, #4
 800873e:	2b00      	cmp	r3, #0
 8008740:	bfb8      	it	lt
 8008742:	18e4      	addlt	r4, r4, r3
 8008744:	f7ff f87e 	bl	8007844 <__malloc_lock>
 8008748:	4a1c      	ldr	r2, [pc, #112]	@ (80087bc <_free_r+0x8c>)
 800874a:	6813      	ldr	r3, [r2, #0]
 800874c:	b933      	cbnz	r3, 800875c <_free_r+0x2c>
 800874e:	6063      	str	r3, [r4, #4]
 8008750:	6014      	str	r4, [r2, #0]
 8008752:	4628      	mov	r0, r5
 8008754:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008758:	f7ff b87a 	b.w	8007850 <__malloc_unlock>
 800875c:	42a3      	cmp	r3, r4
 800875e:	d908      	bls.n	8008772 <_free_r+0x42>
 8008760:	6820      	ldr	r0, [r4, #0]
 8008762:	1821      	adds	r1, r4, r0
 8008764:	428b      	cmp	r3, r1
 8008766:	bf01      	itttt	eq
 8008768:	6819      	ldreq	r1, [r3, #0]
 800876a:	685b      	ldreq	r3, [r3, #4]
 800876c:	1809      	addeq	r1, r1, r0
 800876e:	6021      	streq	r1, [r4, #0]
 8008770:	e7ed      	b.n	800874e <_free_r+0x1e>
 8008772:	461a      	mov	r2, r3
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	b10b      	cbz	r3, 800877c <_free_r+0x4c>
 8008778:	42a3      	cmp	r3, r4
 800877a:	d9fa      	bls.n	8008772 <_free_r+0x42>
 800877c:	6811      	ldr	r1, [r2, #0]
 800877e:	1850      	adds	r0, r2, r1
 8008780:	42a0      	cmp	r0, r4
 8008782:	d10b      	bne.n	800879c <_free_r+0x6c>
 8008784:	6820      	ldr	r0, [r4, #0]
 8008786:	4401      	add	r1, r0
 8008788:	1850      	adds	r0, r2, r1
 800878a:	4283      	cmp	r3, r0
 800878c:	6011      	str	r1, [r2, #0]
 800878e:	d1e0      	bne.n	8008752 <_free_r+0x22>
 8008790:	6818      	ldr	r0, [r3, #0]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	4408      	add	r0, r1
 8008796:	6010      	str	r0, [r2, #0]
 8008798:	6053      	str	r3, [r2, #4]
 800879a:	e7da      	b.n	8008752 <_free_r+0x22>
 800879c:	d902      	bls.n	80087a4 <_free_r+0x74>
 800879e:	230c      	movs	r3, #12
 80087a0:	602b      	str	r3, [r5, #0]
 80087a2:	e7d6      	b.n	8008752 <_free_r+0x22>
 80087a4:	6820      	ldr	r0, [r4, #0]
 80087a6:	1821      	adds	r1, r4, r0
 80087a8:	428b      	cmp	r3, r1
 80087aa:	bf01      	itttt	eq
 80087ac:	6819      	ldreq	r1, [r3, #0]
 80087ae:	685b      	ldreq	r3, [r3, #4]
 80087b0:	1809      	addeq	r1, r1, r0
 80087b2:	6021      	streq	r1, [r4, #0]
 80087b4:	6063      	str	r3, [r4, #4]
 80087b6:	6054      	str	r4, [r2, #4]
 80087b8:	e7cb      	b.n	8008752 <_free_r+0x22>
 80087ba:	bd38      	pop	{r3, r4, r5, pc}
 80087bc:	200004e4 	.word	0x200004e4

080087c0 <__sflush_r>:
 80087c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80087c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087c6:	0716      	lsls	r6, r2, #28
 80087c8:	4605      	mov	r5, r0
 80087ca:	460c      	mov	r4, r1
 80087cc:	d454      	bmi.n	8008878 <__sflush_r+0xb8>
 80087ce:	684b      	ldr	r3, [r1, #4]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	dc02      	bgt.n	80087da <__sflush_r+0x1a>
 80087d4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	dd48      	ble.n	800886c <__sflush_r+0xac>
 80087da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80087dc:	2e00      	cmp	r6, #0
 80087de:	d045      	beq.n	800886c <__sflush_r+0xac>
 80087e0:	2300      	movs	r3, #0
 80087e2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80087e6:	682f      	ldr	r7, [r5, #0]
 80087e8:	6a21      	ldr	r1, [r4, #32]
 80087ea:	602b      	str	r3, [r5, #0]
 80087ec:	d030      	beq.n	8008850 <__sflush_r+0x90>
 80087ee:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80087f0:	89a3      	ldrh	r3, [r4, #12]
 80087f2:	0759      	lsls	r1, r3, #29
 80087f4:	d505      	bpl.n	8008802 <__sflush_r+0x42>
 80087f6:	6863      	ldr	r3, [r4, #4]
 80087f8:	1ad2      	subs	r2, r2, r3
 80087fa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80087fc:	b10b      	cbz	r3, 8008802 <__sflush_r+0x42>
 80087fe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008800:	1ad2      	subs	r2, r2, r3
 8008802:	2300      	movs	r3, #0
 8008804:	4628      	mov	r0, r5
 8008806:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008808:	6a21      	ldr	r1, [r4, #32]
 800880a:	47b0      	blx	r6
 800880c:	1c43      	adds	r3, r0, #1
 800880e:	89a3      	ldrh	r3, [r4, #12]
 8008810:	d106      	bne.n	8008820 <__sflush_r+0x60>
 8008812:	6829      	ldr	r1, [r5, #0]
 8008814:	291d      	cmp	r1, #29
 8008816:	d82b      	bhi.n	8008870 <__sflush_r+0xb0>
 8008818:	4a28      	ldr	r2, [pc, #160]	@ (80088bc <__sflush_r+0xfc>)
 800881a:	410a      	asrs	r2, r1
 800881c:	07d6      	lsls	r6, r2, #31
 800881e:	d427      	bmi.n	8008870 <__sflush_r+0xb0>
 8008820:	2200      	movs	r2, #0
 8008822:	6062      	str	r2, [r4, #4]
 8008824:	6922      	ldr	r2, [r4, #16]
 8008826:	04d9      	lsls	r1, r3, #19
 8008828:	6022      	str	r2, [r4, #0]
 800882a:	d504      	bpl.n	8008836 <__sflush_r+0x76>
 800882c:	1c42      	adds	r2, r0, #1
 800882e:	d101      	bne.n	8008834 <__sflush_r+0x74>
 8008830:	682b      	ldr	r3, [r5, #0]
 8008832:	b903      	cbnz	r3, 8008836 <__sflush_r+0x76>
 8008834:	6560      	str	r0, [r4, #84]	@ 0x54
 8008836:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008838:	602f      	str	r7, [r5, #0]
 800883a:	b1b9      	cbz	r1, 800886c <__sflush_r+0xac>
 800883c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008840:	4299      	cmp	r1, r3
 8008842:	d002      	beq.n	800884a <__sflush_r+0x8a>
 8008844:	4628      	mov	r0, r5
 8008846:	f7ff ff73 	bl	8008730 <_free_r>
 800884a:	2300      	movs	r3, #0
 800884c:	6363      	str	r3, [r4, #52]	@ 0x34
 800884e:	e00d      	b.n	800886c <__sflush_r+0xac>
 8008850:	2301      	movs	r3, #1
 8008852:	4628      	mov	r0, r5
 8008854:	47b0      	blx	r6
 8008856:	4602      	mov	r2, r0
 8008858:	1c50      	adds	r0, r2, #1
 800885a:	d1c9      	bne.n	80087f0 <__sflush_r+0x30>
 800885c:	682b      	ldr	r3, [r5, #0]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d0c6      	beq.n	80087f0 <__sflush_r+0x30>
 8008862:	2b1d      	cmp	r3, #29
 8008864:	d001      	beq.n	800886a <__sflush_r+0xaa>
 8008866:	2b16      	cmp	r3, #22
 8008868:	d11d      	bne.n	80088a6 <__sflush_r+0xe6>
 800886a:	602f      	str	r7, [r5, #0]
 800886c:	2000      	movs	r0, #0
 800886e:	e021      	b.n	80088b4 <__sflush_r+0xf4>
 8008870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008874:	b21b      	sxth	r3, r3
 8008876:	e01a      	b.n	80088ae <__sflush_r+0xee>
 8008878:	690f      	ldr	r7, [r1, #16]
 800887a:	2f00      	cmp	r7, #0
 800887c:	d0f6      	beq.n	800886c <__sflush_r+0xac>
 800887e:	0793      	lsls	r3, r2, #30
 8008880:	bf18      	it	ne
 8008882:	2300      	movne	r3, #0
 8008884:	680e      	ldr	r6, [r1, #0]
 8008886:	bf08      	it	eq
 8008888:	694b      	ldreq	r3, [r1, #20]
 800888a:	1bf6      	subs	r6, r6, r7
 800888c:	600f      	str	r7, [r1, #0]
 800888e:	608b      	str	r3, [r1, #8]
 8008890:	2e00      	cmp	r6, #0
 8008892:	ddeb      	ble.n	800886c <__sflush_r+0xac>
 8008894:	4633      	mov	r3, r6
 8008896:	463a      	mov	r2, r7
 8008898:	4628      	mov	r0, r5
 800889a:	6a21      	ldr	r1, [r4, #32]
 800889c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80088a0:	47e0      	blx	ip
 80088a2:	2800      	cmp	r0, #0
 80088a4:	dc07      	bgt.n	80088b6 <__sflush_r+0xf6>
 80088a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80088b2:	81a3      	strh	r3, [r4, #12]
 80088b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088b6:	4407      	add	r7, r0
 80088b8:	1a36      	subs	r6, r6, r0
 80088ba:	e7e9      	b.n	8008890 <__sflush_r+0xd0>
 80088bc:	dfbffffe 	.word	0xdfbffffe

080088c0 <_fflush_r>:
 80088c0:	b538      	push	{r3, r4, r5, lr}
 80088c2:	690b      	ldr	r3, [r1, #16]
 80088c4:	4605      	mov	r5, r0
 80088c6:	460c      	mov	r4, r1
 80088c8:	b913      	cbnz	r3, 80088d0 <_fflush_r+0x10>
 80088ca:	2500      	movs	r5, #0
 80088cc:	4628      	mov	r0, r5
 80088ce:	bd38      	pop	{r3, r4, r5, pc}
 80088d0:	b118      	cbz	r0, 80088da <_fflush_r+0x1a>
 80088d2:	6a03      	ldr	r3, [r0, #32]
 80088d4:	b90b      	cbnz	r3, 80088da <_fflush_r+0x1a>
 80088d6:	f7ff f84d 	bl	8007974 <__sinit>
 80088da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d0f3      	beq.n	80088ca <_fflush_r+0xa>
 80088e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80088e4:	07d0      	lsls	r0, r2, #31
 80088e6:	d404      	bmi.n	80088f2 <_fflush_r+0x32>
 80088e8:	0599      	lsls	r1, r3, #22
 80088ea:	d402      	bmi.n	80088f2 <_fflush_r+0x32>
 80088ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088ee:	f7ff f8be 	bl	8007a6e <__retarget_lock_acquire_recursive>
 80088f2:	4628      	mov	r0, r5
 80088f4:	4621      	mov	r1, r4
 80088f6:	f7ff ff63 	bl	80087c0 <__sflush_r>
 80088fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80088fc:	4605      	mov	r5, r0
 80088fe:	07da      	lsls	r2, r3, #31
 8008900:	d4e4      	bmi.n	80088cc <_fflush_r+0xc>
 8008902:	89a3      	ldrh	r3, [r4, #12]
 8008904:	059b      	lsls	r3, r3, #22
 8008906:	d4e1      	bmi.n	80088cc <_fflush_r+0xc>
 8008908:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800890a:	f7ff f8b1 	bl	8007a70 <__retarget_lock_release_recursive>
 800890e:	e7dd      	b.n	80088cc <_fflush_r+0xc>

08008910 <_Balloc>:
 8008910:	b570      	push	{r4, r5, r6, lr}
 8008912:	69c6      	ldr	r6, [r0, #28]
 8008914:	4604      	mov	r4, r0
 8008916:	460d      	mov	r5, r1
 8008918:	b976      	cbnz	r6, 8008938 <_Balloc+0x28>
 800891a:	2010      	movs	r0, #16
 800891c:	f7fe fd4e 	bl	80073bc <malloc>
 8008920:	4602      	mov	r2, r0
 8008922:	61e0      	str	r0, [r4, #28]
 8008924:	b920      	cbnz	r0, 8008930 <_Balloc+0x20>
 8008926:	216b      	movs	r1, #107	@ 0x6b
 8008928:	4b17      	ldr	r3, [pc, #92]	@ (8008988 <_Balloc+0x78>)
 800892a:	4818      	ldr	r0, [pc, #96]	@ (800898c <_Balloc+0x7c>)
 800892c:	f000 fc08 	bl	8009140 <__assert_func>
 8008930:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008934:	6006      	str	r6, [r0, #0]
 8008936:	60c6      	str	r6, [r0, #12]
 8008938:	69e6      	ldr	r6, [r4, #28]
 800893a:	68f3      	ldr	r3, [r6, #12]
 800893c:	b183      	cbz	r3, 8008960 <_Balloc+0x50>
 800893e:	69e3      	ldr	r3, [r4, #28]
 8008940:	68db      	ldr	r3, [r3, #12]
 8008942:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008946:	b9b8      	cbnz	r0, 8008978 <_Balloc+0x68>
 8008948:	2101      	movs	r1, #1
 800894a:	fa01 f605 	lsl.w	r6, r1, r5
 800894e:	1d72      	adds	r2, r6, #5
 8008950:	4620      	mov	r0, r4
 8008952:	0092      	lsls	r2, r2, #2
 8008954:	f000 fc12 	bl	800917c <_calloc_r>
 8008958:	b160      	cbz	r0, 8008974 <_Balloc+0x64>
 800895a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800895e:	e00e      	b.n	800897e <_Balloc+0x6e>
 8008960:	2221      	movs	r2, #33	@ 0x21
 8008962:	2104      	movs	r1, #4
 8008964:	4620      	mov	r0, r4
 8008966:	f000 fc09 	bl	800917c <_calloc_r>
 800896a:	69e3      	ldr	r3, [r4, #28]
 800896c:	60f0      	str	r0, [r6, #12]
 800896e:	68db      	ldr	r3, [r3, #12]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d1e4      	bne.n	800893e <_Balloc+0x2e>
 8008974:	2000      	movs	r0, #0
 8008976:	bd70      	pop	{r4, r5, r6, pc}
 8008978:	6802      	ldr	r2, [r0, #0]
 800897a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800897e:	2300      	movs	r3, #0
 8008980:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008984:	e7f7      	b.n	8008976 <_Balloc+0x66>
 8008986:	bf00      	nop
 8008988:	08009811 	.word	0x08009811
 800898c:	08009891 	.word	0x08009891

08008990 <_Bfree>:
 8008990:	b570      	push	{r4, r5, r6, lr}
 8008992:	69c6      	ldr	r6, [r0, #28]
 8008994:	4605      	mov	r5, r0
 8008996:	460c      	mov	r4, r1
 8008998:	b976      	cbnz	r6, 80089b8 <_Bfree+0x28>
 800899a:	2010      	movs	r0, #16
 800899c:	f7fe fd0e 	bl	80073bc <malloc>
 80089a0:	4602      	mov	r2, r0
 80089a2:	61e8      	str	r0, [r5, #28]
 80089a4:	b920      	cbnz	r0, 80089b0 <_Bfree+0x20>
 80089a6:	218f      	movs	r1, #143	@ 0x8f
 80089a8:	4b08      	ldr	r3, [pc, #32]	@ (80089cc <_Bfree+0x3c>)
 80089aa:	4809      	ldr	r0, [pc, #36]	@ (80089d0 <_Bfree+0x40>)
 80089ac:	f000 fbc8 	bl	8009140 <__assert_func>
 80089b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089b4:	6006      	str	r6, [r0, #0]
 80089b6:	60c6      	str	r6, [r0, #12]
 80089b8:	b13c      	cbz	r4, 80089ca <_Bfree+0x3a>
 80089ba:	69eb      	ldr	r3, [r5, #28]
 80089bc:	6862      	ldr	r2, [r4, #4]
 80089be:	68db      	ldr	r3, [r3, #12]
 80089c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80089c4:	6021      	str	r1, [r4, #0]
 80089c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80089ca:	bd70      	pop	{r4, r5, r6, pc}
 80089cc:	08009811 	.word	0x08009811
 80089d0:	08009891 	.word	0x08009891

080089d4 <__multadd>:
 80089d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089d8:	4607      	mov	r7, r0
 80089da:	460c      	mov	r4, r1
 80089dc:	461e      	mov	r6, r3
 80089de:	2000      	movs	r0, #0
 80089e0:	690d      	ldr	r5, [r1, #16]
 80089e2:	f101 0c14 	add.w	ip, r1, #20
 80089e6:	f8dc 3000 	ldr.w	r3, [ip]
 80089ea:	3001      	adds	r0, #1
 80089ec:	b299      	uxth	r1, r3
 80089ee:	fb02 6101 	mla	r1, r2, r1, r6
 80089f2:	0c1e      	lsrs	r6, r3, #16
 80089f4:	0c0b      	lsrs	r3, r1, #16
 80089f6:	fb02 3306 	mla	r3, r2, r6, r3
 80089fa:	b289      	uxth	r1, r1
 80089fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008a00:	4285      	cmp	r5, r0
 8008a02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008a06:	f84c 1b04 	str.w	r1, [ip], #4
 8008a0a:	dcec      	bgt.n	80089e6 <__multadd+0x12>
 8008a0c:	b30e      	cbz	r6, 8008a52 <__multadd+0x7e>
 8008a0e:	68a3      	ldr	r3, [r4, #8]
 8008a10:	42ab      	cmp	r3, r5
 8008a12:	dc19      	bgt.n	8008a48 <__multadd+0x74>
 8008a14:	6861      	ldr	r1, [r4, #4]
 8008a16:	4638      	mov	r0, r7
 8008a18:	3101      	adds	r1, #1
 8008a1a:	f7ff ff79 	bl	8008910 <_Balloc>
 8008a1e:	4680      	mov	r8, r0
 8008a20:	b928      	cbnz	r0, 8008a2e <__multadd+0x5a>
 8008a22:	4602      	mov	r2, r0
 8008a24:	21ba      	movs	r1, #186	@ 0xba
 8008a26:	4b0c      	ldr	r3, [pc, #48]	@ (8008a58 <__multadd+0x84>)
 8008a28:	480c      	ldr	r0, [pc, #48]	@ (8008a5c <__multadd+0x88>)
 8008a2a:	f000 fb89 	bl	8009140 <__assert_func>
 8008a2e:	6922      	ldr	r2, [r4, #16]
 8008a30:	f104 010c 	add.w	r1, r4, #12
 8008a34:	3202      	adds	r2, #2
 8008a36:	0092      	lsls	r2, r2, #2
 8008a38:	300c      	adds	r0, #12
 8008a3a:	f000 fb73 	bl	8009124 <memcpy>
 8008a3e:	4621      	mov	r1, r4
 8008a40:	4638      	mov	r0, r7
 8008a42:	f7ff ffa5 	bl	8008990 <_Bfree>
 8008a46:	4644      	mov	r4, r8
 8008a48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008a4c:	3501      	adds	r5, #1
 8008a4e:	615e      	str	r6, [r3, #20]
 8008a50:	6125      	str	r5, [r4, #16]
 8008a52:	4620      	mov	r0, r4
 8008a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a58:	08009880 	.word	0x08009880
 8008a5c:	08009891 	.word	0x08009891

08008a60 <__hi0bits>:
 8008a60:	4603      	mov	r3, r0
 8008a62:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008a66:	bf3a      	itte	cc
 8008a68:	0403      	lslcc	r3, r0, #16
 8008a6a:	2010      	movcc	r0, #16
 8008a6c:	2000      	movcs	r0, #0
 8008a6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a72:	bf3c      	itt	cc
 8008a74:	021b      	lslcc	r3, r3, #8
 8008a76:	3008      	addcc	r0, #8
 8008a78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a7c:	bf3c      	itt	cc
 8008a7e:	011b      	lslcc	r3, r3, #4
 8008a80:	3004      	addcc	r0, #4
 8008a82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a86:	bf3c      	itt	cc
 8008a88:	009b      	lslcc	r3, r3, #2
 8008a8a:	3002      	addcc	r0, #2
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	db05      	blt.n	8008a9c <__hi0bits+0x3c>
 8008a90:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008a94:	f100 0001 	add.w	r0, r0, #1
 8008a98:	bf08      	it	eq
 8008a9a:	2020      	moveq	r0, #32
 8008a9c:	4770      	bx	lr

08008a9e <__lo0bits>:
 8008a9e:	6803      	ldr	r3, [r0, #0]
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	f013 0007 	ands.w	r0, r3, #7
 8008aa6:	d00b      	beq.n	8008ac0 <__lo0bits+0x22>
 8008aa8:	07d9      	lsls	r1, r3, #31
 8008aaa:	d421      	bmi.n	8008af0 <__lo0bits+0x52>
 8008aac:	0798      	lsls	r0, r3, #30
 8008aae:	bf49      	itett	mi
 8008ab0:	085b      	lsrmi	r3, r3, #1
 8008ab2:	089b      	lsrpl	r3, r3, #2
 8008ab4:	2001      	movmi	r0, #1
 8008ab6:	6013      	strmi	r3, [r2, #0]
 8008ab8:	bf5c      	itt	pl
 8008aba:	2002      	movpl	r0, #2
 8008abc:	6013      	strpl	r3, [r2, #0]
 8008abe:	4770      	bx	lr
 8008ac0:	b299      	uxth	r1, r3
 8008ac2:	b909      	cbnz	r1, 8008ac8 <__lo0bits+0x2a>
 8008ac4:	2010      	movs	r0, #16
 8008ac6:	0c1b      	lsrs	r3, r3, #16
 8008ac8:	b2d9      	uxtb	r1, r3
 8008aca:	b909      	cbnz	r1, 8008ad0 <__lo0bits+0x32>
 8008acc:	3008      	adds	r0, #8
 8008ace:	0a1b      	lsrs	r3, r3, #8
 8008ad0:	0719      	lsls	r1, r3, #28
 8008ad2:	bf04      	itt	eq
 8008ad4:	091b      	lsreq	r3, r3, #4
 8008ad6:	3004      	addeq	r0, #4
 8008ad8:	0799      	lsls	r1, r3, #30
 8008ada:	bf04      	itt	eq
 8008adc:	089b      	lsreq	r3, r3, #2
 8008ade:	3002      	addeq	r0, #2
 8008ae0:	07d9      	lsls	r1, r3, #31
 8008ae2:	d403      	bmi.n	8008aec <__lo0bits+0x4e>
 8008ae4:	085b      	lsrs	r3, r3, #1
 8008ae6:	f100 0001 	add.w	r0, r0, #1
 8008aea:	d003      	beq.n	8008af4 <__lo0bits+0x56>
 8008aec:	6013      	str	r3, [r2, #0]
 8008aee:	4770      	bx	lr
 8008af0:	2000      	movs	r0, #0
 8008af2:	4770      	bx	lr
 8008af4:	2020      	movs	r0, #32
 8008af6:	4770      	bx	lr

08008af8 <__i2b>:
 8008af8:	b510      	push	{r4, lr}
 8008afa:	460c      	mov	r4, r1
 8008afc:	2101      	movs	r1, #1
 8008afe:	f7ff ff07 	bl	8008910 <_Balloc>
 8008b02:	4602      	mov	r2, r0
 8008b04:	b928      	cbnz	r0, 8008b12 <__i2b+0x1a>
 8008b06:	f240 1145 	movw	r1, #325	@ 0x145
 8008b0a:	4b04      	ldr	r3, [pc, #16]	@ (8008b1c <__i2b+0x24>)
 8008b0c:	4804      	ldr	r0, [pc, #16]	@ (8008b20 <__i2b+0x28>)
 8008b0e:	f000 fb17 	bl	8009140 <__assert_func>
 8008b12:	2301      	movs	r3, #1
 8008b14:	6144      	str	r4, [r0, #20]
 8008b16:	6103      	str	r3, [r0, #16]
 8008b18:	bd10      	pop	{r4, pc}
 8008b1a:	bf00      	nop
 8008b1c:	08009880 	.word	0x08009880
 8008b20:	08009891 	.word	0x08009891

08008b24 <__multiply>:
 8008b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b28:	4614      	mov	r4, r2
 8008b2a:	690a      	ldr	r2, [r1, #16]
 8008b2c:	6923      	ldr	r3, [r4, #16]
 8008b2e:	460f      	mov	r7, r1
 8008b30:	429a      	cmp	r2, r3
 8008b32:	bfa2      	ittt	ge
 8008b34:	4623      	movge	r3, r4
 8008b36:	460c      	movge	r4, r1
 8008b38:	461f      	movge	r7, r3
 8008b3a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008b3e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008b42:	68a3      	ldr	r3, [r4, #8]
 8008b44:	6861      	ldr	r1, [r4, #4]
 8008b46:	eb0a 0609 	add.w	r6, sl, r9
 8008b4a:	42b3      	cmp	r3, r6
 8008b4c:	b085      	sub	sp, #20
 8008b4e:	bfb8      	it	lt
 8008b50:	3101      	addlt	r1, #1
 8008b52:	f7ff fedd 	bl	8008910 <_Balloc>
 8008b56:	b930      	cbnz	r0, 8008b66 <__multiply+0x42>
 8008b58:	4602      	mov	r2, r0
 8008b5a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008b5e:	4b43      	ldr	r3, [pc, #268]	@ (8008c6c <__multiply+0x148>)
 8008b60:	4843      	ldr	r0, [pc, #268]	@ (8008c70 <__multiply+0x14c>)
 8008b62:	f000 faed 	bl	8009140 <__assert_func>
 8008b66:	f100 0514 	add.w	r5, r0, #20
 8008b6a:	462b      	mov	r3, r5
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008b72:	4543      	cmp	r3, r8
 8008b74:	d321      	bcc.n	8008bba <__multiply+0x96>
 8008b76:	f107 0114 	add.w	r1, r7, #20
 8008b7a:	f104 0214 	add.w	r2, r4, #20
 8008b7e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008b82:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008b86:	9302      	str	r3, [sp, #8]
 8008b88:	1b13      	subs	r3, r2, r4
 8008b8a:	3b15      	subs	r3, #21
 8008b8c:	f023 0303 	bic.w	r3, r3, #3
 8008b90:	3304      	adds	r3, #4
 8008b92:	f104 0715 	add.w	r7, r4, #21
 8008b96:	42ba      	cmp	r2, r7
 8008b98:	bf38      	it	cc
 8008b9a:	2304      	movcc	r3, #4
 8008b9c:	9301      	str	r3, [sp, #4]
 8008b9e:	9b02      	ldr	r3, [sp, #8]
 8008ba0:	9103      	str	r1, [sp, #12]
 8008ba2:	428b      	cmp	r3, r1
 8008ba4:	d80c      	bhi.n	8008bc0 <__multiply+0x9c>
 8008ba6:	2e00      	cmp	r6, #0
 8008ba8:	dd03      	ble.n	8008bb2 <__multiply+0x8e>
 8008baa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d05a      	beq.n	8008c68 <__multiply+0x144>
 8008bb2:	6106      	str	r6, [r0, #16]
 8008bb4:	b005      	add	sp, #20
 8008bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bba:	f843 2b04 	str.w	r2, [r3], #4
 8008bbe:	e7d8      	b.n	8008b72 <__multiply+0x4e>
 8008bc0:	f8b1 a000 	ldrh.w	sl, [r1]
 8008bc4:	f1ba 0f00 	cmp.w	sl, #0
 8008bc8:	d023      	beq.n	8008c12 <__multiply+0xee>
 8008bca:	46a9      	mov	r9, r5
 8008bcc:	f04f 0c00 	mov.w	ip, #0
 8008bd0:	f104 0e14 	add.w	lr, r4, #20
 8008bd4:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008bd8:	f8d9 3000 	ldr.w	r3, [r9]
 8008bdc:	fa1f fb87 	uxth.w	fp, r7
 8008be0:	b29b      	uxth	r3, r3
 8008be2:	fb0a 330b 	mla	r3, sl, fp, r3
 8008be6:	4463      	add	r3, ip
 8008be8:	f8d9 c000 	ldr.w	ip, [r9]
 8008bec:	0c3f      	lsrs	r7, r7, #16
 8008bee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008bf2:	fb0a c707 	mla	r7, sl, r7, ip
 8008bf6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008bfa:	b29b      	uxth	r3, r3
 8008bfc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008c00:	4572      	cmp	r2, lr
 8008c02:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008c06:	f849 3b04 	str.w	r3, [r9], #4
 8008c0a:	d8e3      	bhi.n	8008bd4 <__multiply+0xb0>
 8008c0c:	9b01      	ldr	r3, [sp, #4]
 8008c0e:	f845 c003 	str.w	ip, [r5, r3]
 8008c12:	9b03      	ldr	r3, [sp, #12]
 8008c14:	3104      	adds	r1, #4
 8008c16:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008c1a:	f1b9 0f00 	cmp.w	r9, #0
 8008c1e:	d021      	beq.n	8008c64 <__multiply+0x140>
 8008c20:	46ae      	mov	lr, r5
 8008c22:	f04f 0a00 	mov.w	sl, #0
 8008c26:	682b      	ldr	r3, [r5, #0]
 8008c28:	f104 0c14 	add.w	ip, r4, #20
 8008c2c:	f8bc b000 	ldrh.w	fp, [ip]
 8008c30:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008c34:	b29b      	uxth	r3, r3
 8008c36:	fb09 770b 	mla	r7, r9, fp, r7
 8008c3a:	4457      	add	r7, sl
 8008c3c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008c40:	f84e 3b04 	str.w	r3, [lr], #4
 8008c44:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008c48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c4c:	f8be 3000 	ldrh.w	r3, [lr]
 8008c50:	4562      	cmp	r2, ip
 8008c52:	fb09 330a 	mla	r3, r9, sl, r3
 8008c56:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008c5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c5e:	d8e5      	bhi.n	8008c2c <__multiply+0x108>
 8008c60:	9f01      	ldr	r7, [sp, #4]
 8008c62:	51eb      	str	r3, [r5, r7]
 8008c64:	3504      	adds	r5, #4
 8008c66:	e79a      	b.n	8008b9e <__multiply+0x7a>
 8008c68:	3e01      	subs	r6, #1
 8008c6a:	e79c      	b.n	8008ba6 <__multiply+0x82>
 8008c6c:	08009880 	.word	0x08009880
 8008c70:	08009891 	.word	0x08009891

08008c74 <__pow5mult>:
 8008c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c78:	4615      	mov	r5, r2
 8008c7a:	f012 0203 	ands.w	r2, r2, #3
 8008c7e:	4607      	mov	r7, r0
 8008c80:	460e      	mov	r6, r1
 8008c82:	d007      	beq.n	8008c94 <__pow5mult+0x20>
 8008c84:	4c25      	ldr	r4, [pc, #148]	@ (8008d1c <__pow5mult+0xa8>)
 8008c86:	3a01      	subs	r2, #1
 8008c88:	2300      	movs	r3, #0
 8008c8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008c8e:	f7ff fea1 	bl	80089d4 <__multadd>
 8008c92:	4606      	mov	r6, r0
 8008c94:	10ad      	asrs	r5, r5, #2
 8008c96:	d03d      	beq.n	8008d14 <__pow5mult+0xa0>
 8008c98:	69fc      	ldr	r4, [r7, #28]
 8008c9a:	b97c      	cbnz	r4, 8008cbc <__pow5mult+0x48>
 8008c9c:	2010      	movs	r0, #16
 8008c9e:	f7fe fb8d 	bl	80073bc <malloc>
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	61f8      	str	r0, [r7, #28]
 8008ca6:	b928      	cbnz	r0, 8008cb4 <__pow5mult+0x40>
 8008ca8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008cac:	4b1c      	ldr	r3, [pc, #112]	@ (8008d20 <__pow5mult+0xac>)
 8008cae:	481d      	ldr	r0, [pc, #116]	@ (8008d24 <__pow5mult+0xb0>)
 8008cb0:	f000 fa46 	bl	8009140 <__assert_func>
 8008cb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008cb8:	6004      	str	r4, [r0, #0]
 8008cba:	60c4      	str	r4, [r0, #12]
 8008cbc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008cc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008cc4:	b94c      	cbnz	r4, 8008cda <__pow5mult+0x66>
 8008cc6:	f240 2171 	movw	r1, #625	@ 0x271
 8008cca:	4638      	mov	r0, r7
 8008ccc:	f7ff ff14 	bl	8008af8 <__i2b>
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	4604      	mov	r4, r0
 8008cd4:	f8c8 0008 	str.w	r0, [r8, #8]
 8008cd8:	6003      	str	r3, [r0, #0]
 8008cda:	f04f 0900 	mov.w	r9, #0
 8008cde:	07eb      	lsls	r3, r5, #31
 8008ce0:	d50a      	bpl.n	8008cf8 <__pow5mult+0x84>
 8008ce2:	4631      	mov	r1, r6
 8008ce4:	4622      	mov	r2, r4
 8008ce6:	4638      	mov	r0, r7
 8008ce8:	f7ff ff1c 	bl	8008b24 <__multiply>
 8008cec:	4680      	mov	r8, r0
 8008cee:	4631      	mov	r1, r6
 8008cf0:	4638      	mov	r0, r7
 8008cf2:	f7ff fe4d 	bl	8008990 <_Bfree>
 8008cf6:	4646      	mov	r6, r8
 8008cf8:	106d      	asrs	r5, r5, #1
 8008cfa:	d00b      	beq.n	8008d14 <__pow5mult+0xa0>
 8008cfc:	6820      	ldr	r0, [r4, #0]
 8008cfe:	b938      	cbnz	r0, 8008d10 <__pow5mult+0x9c>
 8008d00:	4622      	mov	r2, r4
 8008d02:	4621      	mov	r1, r4
 8008d04:	4638      	mov	r0, r7
 8008d06:	f7ff ff0d 	bl	8008b24 <__multiply>
 8008d0a:	6020      	str	r0, [r4, #0]
 8008d0c:	f8c0 9000 	str.w	r9, [r0]
 8008d10:	4604      	mov	r4, r0
 8008d12:	e7e4      	b.n	8008cde <__pow5mult+0x6a>
 8008d14:	4630      	mov	r0, r6
 8008d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d1a:	bf00      	nop
 8008d1c:	080098ec 	.word	0x080098ec
 8008d20:	08009811 	.word	0x08009811
 8008d24:	08009891 	.word	0x08009891

08008d28 <__lshift>:
 8008d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d2c:	460c      	mov	r4, r1
 8008d2e:	4607      	mov	r7, r0
 8008d30:	4691      	mov	r9, r2
 8008d32:	6923      	ldr	r3, [r4, #16]
 8008d34:	6849      	ldr	r1, [r1, #4]
 8008d36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008d3a:	68a3      	ldr	r3, [r4, #8]
 8008d3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008d40:	f108 0601 	add.w	r6, r8, #1
 8008d44:	42b3      	cmp	r3, r6
 8008d46:	db0b      	blt.n	8008d60 <__lshift+0x38>
 8008d48:	4638      	mov	r0, r7
 8008d4a:	f7ff fde1 	bl	8008910 <_Balloc>
 8008d4e:	4605      	mov	r5, r0
 8008d50:	b948      	cbnz	r0, 8008d66 <__lshift+0x3e>
 8008d52:	4602      	mov	r2, r0
 8008d54:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008d58:	4b27      	ldr	r3, [pc, #156]	@ (8008df8 <__lshift+0xd0>)
 8008d5a:	4828      	ldr	r0, [pc, #160]	@ (8008dfc <__lshift+0xd4>)
 8008d5c:	f000 f9f0 	bl	8009140 <__assert_func>
 8008d60:	3101      	adds	r1, #1
 8008d62:	005b      	lsls	r3, r3, #1
 8008d64:	e7ee      	b.n	8008d44 <__lshift+0x1c>
 8008d66:	2300      	movs	r3, #0
 8008d68:	f100 0114 	add.w	r1, r0, #20
 8008d6c:	f100 0210 	add.w	r2, r0, #16
 8008d70:	4618      	mov	r0, r3
 8008d72:	4553      	cmp	r3, sl
 8008d74:	db33      	blt.n	8008dde <__lshift+0xb6>
 8008d76:	6920      	ldr	r0, [r4, #16]
 8008d78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008d7c:	f104 0314 	add.w	r3, r4, #20
 8008d80:	f019 091f 	ands.w	r9, r9, #31
 8008d84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008d88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008d8c:	d02b      	beq.n	8008de6 <__lshift+0xbe>
 8008d8e:	468a      	mov	sl, r1
 8008d90:	2200      	movs	r2, #0
 8008d92:	f1c9 0e20 	rsb	lr, r9, #32
 8008d96:	6818      	ldr	r0, [r3, #0]
 8008d98:	fa00 f009 	lsl.w	r0, r0, r9
 8008d9c:	4310      	orrs	r0, r2
 8008d9e:	f84a 0b04 	str.w	r0, [sl], #4
 8008da2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008da6:	459c      	cmp	ip, r3
 8008da8:	fa22 f20e 	lsr.w	r2, r2, lr
 8008dac:	d8f3      	bhi.n	8008d96 <__lshift+0x6e>
 8008dae:	ebac 0304 	sub.w	r3, ip, r4
 8008db2:	3b15      	subs	r3, #21
 8008db4:	f023 0303 	bic.w	r3, r3, #3
 8008db8:	3304      	adds	r3, #4
 8008dba:	f104 0015 	add.w	r0, r4, #21
 8008dbe:	4584      	cmp	ip, r0
 8008dc0:	bf38      	it	cc
 8008dc2:	2304      	movcc	r3, #4
 8008dc4:	50ca      	str	r2, [r1, r3]
 8008dc6:	b10a      	cbz	r2, 8008dcc <__lshift+0xa4>
 8008dc8:	f108 0602 	add.w	r6, r8, #2
 8008dcc:	3e01      	subs	r6, #1
 8008dce:	4638      	mov	r0, r7
 8008dd0:	4621      	mov	r1, r4
 8008dd2:	612e      	str	r6, [r5, #16]
 8008dd4:	f7ff fddc 	bl	8008990 <_Bfree>
 8008dd8:	4628      	mov	r0, r5
 8008dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dde:	f842 0f04 	str.w	r0, [r2, #4]!
 8008de2:	3301      	adds	r3, #1
 8008de4:	e7c5      	b.n	8008d72 <__lshift+0x4a>
 8008de6:	3904      	subs	r1, #4
 8008de8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dec:	459c      	cmp	ip, r3
 8008dee:	f841 2f04 	str.w	r2, [r1, #4]!
 8008df2:	d8f9      	bhi.n	8008de8 <__lshift+0xc0>
 8008df4:	e7ea      	b.n	8008dcc <__lshift+0xa4>
 8008df6:	bf00      	nop
 8008df8:	08009880 	.word	0x08009880
 8008dfc:	08009891 	.word	0x08009891

08008e00 <__mcmp>:
 8008e00:	4603      	mov	r3, r0
 8008e02:	690a      	ldr	r2, [r1, #16]
 8008e04:	6900      	ldr	r0, [r0, #16]
 8008e06:	b530      	push	{r4, r5, lr}
 8008e08:	1a80      	subs	r0, r0, r2
 8008e0a:	d10e      	bne.n	8008e2a <__mcmp+0x2a>
 8008e0c:	3314      	adds	r3, #20
 8008e0e:	3114      	adds	r1, #20
 8008e10:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008e14:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008e18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008e1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008e20:	4295      	cmp	r5, r2
 8008e22:	d003      	beq.n	8008e2c <__mcmp+0x2c>
 8008e24:	d205      	bcs.n	8008e32 <__mcmp+0x32>
 8008e26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e2a:	bd30      	pop	{r4, r5, pc}
 8008e2c:	42a3      	cmp	r3, r4
 8008e2e:	d3f3      	bcc.n	8008e18 <__mcmp+0x18>
 8008e30:	e7fb      	b.n	8008e2a <__mcmp+0x2a>
 8008e32:	2001      	movs	r0, #1
 8008e34:	e7f9      	b.n	8008e2a <__mcmp+0x2a>
	...

08008e38 <__mdiff>:
 8008e38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e3c:	4689      	mov	r9, r1
 8008e3e:	4606      	mov	r6, r0
 8008e40:	4611      	mov	r1, r2
 8008e42:	4648      	mov	r0, r9
 8008e44:	4614      	mov	r4, r2
 8008e46:	f7ff ffdb 	bl	8008e00 <__mcmp>
 8008e4a:	1e05      	subs	r5, r0, #0
 8008e4c:	d112      	bne.n	8008e74 <__mdiff+0x3c>
 8008e4e:	4629      	mov	r1, r5
 8008e50:	4630      	mov	r0, r6
 8008e52:	f7ff fd5d 	bl	8008910 <_Balloc>
 8008e56:	4602      	mov	r2, r0
 8008e58:	b928      	cbnz	r0, 8008e66 <__mdiff+0x2e>
 8008e5a:	f240 2137 	movw	r1, #567	@ 0x237
 8008e5e:	4b3e      	ldr	r3, [pc, #248]	@ (8008f58 <__mdiff+0x120>)
 8008e60:	483e      	ldr	r0, [pc, #248]	@ (8008f5c <__mdiff+0x124>)
 8008e62:	f000 f96d 	bl	8009140 <__assert_func>
 8008e66:	2301      	movs	r3, #1
 8008e68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008e6c:	4610      	mov	r0, r2
 8008e6e:	b003      	add	sp, #12
 8008e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e74:	bfbc      	itt	lt
 8008e76:	464b      	movlt	r3, r9
 8008e78:	46a1      	movlt	r9, r4
 8008e7a:	4630      	mov	r0, r6
 8008e7c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008e80:	bfba      	itte	lt
 8008e82:	461c      	movlt	r4, r3
 8008e84:	2501      	movlt	r5, #1
 8008e86:	2500      	movge	r5, #0
 8008e88:	f7ff fd42 	bl	8008910 <_Balloc>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	b918      	cbnz	r0, 8008e98 <__mdiff+0x60>
 8008e90:	f240 2145 	movw	r1, #581	@ 0x245
 8008e94:	4b30      	ldr	r3, [pc, #192]	@ (8008f58 <__mdiff+0x120>)
 8008e96:	e7e3      	b.n	8008e60 <__mdiff+0x28>
 8008e98:	f100 0b14 	add.w	fp, r0, #20
 8008e9c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008ea0:	f109 0310 	add.w	r3, r9, #16
 8008ea4:	60c5      	str	r5, [r0, #12]
 8008ea6:	f04f 0c00 	mov.w	ip, #0
 8008eaa:	f109 0514 	add.w	r5, r9, #20
 8008eae:	46d9      	mov	r9, fp
 8008eb0:	6926      	ldr	r6, [r4, #16]
 8008eb2:	f104 0e14 	add.w	lr, r4, #20
 8008eb6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008eba:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008ebe:	9301      	str	r3, [sp, #4]
 8008ec0:	9b01      	ldr	r3, [sp, #4]
 8008ec2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008ec6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008eca:	b281      	uxth	r1, r0
 8008ecc:	9301      	str	r3, [sp, #4]
 8008ece:	fa1f f38a 	uxth.w	r3, sl
 8008ed2:	1a5b      	subs	r3, r3, r1
 8008ed4:	0c00      	lsrs	r0, r0, #16
 8008ed6:	4463      	add	r3, ip
 8008ed8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008edc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008ee0:	b29b      	uxth	r3, r3
 8008ee2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008ee6:	4576      	cmp	r6, lr
 8008ee8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008eec:	f849 3b04 	str.w	r3, [r9], #4
 8008ef0:	d8e6      	bhi.n	8008ec0 <__mdiff+0x88>
 8008ef2:	1b33      	subs	r3, r6, r4
 8008ef4:	3b15      	subs	r3, #21
 8008ef6:	f023 0303 	bic.w	r3, r3, #3
 8008efa:	3415      	adds	r4, #21
 8008efc:	3304      	adds	r3, #4
 8008efe:	42a6      	cmp	r6, r4
 8008f00:	bf38      	it	cc
 8008f02:	2304      	movcc	r3, #4
 8008f04:	441d      	add	r5, r3
 8008f06:	445b      	add	r3, fp
 8008f08:	461e      	mov	r6, r3
 8008f0a:	462c      	mov	r4, r5
 8008f0c:	4544      	cmp	r4, r8
 8008f0e:	d30e      	bcc.n	8008f2e <__mdiff+0xf6>
 8008f10:	f108 0103 	add.w	r1, r8, #3
 8008f14:	1b49      	subs	r1, r1, r5
 8008f16:	f021 0103 	bic.w	r1, r1, #3
 8008f1a:	3d03      	subs	r5, #3
 8008f1c:	45a8      	cmp	r8, r5
 8008f1e:	bf38      	it	cc
 8008f20:	2100      	movcc	r1, #0
 8008f22:	440b      	add	r3, r1
 8008f24:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008f28:	b199      	cbz	r1, 8008f52 <__mdiff+0x11a>
 8008f2a:	6117      	str	r7, [r2, #16]
 8008f2c:	e79e      	b.n	8008e6c <__mdiff+0x34>
 8008f2e:	46e6      	mov	lr, ip
 8008f30:	f854 1b04 	ldr.w	r1, [r4], #4
 8008f34:	fa1f fc81 	uxth.w	ip, r1
 8008f38:	44f4      	add	ip, lr
 8008f3a:	0c08      	lsrs	r0, r1, #16
 8008f3c:	4471      	add	r1, lr
 8008f3e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008f42:	b289      	uxth	r1, r1
 8008f44:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008f48:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008f4c:	f846 1b04 	str.w	r1, [r6], #4
 8008f50:	e7dc      	b.n	8008f0c <__mdiff+0xd4>
 8008f52:	3f01      	subs	r7, #1
 8008f54:	e7e6      	b.n	8008f24 <__mdiff+0xec>
 8008f56:	bf00      	nop
 8008f58:	08009880 	.word	0x08009880
 8008f5c:	08009891 	.word	0x08009891

08008f60 <__d2b>:
 8008f60:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008f64:	2101      	movs	r1, #1
 8008f66:	4690      	mov	r8, r2
 8008f68:	4699      	mov	r9, r3
 8008f6a:	9e08      	ldr	r6, [sp, #32]
 8008f6c:	f7ff fcd0 	bl	8008910 <_Balloc>
 8008f70:	4604      	mov	r4, r0
 8008f72:	b930      	cbnz	r0, 8008f82 <__d2b+0x22>
 8008f74:	4602      	mov	r2, r0
 8008f76:	f240 310f 	movw	r1, #783	@ 0x30f
 8008f7a:	4b23      	ldr	r3, [pc, #140]	@ (8009008 <__d2b+0xa8>)
 8008f7c:	4823      	ldr	r0, [pc, #140]	@ (800900c <__d2b+0xac>)
 8008f7e:	f000 f8df 	bl	8009140 <__assert_func>
 8008f82:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008f86:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f8a:	b10d      	cbz	r5, 8008f90 <__d2b+0x30>
 8008f8c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f90:	9301      	str	r3, [sp, #4]
 8008f92:	f1b8 0300 	subs.w	r3, r8, #0
 8008f96:	d024      	beq.n	8008fe2 <__d2b+0x82>
 8008f98:	4668      	mov	r0, sp
 8008f9a:	9300      	str	r3, [sp, #0]
 8008f9c:	f7ff fd7f 	bl	8008a9e <__lo0bits>
 8008fa0:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008fa4:	b1d8      	cbz	r0, 8008fde <__d2b+0x7e>
 8008fa6:	f1c0 0320 	rsb	r3, r0, #32
 8008faa:	fa02 f303 	lsl.w	r3, r2, r3
 8008fae:	430b      	orrs	r3, r1
 8008fb0:	40c2      	lsrs	r2, r0
 8008fb2:	6163      	str	r3, [r4, #20]
 8008fb4:	9201      	str	r2, [sp, #4]
 8008fb6:	9b01      	ldr	r3, [sp, #4]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	bf0c      	ite	eq
 8008fbc:	2201      	moveq	r2, #1
 8008fbe:	2202      	movne	r2, #2
 8008fc0:	61a3      	str	r3, [r4, #24]
 8008fc2:	6122      	str	r2, [r4, #16]
 8008fc4:	b1ad      	cbz	r5, 8008ff2 <__d2b+0x92>
 8008fc6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008fca:	4405      	add	r5, r0
 8008fcc:	6035      	str	r5, [r6, #0]
 8008fce:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008fd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fd4:	6018      	str	r0, [r3, #0]
 8008fd6:	4620      	mov	r0, r4
 8008fd8:	b002      	add	sp, #8
 8008fda:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008fde:	6161      	str	r1, [r4, #20]
 8008fe0:	e7e9      	b.n	8008fb6 <__d2b+0x56>
 8008fe2:	a801      	add	r0, sp, #4
 8008fe4:	f7ff fd5b 	bl	8008a9e <__lo0bits>
 8008fe8:	9b01      	ldr	r3, [sp, #4]
 8008fea:	2201      	movs	r2, #1
 8008fec:	6163      	str	r3, [r4, #20]
 8008fee:	3020      	adds	r0, #32
 8008ff0:	e7e7      	b.n	8008fc2 <__d2b+0x62>
 8008ff2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008ff6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ffa:	6030      	str	r0, [r6, #0]
 8008ffc:	6918      	ldr	r0, [r3, #16]
 8008ffe:	f7ff fd2f 	bl	8008a60 <__hi0bits>
 8009002:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009006:	e7e4      	b.n	8008fd2 <__d2b+0x72>
 8009008:	08009880 	.word	0x08009880
 800900c:	08009891 	.word	0x08009891

08009010 <__sread>:
 8009010:	b510      	push	{r4, lr}
 8009012:	460c      	mov	r4, r1
 8009014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009018:	f000 f860 	bl	80090dc <_read_r>
 800901c:	2800      	cmp	r0, #0
 800901e:	bfab      	itete	ge
 8009020:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009022:	89a3      	ldrhlt	r3, [r4, #12]
 8009024:	181b      	addge	r3, r3, r0
 8009026:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800902a:	bfac      	ite	ge
 800902c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800902e:	81a3      	strhlt	r3, [r4, #12]
 8009030:	bd10      	pop	{r4, pc}

08009032 <__swrite>:
 8009032:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009036:	461f      	mov	r7, r3
 8009038:	898b      	ldrh	r3, [r1, #12]
 800903a:	4605      	mov	r5, r0
 800903c:	05db      	lsls	r3, r3, #23
 800903e:	460c      	mov	r4, r1
 8009040:	4616      	mov	r6, r2
 8009042:	d505      	bpl.n	8009050 <__swrite+0x1e>
 8009044:	2302      	movs	r3, #2
 8009046:	2200      	movs	r2, #0
 8009048:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800904c:	f000 f834 	bl	80090b8 <_lseek_r>
 8009050:	89a3      	ldrh	r3, [r4, #12]
 8009052:	4632      	mov	r2, r6
 8009054:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009058:	81a3      	strh	r3, [r4, #12]
 800905a:	4628      	mov	r0, r5
 800905c:	463b      	mov	r3, r7
 800905e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009062:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009066:	f000 b84b 	b.w	8009100 <_write_r>

0800906a <__sseek>:
 800906a:	b510      	push	{r4, lr}
 800906c:	460c      	mov	r4, r1
 800906e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009072:	f000 f821 	bl	80090b8 <_lseek_r>
 8009076:	1c43      	adds	r3, r0, #1
 8009078:	89a3      	ldrh	r3, [r4, #12]
 800907a:	bf15      	itete	ne
 800907c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800907e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009082:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009086:	81a3      	strheq	r3, [r4, #12]
 8009088:	bf18      	it	ne
 800908a:	81a3      	strhne	r3, [r4, #12]
 800908c:	bd10      	pop	{r4, pc}

0800908e <__sclose>:
 800908e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009092:	f000 b801 	b.w	8009098 <_close_r>
	...

08009098 <_close_r>:
 8009098:	b538      	push	{r3, r4, r5, lr}
 800909a:	2300      	movs	r3, #0
 800909c:	4d05      	ldr	r5, [pc, #20]	@ (80090b4 <_close_r+0x1c>)
 800909e:	4604      	mov	r4, r0
 80090a0:	4608      	mov	r0, r1
 80090a2:	602b      	str	r3, [r5, #0]
 80090a4:	f7f9 fa2b 	bl	80024fe <_close>
 80090a8:	1c43      	adds	r3, r0, #1
 80090aa:	d102      	bne.n	80090b2 <_close_r+0x1a>
 80090ac:	682b      	ldr	r3, [r5, #0]
 80090ae:	b103      	cbz	r3, 80090b2 <_close_r+0x1a>
 80090b0:	6023      	str	r3, [r4, #0]
 80090b2:	bd38      	pop	{r3, r4, r5, pc}
 80090b4:	20000628 	.word	0x20000628

080090b8 <_lseek_r>:
 80090b8:	b538      	push	{r3, r4, r5, lr}
 80090ba:	4604      	mov	r4, r0
 80090bc:	4608      	mov	r0, r1
 80090be:	4611      	mov	r1, r2
 80090c0:	2200      	movs	r2, #0
 80090c2:	4d05      	ldr	r5, [pc, #20]	@ (80090d8 <_lseek_r+0x20>)
 80090c4:	602a      	str	r2, [r5, #0]
 80090c6:	461a      	mov	r2, r3
 80090c8:	f7f9 fa3d 	bl	8002546 <_lseek>
 80090cc:	1c43      	adds	r3, r0, #1
 80090ce:	d102      	bne.n	80090d6 <_lseek_r+0x1e>
 80090d0:	682b      	ldr	r3, [r5, #0]
 80090d2:	b103      	cbz	r3, 80090d6 <_lseek_r+0x1e>
 80090d4:	6023      	str	r3, [r4, #0]
 80090d6:	bd38      	pop	{r3, r4, r5, pc}
 80090d8:	20000628 	.word	0x20000628

080090dc <_read_r>:
 80090dc:	b538      	push	{r3, r4, r5, lr}
 80090de:	4604      	mov	r4, r0
 80090e0:	4608      	mov	r0, r1
 80090e2:	4611      	mov	r1, r2
 80090e4:	2200      	movs	r2, #0
 80090e6:	4d05      	ldr	r5, [pc, #20]	@ (80090fc <_read_r+0x20>)
 80090e8:	602a      	str	r2, [r5, #0]
 80090ea:	461a      	mov	r2, r3
 80090ec:	f7f9 f9ce 	bl	800248c <_read>
 80090f0:	1c43      	adds	r3, r0, #1
 80090f2:	d102      	bne.n	80090fa <_read_r+0x1e>
 80090f4:	682b      	ldr	r3, [r5, #0]
 80090f6:	b103      	cbz	r3, 80090fa <_read_r+0x1e>
 80090f8:	6023      	str	r3, [r4, #0]
 80090fa:	bd38      	pop	{r3, r4, r5, pc}
 80090fc:	20000628 	.word	0x20000628

08009100 <_write_r>:
 8009100:	b538      	push	{r3, r4, r5, lr}
 8009102:	4604      	mov	r4, r0
 8009104:	4608      	mov	r0, r1
 8009106:	4611      	mov	r1, r2
 8009108:	2200      	movs	r2, #0
 800910a:	4d05      	ldr	r5, [pc, #20]	@ (8009120 <_write_r+0x20>)
 800910c:	602a      	str	r2, [r5, #0]
 800910e:	461a      	mov	r2, r3
 8009110:	f7f9 f9d9 	bl	80024c6 <_write>
 8009114:	1c43      	adds	r3, r0, #1
 8009116:	d102      	bne.n	800911e <_write_r+0x1e>
 8009118:	682b      	ldr	r3, [r5, #0]
 800911a:	b103      	cbz	r3, 800911e <_write_r+0x1e>
 800911c:	6023      	str	r3, [r4, #0]
 800911e:	bd38      	pop	{r3, r4, r5, pc}
 8009120:	20000628 	.word	0x20000628

08009124 <memcpy>:
 8009124:	440a      	add	r2, r1
 8009126:	4291      	cmp	r1, r2
 8009128:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800912c:	d100      	bne.n	8009130 <memcpy+0xc>
 800912e:	4770      	bx	lr
 8009130:	b510      	push	{r4, lr}
 8009132:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009136:	4291      	cmp	r1, r2
 8009138:	f803 4f01 	strb.w	r4, [r3, #1]!
 800913c:	d1f9      	bne.n	8009132 <memcpy+0xe>
 800913e:	bd10      	pop	{r4, pc}

08009140 <__assert_func>:
 8009140:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009142:	4614      	mov	r4, r2
 8009144:	461a      	mov	r2, r3
 8009146:	4b09      	ldr	r3, [pc, #36]	@ (800916c <__assert_func+0x2c>)
 8009148:	4605      	mov	r5, r0
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	68d8      	ldr	r0, [r3, #12]
 800914e:	b954      	cbnz	r4, 8009166 <__assert_func+0x26>
 8009150:	4b07      	ldr	r3, [pc, #28]	@ (8009170 <__assert_func+0x30>)
 8009152:	461c      	mov	r4, r3
 8009154:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009158:	9100      	str	r1, [sp, #0]
 800915a:	462b      	mov	r3, r5
 800915c:	4905      	ldr	r1, [pc, #20]	@ (8009174 <__assert_func+0x34>)
 800915e:	f000 f833 	bl	80091c8 <fiprintf>
 8009162:	f000 f850 	bl	8009206 <abort>
 8009166:	4b04      	ldr	r3, [pc, #16]	@ (8009178 <__assert_func+0x38>)
 8009168:	e7f4      	b.n	8009154 <__assert_func+0x14>
 800916a:	bf00      	nop
 800916c:	2000003c 	.word	0x2000003c
 8009170:	08009b2e 	.word	0x08009b2e
 8009174:	08009b00 	.word	0x08009b00
 8009178:	08009af3 	.word	0x08009af3

0800917c <_calloc_r>:
 800917c:	b570      	push	{r4, r5, r6, lr}
 800917e:	fba1 5402 	umull	r5, r4, r1, r2
 8009182:	b93c      	cbnz	r4, 8009194 <_calloc_r+0x18>
 8009184:	4629      	mov	r1, r5
 8009186:	f7fe f94b 	bl	8007420 <_malloc_r>
 800918a:	4606      	mov	r6, r0
 800918c:	b928      	cbnz	r0, 800919a <_calloc_r+0x1e>
 800918e:	2600      	movs	r6, #0
 8009190:	4630      	mov	r0, r6
 8009192:	bd70      	pop	{r4, r5, r6, pc}
 8009194:	220c      	movs	r2, #12
 8009196:	6002      	str	r2, [r0, #0]
 8009198:	e7f9      	b.n	800918e <_calloc_r+0x12>
 800919a:	462a      	mov	r2, r5
 800919c:	4621      	mov	r1, r4
 800919e:	f7fe fc1f 	bl	80079e0 <memset>
 80091a2:	e7f5      	b.n	8009190 <_calloc_r+0x14>

080091a4 <__ascii_mbtowc>:
 80091a4:	b082      	sub	sp, #8
 80091a6:	b901      	cbnz	r1, 80091aa <__ascii_mbtowc+0x6>
 80091a8:	a901      	add	r1, sp, #4
 80091aa:	b142      	cbz	r2, 80091be <__ascii_mbtowc+0x1a>
 80091ac:	b14b      	cbz	r3, 80091c2 <__ascii_mbtowc+0x1e>
 80091ae:	7813      	ldrb	r3, [r2, #0]
 80091b0:	600b      	str	r3, [r1, #0]
 80091b2:	7812      	ldrb	r2, [r2, #0]
 80091b4:	1e10      	subs	r0, r2, #0
 80091b6:	bf18      	it	ne
 80091b8:	2001      	movne	r0, #1
 80091ba:	b002      	add	sp, #8
 80091bc:	4770      	bx	lr
 80091be:	4610      	mov	r0, r2
 80091c0:	e7fb      	b.n	80091ba <__ascii_mbtowc+0x16>
 80091c2:	f06f 0001 	mvn.w	r0, #1
 80091c6:	e7f8      	b.n	80091ba <__ascii_mbtowc+0x16>

080091c8 <fiprintf>:
 80091c8:	b40e      	push	{r1, r2, r3}
 80091ca:	b503      	push	{r0, r1, lr}
 80091cc:	4601      	mov	r1, r0
 80091ce:	ab03      	add	r3, sp, #12
 80091d0:	4805      	ldr	r0, [pc, #20]	@ (80091e8 <fiprintf+0x20>)
 80091d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80091d6:	6800      	ldr	r0, [r0, #0]
 80091d8:	9301      	str	r3, [sp, #4]
 80091da:	f000 f843 	bl	8009264 <_vfiprintf_r>
 80091de:	b002      	add	sp, #8
 80091e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80091e4:	b003      	add	sp, #12
 80091e6:	4770      	bx	lr
 80091e8:	2000003c 	.word	0x2000003c

080091ec <__ascii_wctomb>:
 80091ec:	4603      	mov	r3, r0
 80091ee:	4608      	mov	r0, r1
 80091f0:	b141      	cbz	r1, 8009204 <__ascii_wctomb+0x18>
 80091f2:	2aff      	cmp	r2, #255	@ 0xff
 80091f4:	d904      	bls.n	8009200 <__ascii_wctomb+0x14>
 80091f6:	228a      	movs	r2, #138	@ 0x8a
 80091f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80091fc:	601a      	str	r2, [r3, #0]
 80091fe:	4770      	bx	lr
 8009200:	2001      	movs	r0, #1
 8009202:	700a      	strb	r2, [r1, #0]
 8009204:	4770      	bx	lr

08009206 <abort>:
 8009206:	2006      	movs	r0, #6
 8009208:	b508      	push	{r3, lr}
 800920a:	f000 fa83 	bl	8009714 <raise>
 800920e:	2001      	movs	r0, #1
 8009210:	f7f9 f931 	bl	8002476 <_exit>

08009214 <__sfputc_r>:
 8009214:	6893      	ldr	r3, [r2, #8]
 8009216:	b410      	push	{r4}
 8009218:	3b01      	subs	r3, #1
 800921a:	2b00      	cmp	r3, #0
 800921c:	6093      	str	r3, [r2, #8]
 800921e:	da07      	bge.n	8009230 <__sfputc_r+0x1c>
 8009220:	6994      	ldr	r4, [r2, #24]
 8009222:	42a3      	cmp	r3, r4
 8009224:	db01      	blt.n	800922a <__sfputc_r+0x16>
 8009226:	290a      	cmp	r1, #10
 8009228:	d102      	bne.n	8009230 <__sfputc_r+0x1c>
 800922a:	bc10      	pop	{r4}
 800922c:	f000 b932 	b.w	8009494 <__swbuf_r>
 8009230:	6813      	ldr	r3, [r2, #0]
 8009232:	1c58      	adds	r0, r3, #1
 8009234:	6010      	str	r0, [r2, #0]
 8009236:	7019      	strb	r1, [r3, #0]
 8009238:	4608      	mov	r0, r1
 800923a:	bc10      	pop	{r4}
 800923c:	4770      	bx	lr

0800923e <__sfputs_r>:
 800923e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009240:	4606      	mov	r6, r0
 8009242:	460f      	mov	r7, r1
 8009244:	4614      	mov	r4, r2
 8009246:	18d5      	adds	r5, r2, r3
 8009248:	42ac      	cmp	r4, r5
 800924a:	d101      	bne.n	8009250 <__sfputs_r+0x12>
 800924c:	2000      	movs	r0, #0
 800924e:	e007      	b.n	8009260 <__sfputs_r+0x22>
 8009250:	463a      	mov	r2, r7
 8009252:	4630      	mov	r0, r6
 8009254:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009258:	f7ff ffdc 	bl	8009214 <__sfputc_r>
 800925c:	1c43      	adds	r3, r0, #1
 800925e:	d1f3      	bne.n	8009248 <__sfputs_r+0xa>
 8009260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009264 <_vfiprintf_r>:
 8009264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009268:	460d      	mov	r5, r1
 800926a:	4614      	mov	r4, r2
 800926c:	4698      	mov	r8, r3
 800926e:	4606      	mov	r6, r0
 8009270:	b09d      	sub	sp, #116	@ 0x74
 8009272:	b118      	cbz	r0, 800927c <_vfiprintf_r+0x18>
 8009274:	6a03      	ldr	r3, [r0, #32]
 8009276:	b90b      	cbnz	r3, 800927c <_vfiprintf_r+0x18>
 8009278:	f7fe fb7c 	bl	8007974 <__sinit>
 800927c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800927e:	07d9      	lsls	r1, r3, #31
 8009280:	d405      	bmi.n	800928e <_vfiprintf_r+0x2a>
 8009282:	89ab      	ldrh	r3, [r5, #12]
 8009284:	059a      	lsls	r2, r3, #22
 8009286:	d402      	bmi.n	800928e <_vfiprintf_r+0x2a>
 8009288:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800928a:	f7fe fbf0 	bl	8007a6e <__retarget_lock_acquire_recursive>
 800928e:	89ab      	ldrh	r3, [r5, #12]
 8009290:	071b      	lsls	r3, r3, #28
 8009292:	d501      	bpl.n	8009298 <_vfiprintf_r+0x34>
 8009294:	692b      	ldr	r3, [r5, #16]
 8009296:	b99b      	cbnz	r3, 80092c0 <_vfiprintf_r+0x5c>
 8009298:	4629      	mov	r1, r5
 800929a:	4630      	mov	r0, r6
 800929c:	f000 f938 	bl	8009510 <__swsetup_r>
 80092a0:	b170      	cbz	r0, 80092c0 <_vfiprintf_r+0x5c>
 80092a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80092a4:	07dc      	lsls	r4, r3, #31
 80092a6:	d504      	bpl.n	80092b2 <_vfiprintf_r+0x4e>
 80092a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80092ac:	b01d      	add	sp, #116	@ 0x74
 80092ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092b2:	89ab      	ldrh	r3, [r5, #12]
 80092b4:	0598      	lsls	r0, r3, #22
 80092b6:	d4f7      	bmi.n	80092a8 <_vfiprintf_r+0x44>
 80092b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80092ba:	f7fe fbd9 	bl	8007a70 <__retarget_lock_release_recursive>
 80092be:	e7f3      	b.n	80092a8 <_vfiprintf_r+0x44>
 80092c0:	2300      	movs	r3, #0
 80092c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80092c4:	2320      	movs	r3, #32
 80092c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80092ca:	2330      	movs	r3, #48	@ 0x30
 80092cc:	f04f 0901 	mov.w	r9, #1
 80092d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80092d4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009480 <_vfiprintf_r+0x21c>
 80092d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80092dc:	4623      	mov	r3, r4
 80092de:	469a      	mov	sl, r3
 80092e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092e4:	b10a      	cbz	r2, 80092ea <_vfiprintf_r+0x86>
 80092e6:	2a25      	cmp	r2, #37	@ 0x25
 80092e8:	d1f9      	bne.n	80092de <_vfiprintf_r+0x7a>
 80092ea:	ebba 0b04 	subs.w	fp, sl, r4
 80092ee:	d00b      	beq.n	8009308 <_vfiprintf_r+0xa4>
 80092f0:	465b      	mov	r3, fp
 80092f2:	4622      	mov	r2, r4
 80092f4:	4629      	mov	r1, r5
 80092f6:	4630      	mov	r0, r6
 80092f8:	f7ff ffa1 	bl	800923e <__sfputs_r>
 80092fc:	3001      	adds	r0, #1
 80092fe:	f000 80a7 	beq.w	8009450 <_vfiprintf_r+0x1ec>
 8009302:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009304:	445a      	add	r2, fp
 8009306:	9209      	str	r2, [sp, #36]	@ 0x24
 8009308:	f89a 3000 	ldrb.w	r3, [sl]
 800930c:	2b00      	cmp	r3, #0
 800930e:	f000 809f 	beq.w	8009450 <_vfiprintf_r+0x1ec>
 8009312:	2300      	movs	r3, #0
 8009314:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009318:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800931c:	f10a 0a01 	add.w	sl, sl, #1
 8009320:	9304      	str	r3, [sp, #16]
 8009322:	9307      	str	r3, [sp, #28]
 8009324:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009328:	931a      	str	r3, [sp, #104]	@ 0x68
 800932a:	4654      	mov	r4, sl
 800932c:	2205      	movs	r2, #5
 800932e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009332:	4853      	ldr	r0, [pc, #332]	@ (8009480 <_vfiprintf_r+0x21c>)
 8009334:	f7fe fb9d 	bl	8007a72 <memchr>
 8009338:	9a04      	ldr	r2, [sp, #16]
 800933a:	b9d8      	cbnz	r0, 8009374 <_vfiprintf_r+0x110>
 800933c:	06d1      	lsls	r1, r2, #27
 800933e:	bf44      	itt	mi
 8009340:	2320      	movmi	r3, #32
 8009342:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009346:	0713      	lsls	r3, r2, #28
 8009348:	bf44      	itt	mi
 800934a:	232b      	movmi	r3, #43	@ 0x2b
 800934c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009350:	f89a 3000 	ldrb.w	r3, [sl]
 8009354:	2b2a      	cmp	r3, #42	@ 0x2a
 8009356:	d015      	beq.n	8009384 <_vfiprintf_r+0x120>
 8009358:	4654      	mov	r4, sl
 800935a:	2000      	movs	r0, #0
 800935c:	f04f 0c0a 	mov.w	ip, #10
 8009360:	9a07      	ldr	r2, [sp, #28]
 8009362:	4621      	mov	r1, r4
 8009364:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009368:	3b30      	subs	r3, #48	@ 0x30
 800936a:	2b09      	cmp	r3, #9
 800936c:	d94b      	bls.n	8009406 <_vfiprintf_r+0x1a2>
 800936e:	b1b0      	cbz	r0, 800939e <_vfiprintf_r+0x13a>
 8009370:	9207      	str	r2, [sp, #28]
 8009372:	e014      	b.n	800939e <_vfiprintf_r+0x13a>
 8009374:	eba0 0308 	sub.w	r3, r0, r8
 8009378:	fa09 f303 	lsl.w	r3, r9, r3
 800937c:	4313      	orrs	r3, r2
 800937e:	46a2      	mov	sl, r4
 8009380:	9304      	str	r3, [sp, #16]
 8009382:	e7d2      	b.n	800932a <_vfiprintf_r+0xc6>
 8009384:	9b03      	ldr	r3, [sp, #12]
 8009386:	1d19      	adds	r1, r3, #4
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	9103      	str	r1, [sp, #12]
 800938c:	2b00      	cmp	r3, #0
 800938e:	bfbb      	ittet	lt
 8009390:	425b      	neglt	r3, r3
 8009392:	f042 0202 	orrlt.w	r2, r2, #2
 8009396:	9307      	strge	r3, [sp, #28]
 8009398:	9307      	strlt	r3, [sp, #28]
 800939a:	bfb8      	it	lt
 800939c:	9204      	strlt	r2, [sp, #16]
 800939e:	7823      	ldrb	r3, [r4, #0]
 80093a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80093a2:	d10a      	bne.n	80093ba <_vfiprintf_r+0x156>
 80093a4:	7863      	ldrb	r3, [r4, #1]
 80093a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80093a8:	d132      	bne.n	8009410 <_vfiprintf_r+0x1ac>
 80093aa:	9b03      	ldr	r3, [sp, #12]
 80093ac:	3402      	adds	r4, #2
 80093ae:	1d1a      	adds	r2, r3, #4
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	9203      	str	r2, [sp, #12]
 80093b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80093b8:	9305      	str	r3, [sp, #20]
 80093ba:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009484 <_vfiprintf_r+0x220>
 80093be:	2203      	movs	r2, #3
 80093c0:	4650      	mov	r0, sl
 80093c2:	7821      	ldrb	r1, [r4, #0]
 80093c4:	f7fe fb55 	bl	8007a72 <memchr>
 80093c8:	b138      	cbz	r0, 80093da <_vfiprintf_r+0x176>
 80093ca:	2240      	movs	r2, #64	@ 0x40
 80093cc:	9b04      	ldr	r3, [sp, #16]
 80093ce:	eba0 000a 	sub.w	r0, r0, sl
 80093d2:	4082      	lsls	r2, r0
 80093d4:	4313      	orrs	r3, r2
 80093d6:	3401      	adds	r4, #1
 80093d8:	9304      	str	r3, [sp, #16]
 80093da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093de:	2206      	movs	r2, #6
 80093e0:	4829      	ldr	r0, [pc, #164]	@ (8009488 <_vfiprintf_r+0x224>)
 80093e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80093e6:	f7fe fb44 	bl	8007a72 <memchr>
 80093ea:	2800      	cmp	r0, #0
 80093ec:	d03f      	beq.n	800946e <_vfiprintf_r+0x20a>
 80093ee:	4b27      	ldr	r3, [pc, #156]	@ (800948c <_vfiprintf_r+0x228>)
 80093f0:	bb1b      	cbnz	r3, 800943a <_vfiprintf_r+0x1d6>
 80093f2:	9b03      	ldr	r3, [sp, #12]
 80093f4:	3307      	adds	r3, #7
 80093f6:	f023 0307 	bic.w	r3, r3, #7
 80093fa:	3308      	adds	r3, #8
 80093fc:	9303      	str	r3, [sp, #12]
 80093fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009400:	443b      	add	r3, r7
 8009402:	9309      	str	r3, [sp, #36]	@ 0x24
 8009404:	e76a      	b.n	80092dc <_vfiprintf_r+0x78>
 8009406:	460c      	mov	r4, r1
 8009408:	2001      	movs	r0, #1
 800940a:	fb0c 3202 	mla	r2, ip, r2, r3
 800940e:	e7a8      	b.n	8009362 <_vfiprintf_r+0xfe>
 8009410:	2300      	movs	r3, #0
 8009412:	f04f 0c0a 	mov.w	ip, #10
 8009416:	4619      	mov	r1, r3
 8009418:	3401      	adds	r4, #1
 800941a:	9305      	str	r3, [sp, #20]
 800941c:	4620      	mov	r0, r4
 800941e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009422:	3a30      	subs	r2, #48	@ 0x30
 8009424:	2a09      	cmp	r2, #9
 8009426:	d903      	bls.n	8009430 <_vfiprintf_r+0x1cc>
 8009428:	2b00      	cmp	r3, #0
 800942a:	d0c6      	beq.n	80093ba <_vfiprintf_r+0x156>
 800942c:	9105      	str	r1, [sp, #20]
 800942e:	e7c4      	b.n	80093ba <_vfiprintf_r+0x156>
 8009430:	4604      	mov	r4, r0
 8009432:	2301      	movs	r3, #1
 8009434:	fb0c 2101 	mla	r1, ip, r1, r2
 8009438:	e7f0      	b.n	800941c <_vfiprintf_r+0x1b8>
 800943a:	ab03      	add	r3, sp, #12
 800943c:	9300      	str	r3, [sp, #0]
 800943e:	462a      	mov	r2, r5
 8009440:	4630      	mov	r0, r6
 8009442:	4b13      	ldr	r3, [pc, #76]	@ (8009490 <_vfiprintf_r+0x22c>)
 8009444:	a904      	add	r1, sp, #16
 8009446:	f7fd fd8d 	bl	8006f64 <_printf_float>
 800944a:	4607      	mov	r7, r0
 800944c:	1c78      	adds	r0, r7, #1
 800944e:	d1d6      	bne.n	80093fe <_vfiprintf_r+0x19a>
 8009450:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009452:	07d9      	lsls	r1, r3, #31
 8009454:	d405      	bmi.n	8009462 <_vfiprintf_r+0x1fe>
 8009456:	89ab      	ldrh	r3, [r5, #12]
 8009458:	059a      	lsls	r2, r3, #22
 800945a:	d402      	bmi.n	8009462 <_vfiprintf_r+0x1fe>
 800945c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800945e:	f7fe fb07 	bl	8007a70 <__retarget_lock_release_recursive>
 8009462:	89ab      	ldrh	r3, [r5, #12]
 8009464:	065b      	lsls	r3, r3, #25
 8009466:	f53f af1f 	bmi.w	80092a8 <_vfiprintf_r+0x44>
 800946a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800946c:	e71e      	b.n	80092ac <_vfiprintf_r+0x48>
 800946e:	ab03      	add	r3, sp, #12
 8009470:	9300      	str	r3, [sp, #0]
 8009472:	462a      	mov	r2, r5
 8009474:	4630      	mov	r0, r6
 8009476:	4b06      	ldr	r3, [pc, #24]	@ (8009490 <_vfiprintf_r+0x22c>)
 8009478:	a904      	add	r1, sp, #16
 800947a:	f7fe f8c3 	bl	8007604 <_printf_i>
 800947e:	e7e4      	b.n	800944a <_vfiprintf_r+0x1e6>
 8009480:	08009b2f 	.word	0x08009b2f
 8009484:	08009b35 	.word	0x08009b35
 8009488:	08009b39 	.word	0x08009b39
 800948c:	08006f65 	.word	0x08006f65
 8009490:	0800923f 	.word	0x0800923f

08009494 <__swbuf_r>:
 8009494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009496:	460e      	mov	r6, r1
 8009498:	4614      	mov	r4, r2
 800949a:	4605      	mov	r5, r0
 800949c:	b118      	cbz	r0, 80094a6 <__swbuf_r+0x12>
 800949e:	6a03      	ldr	r3, [r0, #32]
 80094a0:	b90b      	cbnz	r3, 80094a6 <__swbuf_r+0x12>
 80094a2:	f7fe fa67 	bl	8007974 <__sinit>
 80094a6:	69a3      	ldr	r3, [r4, #24]
 80094a8:	60a3      	str	r3, [r4, #8]
 80094aa:	89a3      	ldrh	r3, [r4, #12]
 80094ac:	071a      	lsls	r2, r3, #28
 80094ae:	d501      	bpl.n	80094b4 <__swbuf_r+0x20>
 80094b0:	6923      	ldr	r3, [r4, #16]
 80094b2:	b943      	cbnz	r3, 80094c6 <__swbuf_r+0x32>
 80094b4:	4621      	mov	r1, r4
 80094b6:	4628      	mov	r0, r5
 80094b8:	f000 f82a 	bl	8009510 <__swsetup_r>
 80094bc:	b118      	cbz	r0, 80094c6 <__swbuf_r+0x32>
 80094be:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80094c2:	4638      	mov	r0, r7
 80094c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094c6:	6823      	ldr	r3, [r4, #0]
 80094c8:	6922      	ldr	r2, [r4, #16]
 80094ca:	b2f6      	uxtb	r6, r6
 80094cc:	1a98      	subs	r0, r3, r2
 80094ce:	6963      	ldr	r3, [r4, #20]
 80094d0:	4637      	mov	r7, r6
 80094d2:	4283      	cmp	r3, r0
 80094d4:	dc05      	bgt.n	80094e2 <__swbuf_r+0x4e>
 80094d6:	4621      	mov	r1, r4
 80094d8:	4628      	mov	r0, r5
 80094da:	f7ff f9f1 	bl	80088c0 <_fflush_r>
 80094de:	2800      	cmp	r0, #0
 80094e0:	d1ed      	bne.n	80094be <__swbuf_r+0x2a>
 80094e2:	68a3      	ldr	r3, [r4, #8]
 80094e4:	3b01      	subs	r3, #1
 80094e6:	60a3      	str	r3, [r4, #8]
 80094e8:	6823      	ldr	r3, [r4, #0]
 80094ea:	1c5a      	adds	r2, r3, #1
 80094ec:	6022      	str	r2, [r4, #0]
 80094ee:	701e      	strb	r6, [r3, #0]
 80094f0:	6962      	ldr	r2, [r4, #20]
 80094f2:	1c43      	adds	r3, r0, #1
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d004      	beq.n	8009502 <__swbuf_r+0x6e>
 80094f8:	89a3      	ldrh	r3, [r4, #12]
 80094fa:	07db      	lsls	r3, r3, #31
 80094fc:	d5e1      	bpl.n	80094c2 <__swbuf_r+0x2e>
 80094fe:	2e0a      	cmp	r6, #10
 8009500:	d1df      	bne.n	80094c2 <__swbuf_r+0x2e>
 8009502:	4621      	mov	r1, r4
 8009504:	4628      	mov	r0, r5
 8009506:	f7ff f9db 	bl	80088c0 <_fflush_r>
 800950a:	2800      	cmp	r0, #0
 800950c:	d0d9      	beq.n	80094c2 <__swbuf_r+0x2e>
 800950e:	e7d6      	b.n	80094be <__swbuf_r+0x2a>

08009510 <__swsetup_r>:
 8009510:	b538      	push	{r3, r4, r5, lr}
 8009512:	4b29      	ldr	r3, [pc, #164]	@ (80095b8 <__swsetup_r+0xa8>)
 8009514:	4605      	mov	r5, r0
 8009516:	6818      	ldr	r0, [r3, #0]
 8009518:	460c      	mov	r4, r1
 800951a:	b118      	cbz	r0, 8009524 <__swsetup_r+0x14>
 800951c:	6a03      	ldr	r3, [r0, #32]
 800951e:	b90b      	cbnz	r3, 8009524 <__swsetup_r+0x14>
 8009520:	f7fe fa28 	bl	8007974 <__sinit>
 8009524:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009528:	0719      	lsls	r1, r3, #28
 800952a:	d422      	bmi.n	8009572 <__swsetup_r+0x62>
 800952c:	06da      	lsls	r2, r3, #27
 800952e:	d407      	bmi.n	8009540 <__swsetup_r+0x30>
 8009530:	2209      	movs	r2, #9
 8009532:	602a      	str	r2, [r5, #0]
 8009534:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009538:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800953c:	81a3      	strh	r3, [r4, #12]
 800953e:	e033      	b.n	80095a8 <__swsetup_r+0x98>
 8009540:	0758      	lsls	r0, r3, #29
 8009542:	d512      	bpl.n	800956a <__swsetup_r+0x5a>
 8009544:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009546:	b141      	cbz	r1, 800955a <__swsetup_r+0x4a>
 8009548:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800954c:	4299      	cmp	r1, r3
 800954e:	d002      	beq.n	8009556 <__swsetup_r+0x46>
 8009550:	4628      	mov	r0, r5
 8009552:	f7ff f8ed 	bl	8008730 <_free_r>
 8009556:	2300      	movs	r3, #0
 8009558:	6363      	str	r3, [r4, #52]	@ 0x34
 800955a:	89a3      	ldrh	r3, [r4, #12]
 800955c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009560:	81a3      	strh	r3, [r4, #12]
 8009562:	2300      	movs	r3, #0
 8009564:	6063      	str	r3, [r4, #4]
 8009566:	6923      	ldr	r3, [r4, #16]
 8009568:	6023      	str	r3, [r4, #0]
 800956a:	89a3      	ldrh	r3, [r4, #12]
 800956c:	f043 0308 	orr.w	r3, r3, #8
 8009570:	81a3      	strh	r3, [r4, #12]
 8009572:	6923      	ldr	r3, [r4, #16]
 8009574:	b94b      	cbnz	r3, 800958a <__swsetup_r+0x7a>
 8009576:	89a3      	ldrh	r3, [r4, #12]
 8009578:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800957c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009580:	d003      	beq.n	800958a <__swsetup_r+0x7a>
 8009582:	4621      	mov	r1, r4
 8009584:	4628      	mov	r0, r5
 8009586:	f000 f83e 	bl	8009606 <__smakebuf_r>
 800958a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800958e:	f013 0201 	ands.w	r2, r3, #1
 8009592:	d00a      	beq.n	80095aa <__swsetup_r+0x9a>
 8009594:	2200      	movs	r2, #0
 8009596:	60a2      	str	r2, [r4, #8]
 8009598:	6962      	ldr	r2, [r4, #20]
 800959a:	4252      	negs	r2, r2
 800959c:	61a2      	str	r2, [r4, #24]
 800959e:	6922      	ldr	r2, [r4, #16]
 80095a0:	b942      	cbnz	r2, 80095b4 <__swsetup_r+0xa4>
 80095a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80095a6:	d1c5      	bne.n	8009534 <__swsetup_r+0x24>
 80095a8:	bd38      	pop	{r3, r4, r5, pc}
 80095aa:	0799      	lsls	r1, r3, #30
 80095ac:	bf58      	it	pl
 80095ae:	6962      	ldrpl	r2, [r4, #20]
 80095b0:	60a2      	str	r2, [r4, #8]
 80095b2:	e7f4      	b.n	800959e <__swsetup_r+0x8e>
 80095b4:	2000      	movs	r0, #0
 80095b6:	e7f7      	b.n	80095a8 <__swsetup_r+0x98>
 80095b8:	2000003c 	.word	0x2000003c

080095bc <__swhatbuf_r>:
 80095bc:	b570      	push	{r4, r5, r6, lr}
 80095be:	460c      	mov	r4, r1
 80095c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095c4:	4615      	mov	r5, r2
 80095c6:	2900      	cmp	r1, #0
 80095c8:	461e      	mov	r6, r3
 80095ca:	b096      	sub	sp, #88	@ 0x58
 80095cc:	da0c      	bge.n	80095e8 <__swhatbuf_r+0x2c>
 80095ce:	89a3      	ldrh	r3, [r4, #12]
 80095d0:	2100      	movs	r1, #0
 80095d2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80095d6:	bf14      	ite	ne
 80095d8:	2340      	movne	r3, #64	@ 0x40
 80095da:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80095de:	2000      	movs	r0, #0
 80095e0:	6031      	str	r1, [r6, #0]
 80095e2:	602b      	str	r3, [r5, #0]
 80095e4:	b016      	add	sp, #88	@ 0x58
 80095e6:	bd70      	pop	{r4, r5, r6, pc}
 80095e8:	466a      	mov	r2, sp
 80095ea:	f000 f849 	bl	8009680 <_fstat_r>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	dbed      	blt.n	80095ce <__swhatbuf_r+0x12>
 80095f2:	9901      	ldr	r1, [sp, #4]
 80095f4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80095f8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80095fc:	4259      	negs	r1, r3
 80095fe:	4159      	adcs	r1, r3
 8009600:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009604:	e7eb      	b.n	80095de <__swhatbuf_r+0x22>

08009606 <__smakebuf_r>:
 8009606:	898b      	ldrh	r3, [r1, #12]
 8009608:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800960a:	079d      	lsls	r5, r3, #30
 800960c:	4606      	mov	r6, r0
 800960e:	460c      	mov	r4, r1
 8009610:	d507      	bpl.n	8009622 <__smakebuf_r+0x1c>
 8009612:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009616:	6023      	str	r3, [r4, #0]
 8009618:	6123      	str	r3, [r4, #16]
 800961a:	2301      	movs	r3, #1
 800961c:	6163      	str	r3, [r4, #20]
 800961e:	b003      	add	sp, #12
 8009620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009622:	466a      	mov	r2, sp
 8009624:	ab01      	add	r3, sp, #4
 8009626:	f7ff ffc9 	bl	80095bc <__swhatbuf_r>
 800962a:	9f00      	ldr	r7, [sp, #0]
 800962c:	4605      	mov	r5, r0
 800962e:	4639      	mov	r1, r7
 8009630:	4630      	mov	r0, r6
 8009632:	f7fd fef5 	bl	8007420 <_malloc_r>
 8009636:	b948      	cbnz	r0, 800964c <__smakebuf_r+0x46>
 8009638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800963c:	059a      	lsls	r2, r3, #22
 800963e:	d4ee      	bmi.n	800961e <__smakebuf_r+0x18>
 8009640:	f023 0303 	bic.w	r3, r3, #3
 8009644:	f043 0302 	orr.w	r3, r3, #2
 8009648:	81a3      	strh	r3, [r4, #12]
 800964a:	e7e2      	b.n	8009612 <__smakebuf_r+0xc>
 800964c:	89a3      	ldrh	r3, [r4, #12]
 800964e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009656:	81a3      	strh	r3, [r4, #12]
 8009658:	9b01      	ldr	r3, [sp, #4]
 800965a:	6020      	str	r0, [r4, #0]
 800965c:	b15b      	cbz	r3, 8009676 <__smakebuf_r+0x70>
 800965e:	4630      	mov	r0, r6
 8009660:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009664:	f000 f81e 	bl	80096a4 <_isatty_r>
 8009668:	b128      	cbz	r0, 8009676 <__smakebuf_r+0x70>
 800966a:	89a3      	ldrh	r3, [r4, #12]
 800966c:	f023 0303 	bic.w	r3, r3, #3
 8009670:	f043 0301 	orr.w	r3, r3, #1
 8009674:	81a3      	strh	r3, [r4, #12]
 8009676:	89a3      	ldrh	r3, [r4, #12]
 8009678:	431d      	orrs	r5, r3
 800967a:	81a5      	strh	r5, [r4, #12]
 800967c:	e7cf      	b.n	800961e <__smakebuf_r+0x18>
	...

08009680 <_fstat_r>:
 8009680:	b538      	push	{r3, r4, r5, lr}
 8009682:	2300      	movs	r3, #0
 8009684:	4d06      	ldr	r5, [pc, #24]	@ (80096a0 <_fstat_r+0x20>)
 8009686:	4604      	mov	r4, r0
 8009688:	4608      	mov	r0, r1
 800968a:	4611      	mov	r1, r2
 800968c:	602b      	str	r3, [r5, #0]
 800968e:	f7f8 ff41 	bl	8002514 <_fstat>
 8009692:	1c43      	adds	r3, r0, #1
 8009694:	d102      	bne.n	800969c <_fstat_r+0x1c>
 8009696:	682b      	ldr	r3, [r5, #0]
 8009698:	b103      	cbz	r3, 800969c <_fstat_r+0x1c>
 800969a:	6023      	str	r3, [r4, #0]
 800969c:	bd38      	pop	{r3, r4, r5, pc}
 800969e:	bf00      	nop
 80096a0:	20000628 	.word	0x20000628

080096a4 <_isatty_r>:
 80096a4:	b538      	push	{r3, r4, r5, lr}
 80096a6:	2300      	movs	r3, #0
 80096a8:	4d05      	ldr	r5, [pc, #20]	@ (80096c0 <_isatty_r+0x1c>)
 80096aa:	4604      	mov	r4, r0
 80096ac:	4608      	mov	r0, r1
 80096ae:	602b      	str	r3, [r5, #0]
 80096b0:	f7f8 ff3f 	bl	8002532 <_isatty>
 80096b4:	1c43      	adds	r3, r0, #1
 80096b6:	d102      	bne.n	80096be <_isatty_r+0x1a>
 80096b8:	682b      	ldr	r3, [r5, #0]
 80096ba:	b103      	cbz	r3, 80096be <_isatty_r+0x1a>
 80096bc:	6023      	str	r3, [r4, #0]
 80096be:	bd38      	pop	{r3, r4, r5, pc}
 80096c0:	20000628 	.word	0x20000628

080096c4 <_raise_r>:
 80096c4:	291f      	cmp	r1, #31
 80096c6:	b538      	push	{r3, r4, r5, lr}
 80096c8:	4605      	mov	r5, r0
 80096ca:	460c      	mov	r4, r1
 80096cc:	d904      	bls.n	80096d8 <_raise_r+0x14>
 80096ce:	2316      	movs	r3, #22
 80096d0:	6003      	str	r3, [r0, #0]
 80096d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80096d6:	bd38      	pop	{r3, r4, r5, pc}
 80096d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80096da:	b112      	cbz	r2, 80096e2 <_raise_r+0x1e>
 80096dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80096e0:	b94b      	cbnz	r3, 80096f6 <_raise_r+0x32>
 80096e2:	4628      	mov	r0, r5
 80096e4:	f000 f830 	bl	8009748 <_getpid_r>
 80096e8:	4622      	mov	r2, r4
 80096ea:	4601      	mov	r1, r0
 80096ec:	4628      	mov	r0, r5
 80096ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096f2:	f000 b817 	b.w	8009724 <_kill_r>
 80096f6:	2b01      	cmp	r3, #1
 80096f8:	d00a      	beq.n	8009710 <_raise_r+0x4c>
 80096fa:	1c59      	adds	r1, r3, #1
 80096fc:	d103      	bne.n	8009706 <_raise_r+0x42>
 80096fe:	2316      	movs	r3, #22
 8009700:	6003      	str	r3, [r0, #0]
 8009702:	2001      	movs	r0, #1
 8009704:	e7e7      	b.n	80096d6 <_raise_r+0x12>
 8009706:	2100      	movs	r1, #0
 8009708:	4620      	mov	r0, r4
 800970a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800970e:	4798      	blx	r3
 8009710:	2000      	movs	r0, #0
 8009712:	e7e0      	b.n	80096d6 <_raise_r+0x12>

08009714 <raise>:
 8009714:	4b02      	ldr	r3, [pc, #8]	@ (8009720 <raise+0xc>)
 8009716:	4601      	mov	r1, r0
 8009718:	6818      	ldr	r0, [r3, #0]
 800971a:	f7ff bfd3 	b.w	80096c4 <_raise_r>
 800971e:	bf00      	nop
 8009720:	2000003c 	.word	0x2000003c

08009724 <_kill_r>:
 8009724:	b538      	push	{r3, r4, r5, lr}
 8009726:	2300      	movs	r3, #0
 8009728:	4d06      	ldr	r5, [pc, #24]	@ (8009744 <_kill_r+0x20>)
 800972a:	4604      	mov	r4, r0
 800972c:	4608      	mov	r0, r1
 800972e:	4611      	mov	r1, r2
 8009730:	602b      	str	r3, [r5, #0]
 8009732:	f7f8 fe90 	bl	8002456 <_kill>
 8009736:	1c43      	adds	r3, r0, #1
 8009738:	d102      	bne.n	8009740 <_kill_r+0x1c>
 800973a:	682b      	ldr	r3, [r5, #0]
 800973c:	b103      	cbz	r3, 8009740 <_kill_r+0x1c>
 800973e:	6023      	str	r3, [r4, #0]
 8009740:	bd38      	pop	{r3, r4, r5, pc}
 8009742:	bf00      	nop
 8009744:	20000628 	.word	0x20000628

08009748 <_getpid_r>:
 8009748:	f7f8 be7e 	b.w	8002448 <_getpid>

0800974c <_init>:
 800974c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800974e:	bf00      	nop
 8009750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009752:	bc08      	pop	{r3}
 8009754:	469e      	mov	lr, r3
 8009756:	4770      	bx	lr

08009758 <_fini>:
 8009758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800975a:	bf00      	nop
 800975c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800975e:	bc08      	pop	{r3}
 8009760:	469e      	mov	lr, r3
 8009762:	4770      	bx	lr
