{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1353524414125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1353524414140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 04:00:13 2012 " "Processing started: Thu Nov 22 04:00:13 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1353524414140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1353524414140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1353524414140 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1353524417750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-arc " "Found design unit 1: test-arc" {  } { { "test.vhd" "" { Text "C:/Prj/test/test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1353524419156 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Prj/test/test.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353524419156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353524419156 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1353524419265 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg\[0\] reg\[0\]~_emulated reg\[0\]~latch " "Register \"reg\[0\]\" is converted into an equivalent circuit using register \"reg\[0\]~_emulated\" and latch \"reg\[0\]~latch\"" {  } { { "test.vhd" "" { Text "C:/Prj/test/test.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1353524422468 "|test|reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg\[1\] reg\[1\]~_emulated reg\[0\]~latch " "Register \"reg\[1\]\" is converted into an equivalent circuit using register \"reg\[1\]~_emulated\" and latch \"reg\[0\]~latch\"" {  } { { "test.vhd" "" { Text "C:/Prj/test/test.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1353524422468 "|test|reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg\[2\] reg\[2\]~_emulated reg\[0\]~latch " "Register \"reg\[2\]\" is converted into an equivalent circuit using register \"reg\[2\]~_emulated\" and latch \"reg\[0\]~latch\"" {  } { { "test.vhd" "" { Text "C:/Prj/test/test.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1353524422468 "|test|reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg\[3\] reg\[3\]~_emulated reg\[0\]~latch " "Register \"reg\[3\]\" is converted into an equivalent circuit using register \"reg\[3\]~_emulated\" and latch \"reg\[0\]~latch\"" {  } { { "test.vhd" "" { Text "C:/Prj/test/test.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1353524422468 "|test|reg[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1353524422468 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Prj/test/test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353524422515 "|test|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Prj/test/test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353524422515 "|test|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] VCC " "Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Prj/test/test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1353524422515 "|test|seg2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1353524422515 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1353524423421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1353524424656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1353524424656 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1353524424718 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1353524424718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1353524424718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1353524424718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1353524424796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 04:00:24 2012 " "Processing ended: Thu Nov 22 04:00:24 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1353524424796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1353524424796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1353524424796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1353524424796 ""}
