##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_100Hz
		4.2::Critical Path Report for Clk_200Hz
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_Atmega_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Atmega_IntClock:R)
		5.2::Critical Path Report for (UART_Atmega_IntClock:R vs. UART_Atmega_IntClock:R)
		5.3::Critical Path Report for (Clk_200Hz:R vs. Clk_200Hz:R)
		5.4::Critical Path Report for (Clk_100Hz:R vs. Clk_100Hz:R)
		5.5::Critical Path Report for (Clk_100Hz(fixed-function):R vs. Clk_100Hz:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clk2                       | N/A                    | Target: 1.00 MHz   | 
Clock: Clk2(fixed-function)       | N/A                    | Target: 1.00 MHz   | 
Clock: Clk_100Hz                  | Frequency: 102.27 MHz  | Target: 0.00 MHz   | 
Clock: Clk_100Hz(fixed-function)  | N/A                    | Target: 0.00 MHz   | 
Clock: Clk_200Hz                  | Frequency: 141.62 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 58.29 MHz   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                    | Target: 24.00 MHz  | 
Clock: UART_Atmega_IntClock       | Frequency: 51.80 MHz   | Target: 0.04 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock               Capture Clock         Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------  --------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_100Hz                  Clk_100Hz             1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clk_100Hz(fixed-function)  Clk_100Hz             1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clk_200Hz                  Clk_200Hz             5e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  UART_Atmega_IntClock  41666.7          24510        N/A              N/A         N/A              N/A         N/A              N/A         
UART_Atmega_IntClock       UART_Atmega_IntClock  2.60417e+007     26022361     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  
P(0)_PAD   17400         Clk_200Hz:R       


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase        
-----------  ------------  ----------------------  
Tx_1(0)_PAD  31570         UART_Atmega_IntClock:R  
t1(0)_PAD    31258         Clk_100Hz:R             
t1(0)_PAD    30766         CyBUS_CLK:R             
t2(0)_PAD    36861         Clk_100Hz:R             
t2(0)_PAD    35205         CyBUS_CLK:R             
t3(0)_PAD    33157         Clk_100Hz:R             
t3(0)_PAD    32665         CyBUS_CLK:R             
t4(0)_PAD    33522         Clk_100Hz:R             
t4(0)_PAD    31866         CyBUS_CLK:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_100Hz
***************************************
Clock: Clk_100Hz
Frequency: 102.27 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_358_0/q
Path End       : Net_358_1/main_1
Capture Clock  : Net_358_1/clock_0
Path slack     : 9999990222p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clk_100Hz:R#1 vs. Clk_100Hz:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_358_0/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_358_0/q       macrocell17   1250   1250  9999990222  RISE       1
Net_358_1/main_1  macrocell16   5018   6268  9999990222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_358_1/clock_0                                          macrocell16         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clk_200Hz
***************************************
Clock: Clk_200Hz
Frequency: 141.62 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Deb1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_231/main_1
Capture Clock  : Net_231/clock_0
Path slack     : 4999992939p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clk_200Hz:R#1 vs. Clk_200Hz:R#2)   5000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                     4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Deb1:DEBOUNCER[0]:d_sync_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\Deb1:DEBOUNCER[0]:d_sync_1\/q  macrocell19   1250   1250  4999992939  RISE       1
Net_231/main_1                  macrocell20   2301   3551  4999992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell20         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.29 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Atmega:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Atmega:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24510p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_Atmega_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13687
-------------------------------------   ----- 
End-of-path arrival time (ps)           13687
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell19        2996   2996  24510  RISE       1
\UART_Atmega:BUART:rx_postpoll\/main_1         macrocell12     5051   8047  24510  RISE       1
\UART_Atmega:BUART:rx_postpoll\/q              macrocell12     3350  11397  24510  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13687  24510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_Atmega_IntClock
**************************************************
Clock: UART_Atmega_IntClock
Frequency: 51.80 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_2\/q
Path End       : \UART_Atmega:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Atmega:BUART:sRX:RxBitCounter\/clock
Path slack     : 26022361p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13946
-------------------------------------   ----- 
End-of-path arrival time (ps)           13946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_2\/q            macrocell30   1250   1250  26022361  RISE       1
\UART_Atmega:BUART:rx_counter_load\/main_3  macrocell11   7081   8331  26022361  RISE       1
\UART_Atmega:BUART:rx_counter_load\/q       macrocell11   3350  11681  26022361  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/load   count7cell    2265  13946  26022361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Atmega_IntClock:R)
**********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Atmega:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Atmega:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24510p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_Atmega_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13687
-------------------------------------   ----- 
End-of-path arrival time (ps)           13687
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell19        2996   2996  24510  RISE       1
\UART_Atmega:BUART:rx_postpoll\/main_1         macrocell12     5051   8047  24510  RISE       1
\UART_Atmega:BUART:rx_postpoll\/q              macrocell12     3350  11397  24510  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13687  24510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_Atmega_IntClock:R vs. UART_Atmega_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_2\/q
Path End       : \UART_Atmega:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Atmega:BUART:sRX:RxBitCounter\/clock
Path slack     : 26022361p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13946
-------------------------------------   ----- 
End-of-path arrival time (ps)           13946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_2\/q            macrocell30   1250   1250  26022361  RISE       1
\UART_Atmega:BUART:rx_counter_load\/main_3  macrocell11   7081   8331  26022361  RISE       1
\UART_Atmega:BUART:rx_counter_load\/q       macrocell11   3350  11681  26022361  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/load   count7cell    2265  13946  26022361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


5.3::Critical Path Report for (Clk_200Hz:R vs. Clk_200Hz:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Deb1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_231/main_1
Capture Clock  : Net_231/clock_0
Path slack     : 4999992939p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clk_200Hz:R#1 vs. Clk_200Hz:R#2)   5000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                     4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Deb1:DEBOUNCER[0]:d_sync_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\Deb1:DEBOUNCER[0]:d_sync_1\/q  macrocell19   1250   1250  4999992939  RISE       1
Net_231/main_1                  macrocell20   2301   3551  4999992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell20         0      0  RISE       1


5.4::Critical Path Report for (Clk_100Hz:R vs. Clk_100Hz:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_358_0/q
Path End       : Net_358_1/main_1
Capture Clock  : Net_358_1/clock_0
Path slack     : 9999990222p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clk_100Hz:R#1 vs. Clk_100Hz:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_358_0/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_358_0/q       macrocell17   1250   1250  9999990222  RISE       1
Net_358_1/main_1  macrocell16   5018   6268  9999990222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_358_1/clock_0                                          macrocell16         0      0  RISE       1


5.5::Critical Path Report for (Clk_100Hz(fixed-function):R vs. Clk_100Hz:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Selector:TimerHW\/irq
Path End       : Net_358_1/main_0
Capture Clock  : Net_358_1/clock_0
Path slack     : 9999988065p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Clk_100Hz(fixed-function):R#1 vs. Clk_100Hz:R#2)   10000000000
- Setup time                                                             -3510
----------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8425
-------------------------------------   ---- 
End-of-path arrival time (ps)           8425
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_3                                      clockblockcell      0      0  RISE       1
\Timer_Selector:TimerHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT       slack  edge  Fanout
----------------------------  -----------  -----  -----  ----------  ----  ------
\Timer_Selector:TimerHW\/irq  timercell     1000   1000  9999988065  RISE       1
Net_358_1/main_0              macrocell16   7425   8425  9999988065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_358_1/clock_0                                          macrocell16         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Atmega:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Atmega:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24510p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_Atmega_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13687
-------------------------------------   ----- 
End-of-path arrival time (ps)           13687
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell19        2996   2996  24510  RISE       1
\UART_Atmega:BUART:rx_postpoll\/main_1         macrocell12     5051   8047  24510  RISE       1
\UART_Atmega:BUART:rx_postpoll\/q              macrocell12     3350  11397  24510  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13687  24510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Atmega:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Atmega:BUART:rx_state_0\/clock_0
Path slack     : 29243p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_Atmega_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8914
-------------------------------------   ---- 
End-of-path arrival time (ps)           8914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell19      2996   2996  24510  RISE       1
\UART_Atmega:BUART:rx_state_0\/main_9  macrocell27   5918   8914  29243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Atmega:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Atmega:BUART:rx_state_2\/clock_0
Path slack     : 29374p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_Atmega_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8783
-------------------------------------   ---- 
End-of-path arrival time (ps)           8783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell19      2996   2996  24510  RISE       1
\UART_Atmega:BUART:rx_state_2\/main_8  macrocell30   5787   8783  29374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Atmega:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Atmega:BUART:rx_status_3\/clock_0
Path slack     : 29374p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_Atmega_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8783
-------------------------------------   ---- 
End-of-path arrival time (ps)           8783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell19      2996   2996  24510  RISE       1
\UART_Atmega:BUART:rx_status_3\/main_6  macrocell35   5787   8783  29374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_status_3\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Atmega:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Atmega:BUART:pollcount_1\/clock_0
Path slack     : 30110p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_Atmega_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell19      2996   2996  24510  RISE       1
\UART_Atmega:BUART:pollcount_1\/main_3  macrocell33   5051   8047  30110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Atmega:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Atmega:BUART:pollcount_0\/clock_0
Path slack     : 30110p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_Atmega_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell19      2996   2996  24510  RISE       1
\UART_Atmega:BUART:pollcount_0\/main_2  macrocell34   5051   8047  30110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Atmega:BUART:rx_last\/main_0
Capture Clock  : \UART_Atmega:BUART:rx_last\/clock_0
Path slack     : 30110p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#625 vs. UART_Atmega_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell19      2996   2996  24510  RISE       1
\UART_Atmega:BUART:rx_last\/main_0  macrocell36   5051   8047  30110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_last\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_2\/q
Path End       : \UART_Atmega:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Atmega:BUART:sRX:RxBitCounter\/clock
Path slack     : 26022361p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13946
-------------------------------------   ----- 
End-of-path arrival time (ps)           13946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_2\/q            macrocell30   1250   1250  26022361  RISE       1
\UART_Atmega:BUART:rx_counter_load\/main_3  macrocell11   7081   8331  26022361  RISE       1
\UART_Atmega:BUART:rx_counter_load\/q       macrocell11   3350  11681  26022361  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/load   count7cell    2265  13946  26022361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_1\/q
Path End       : \UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 26025335p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10142
-------------------------------------   ----- 
End-of-path arrival time (ps)           10142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_1\/q                      macrocell22     1250   1250  26025335  RISE       1
\UART_Atmega:BUART:counter_load_not\/main_0           macrocell8      3250   4500  26025335  RISE       1
\UART_Atmega:BUART:counter_load_not\/q                macrocell8      3350   7850  26025335  RISE       1
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  10142  26025335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Atmega:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Atmega:BUART:sTX:TxSts\/clock
Path slack     : 26027805p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13362
-------------------------------------   ----- 
End-of-path arrival time (ps)           13362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  26027805  RISE       1
\UART_Atmega:BUART:tx_status_0\/main_3                 macrocell9      4106   7686  26027805  RISE       1
\UART_Atmega:BUART:tx_status_0\/q                      macrocell9      3350  11036  26027805  RISE       1
\UART_Atmega:BUART:sTX:TxSts\/status_0                 statusicell1    2326  13362  26027805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Atmega:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Atmega:BUART:sRX:RxSts\/clock
Path slack     : 26029025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12142
-------------------------------------   ----- 
End-of-path arrival time (ps)           12142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  26029025  RISE       1
\UART_Atmega:BUART:rx_status_4\/main_1                 macrocell13     2881   6461  26029025  RISE       1
\UART_Atmega:BUART:rx_status_4\/q                      macrocell13     3350   9811  26029025  RISE       1
\UART_Atmega:BUART:sRX:RxSts\/status_4                 statusicell2    2331  12142  26029025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_2\/q
Path End       : \UART_Atmega:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Atmega:BUART:rx_state_0\/clock_0
Path slack     : 26029826p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_2\/q       macrocell30   1250   1250  26022361  RISE       1
\UART_Atmega:BUART:rx_state_0\/main_4  macrocell27   7081   8331  26029826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_2\/q
Path End       : \UART_Atmega:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Atmega:BUART:rx_state_3\/clock_0
Path slack     : 26029826p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_2\/q       macrocell30   1250   1250  26022361  RISE       1
\UART_Atmega:BUART:rx_state_3\/main_4  macrocell29   7081   8331  26029826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_2\/q
Path End       : \UART_Atmega:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Atmega:BUART:rx_load_fifo\/clock_0
Path slack     : 26029829p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_2\/q         macrocell30   1250   1250  26022361  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/main_4  macrocell28   7078   8328  26029829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_2\/q
Path End       : \UART_Atmega:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Atmega:BUART:rx_state_2\/clock_0
Path slack     : 26029829p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_2\/q       macrocell30   1250   1250  26022361  RISE       1
\UART_Atmega:BUART:rx_state_2\/main_4  macrocell30   7078   8328  26029829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_2\/q
Path End       : \UART_Atmega:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Atmega:BUART:rx_status_3\/clock_0
Path slack     : 26029829p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_2\/q        macrocell30   1250   1250  26022361  RISE       1
\UART_Atmega:BUART:rx_status_3\/main_4  macrocell35   7078   8328  26029829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_status_3\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:pollcount_0\/q
Path End       : \UART_Atmega:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Atmega:BUART:rx_status_3\/clock_0
Path slack     : 26029922p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_0\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:pollcount_0\/q       macrocell34   1250   1250  26026577  RISE       1
\UART_Atmega:BUART:rx_status_3\/main_7  macrocell35   6985   8235  26029922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_status_3\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Atmega:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Atmega:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26029942p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  26025562  RISE       1
\UART_Atmega:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5525   5715  26029942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_0\/q
Path End       : \UART_Atmega:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Atmega:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26030193p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_0\/q                macrocell27     1250   1250  26026769  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4214   5464  26030193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_1\/q
Path End       : \UART_Atmega:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Atmega:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26030283p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_1\/q                macrocell22     1250   1250  26025335  RISE       1
\UART_Atmega:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4124   5374  26030283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Atmega:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Atmega:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26030399p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_ctrl_mark_last\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_ctrl_mark_last\/q         macrocell26     1250   1250  26025956  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4008   5258  26030399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_0\/q
Path End       : \UART_Atmega:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Atmega:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26030411p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_0\/q                macrocell23     1250   1250  26025469  RISE       1
\UART_Atmega:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3995   5245  26030411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Atmega:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Atmega:BUART:tx_state_0\/clock_0
Path slack     : 26030471p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  26027805  RISE       1
\UART_Atmega:BUART:tx_state_0\/main_3                  macrocell23     4106   7686  26030471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_bitclk_enable\/q
Path End       : \UART_Atmega:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Atmega:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26030796p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_bitclk_enable\/q          macrocell31     1250   1250  26030796  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3611   4861  26030796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Atmega:BUART:txn\/main_3
Capture Clock  : \UART_Atmega:BUART:txn\/clock_0
Path slack     : 26030956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  26030956  RISE       1
\UART_Atmega:BUART:txn\/main_3                macrocell21     2831   7201  26030956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:txn\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_0\/q
Path End       : \UART_Atmega:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Atmega:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26031374p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_0\/q               macrocell27   1250   1250  26026769  RISE       1
\UART_Atmega:BUART:rx_state_stop1_reg\/main_1  macrocell32   5533   6783  26031374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_stop1_reg\/clock_0             macrocell32         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_2\/q
Path End       : \UART_Atmega:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Atmega:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26031442p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_2\/q               macrocell30   1250   1250  26022361  RISE       1
\UART_Atmega:BUART:rx_state_stop1_reg\/main_3  macrocell32   5465   6715  26031442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_stop1_reg\/clock_0             macrocell32         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_3\/q
Path End       : \UART_Atmega:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Atmega:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26031487p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6669
-------------------------------------   ---- 
End-of-path arrival time (ps)           6669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_3\/q               macrocell29   1250   1250  26026064  RISE       1
\UART_Atmega:BUART:rx_state_stop1_reg\/main_2  macrocell32   5419   6669  26031487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_stop1_reg\/clock_0             macrocell32         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Atmega:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Atmega:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26032000p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_ctrl_mark_last\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_ctrl_mark_last\/q        macrocell26   1250   1250  26025956  RISE       1
\UART_Atmega:BUART:rx_state_stop1_reg\/main_0  macrocell32   4907   6157  26032000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_stop1_reg\/clock_0             macrocell32         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:pollcount_0\/q
Path End       : \UART_Atmega:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Atmega:BUART:pollcount_1\/clock_0
Path slack     : 26032176p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_0\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:pollcount_0\/q       macrocell34   1250   1250  26026577  RISE       1
\UART_Atmega:BUART:pollcount_1\/main_4  macrocell33   4730   5980  26032176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:pollcount_0\/q
Path End       : \UART_Atmega:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Atmega:BUART:pollcount_0\/clock_0
Path slack     : 26032176p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_0\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:pollcount_0\/q       macrocell34   1250   1250  26026577  RISE       1
\UART_Atmega:BUART:pollcount_0\/main_3  macrocell34   4730   5980  26032176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_1\/q
Path End       : \UART_Atmega:BUART:txn\/main_1
Capture Clock  : \UART_Atmega:BUART:txn\/clock_0
Path slack     : 26032242p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_1\/q  macrocell22   1250   1250  26025335  RISE       1
\UART_Atmega:BUART:txn\/main_1    macrocell21   4664   5914  26032242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:txn\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_1\/q
Path End       : \UART_Atmega:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Atmega:BUART:tx_state_1\/clock_0
Path slack     : 26032242p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_1\/q       macrocell22   1250   1250  26025335  RISE       1
\UART_Atmega:BUART:tx_state_1\/main_0  macrocell22   4664   5914  26032242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:pollcount_0\/q
Path End       : \UART_Atmega:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Atmega:BUART:rx_state_0\/clock_0
Path slack     : 26032393p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_0\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:pollcount_0\/q       macrocell34   1250   1250  26026577  RISE       1
\UART_Atmega:BUART:rx_state_0\/main_10  macrocell27   4514   5764  26032393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_bitclk\/q
Path End       : \UART_Atmega:BUART:txn\/main_6
Capture Clock  : \UART_Atmega:BUART:txn\/clock_0
Path slack     : 26032431p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_bitclk\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_bitclk\/q  macrocell25   1250   1250  26032431  RISE       1
\UART_Atmega:BUART:txn\/main_6   macrocell21   4476   5726  26032431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:txn\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_bitclk\/q
Path End       : \UART_Atmega:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Atmega:BUART:tx_state_1\/clock_0
Path slack     : 26032431p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_bitclk\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_bitclk\/q        macrocell25   1250   1250  26032431  RISE       1
\UART_Atmega:BUART:tx_state_1\/main_5  macrocell22   4476   5726  26032431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_1\/q
Path End       : \UART_Atmega:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Atmega:BUART:tx_state_0\/clock_0
Path slack     : 26032795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_1\/q       macrocell22   1250   1250  26025335  RISE       1
\UART_Atmega:BUART:tx_state_0\/main_0  macrocell23   4112   5362  26032795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_1\/q
Path End       : \UART_Atmega:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Atmega:BUART:tx_bitclk\/clock_0
Path slack     : 26032795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_1\/q      macrocell22   1250   1250  26025335  RISE       1
\UART_Atmega:BUART:tx_bitclk\/main_0  macrocell25   4112   5362  26032795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_bitclk\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Atmega:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Atmega:BUART:rx_load_fifo\/clock_0
Path slack     : 26032888p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_ctrl_mark_last\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  26025956  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/main_0  macrocell28   4019   5269  26032888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Atmega:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Atmega:BUART:rx_state_2\/clock_0
Path slack     : 26032888p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_ctrl_mark_last\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  26025956  RISE       1
\UART_Atmega:BUART:rx_state_2\/main_0    macrocell30   4019   5269  26032888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Atmega:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Atmega:BUART:rx_status_3\/clock_0
Path slack     : 26032888p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_ctrl_mark_last\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  26025956  RISE       1
\UART_Atmega:BUART:rx_status_3\/main_0   macrocell35   4019   5269  26032888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_status_3\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_load_fifo\/q
Path End       : \UART_Atmega:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Atmega:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26032947p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3130
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_load_fifo\/q            macrocell28     1250   1250  26029966  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4340   5590  26032947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_bitclk\/q
Path End       : \UART_Atmega:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Atmega:BUART:tx_state_2\/clock_0
Path slack     : 26032986p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_bitclk\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_bitclk\/q        macrocell25   1250   1250  26032431  RISE       1
\UART_Atmega:BUART:tx_state_2\/main_5  macrocell24   3921   5171  26032986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Atmega:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Atmega:BUART:pollcount_1\/clock_0
Path slack     : 26033061p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26033061  RISE       1
\UART_Atmega:BUART:pollcount_1\/main_0        macrocell33   3156   5096  26033061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Atmega:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Atmega:BUART:pollcount_0\/clock_0
Path slack     : 26033061p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26033061  RISE       1
\UART_Atmega:BUART:pollcount_0\/main_0        macrocell34   3156   5096  26033061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Atmega:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Atmega:BUART:pollcount_1\/clock_0
Path slack     : 26033062p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26033062  RISE       1
\UART_Atmega:BUART:pollcount_1\/main_1        macrocell33   3155   5095  26033062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Atmega:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Atmega:BUART:pollcount_0\/clock_0
Path slack     : 26033062p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26033062  RISE       1
\UART_Atmega:BUART:pollcount_0\/main_1        macrocell34   3155   5095  26033062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:pollcount_1\/q
Path End       : \UART_Atmega:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Atmega:BUART:rx_state_0\/clock_0
Path slack     : 26033217p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_1\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:pollcount_1\/q      macrocell33   1250   1250  26028341  RISE       1
\UART_Atmega:BUART:rx_state_0\/main_8  macrocell27   3690   4940  26033217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:pollcount_1\/q
Path End       : \UART_Atmega:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Atmega:BUART:rx_status_3\/clock_0
Path slack     : 26033227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_1\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:pollcount_1\/q       macrocell33   1250   1250  26028341  RISE       1
\UART_Atmega:BUART:rx_status_3\/main_5  macrocell35   3680   4930  26033227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_status_3\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Atmega:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Atmega:BUART:tx_state_1\/clock_0
Path slack     : 26033320p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  26025562  RISE       1
\UART_Atmega:BUART:tx_state_1\/main_2               macrocell22     4647   4837  26033320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Atmega:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Atmega:BUART:rx_state_0\/clock_0
Path slack     : 26033421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_ctrl_mark_last\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  26025956  RISE       1
\UART_Atmega:BUART:rx_state_0\/main_0    macrocell27   3486   4736  26033421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Atmega:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Atmega:BUART:rx_state_3\/clock_0
Path slack     : 26033421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_ctrl_mark_last\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  26025956  RISE       1
\UART_Atmega:BUART:rx_state_3\/main_0    macrocell29   3486   4736  26033421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_bitclk\/q
Path End       : \UART_Atmega:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Atmega:BUART:tx_state_0\/clock_0
Path slack     : 26033437p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_bitclk\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_bitclk\/q        macrocell25   1250   1250  26032431  RISE       1
\UART_Atmega:BUART:tx_state_0\/main_5  macrocell23   3470   4720  26033437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Atmega:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Atmega:BUART:rx_state_0\/clock_0
Path slack     : 26033491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033491  RISE       1
\UART_Atmega:BUART:rx_state_0\/main_7         macrocell27   2726   4666  26033491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Atmega:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Atmega:BUART:rx_state_3\/clock_0
Path slack     : 26033491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033491  RISE       1
\UART_Atmega:BUART:rx_state_3\/main_7         macrocell29   2726   4666  26033491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Atmega:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Atmega:BUART:rx_load_fifo\/clock_0
Path slack     : 26033517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033491  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/main_7       macrocell28   2699   4639  26033517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Atmega:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Atmega:BUART:rx_state_2\/clock_0
Path slack     : 26033517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033491  RISE       1
\UART_Atmega:BUART:rx_state_2\/main_7         macrocell30   2699   4639  26033517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_3\/q
Path End       : \UART_Atmega:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Atmega:BUART:rx_state_0\/clock_0
Path slack     : 26033529p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_3\/q       macrocell29   1250   1250  26026064  RISE       1
\UART_Atmega:BUART:rx_state_0\/main_3  macrocell27   3377   4627  26033529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_3\/q
Path End       : \UART_Atmega:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Atmega:BUART:rx_state_3\/clock_0
Path slack     : 26033529p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_3\/q       macrocell29   1250   1250  26026064  RISE       1
\UART_Atmega:BUART:rx_state_3\/main_3  macrocell29   3377   4627  26033529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Atmega:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Atmega:BUART:rx_state_0\/clock_0
Path slack     : 26033632p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033632  RISE       1
\UART_Atmega:BUART:rx_state_0\/main_6         macrocell27   2585   4525  26033632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Atmega:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Atmega:BUART:rx_state_3\/clock_0
Path slack     : 26033632p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033632  RISE       1
\UART_Atmega:BUART:rx_state_3\/main_6         macrocell29   2585   4525  26033632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Atmega:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Atmega:BUART:rx_load_fifo\/clock_0
Path slack     : 26033642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033632  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/main_6       macrocell28   2575   4515  26033642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Atmega:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Atmega:BUART:rx_state_2\/clock_0
Path slack     : 26033642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033632  RISE       1
\UART_Atmega:BUART:rx_state_2\/main_6         macrocell30   2575   4515  26033642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Atmega:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Atmega:BUART:rx_state_0\/clock_0
Path slack     : 26033647p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033647  RISE       1
\UART_Atmega:BUART:rx_state_0\/main_5         macrocell27   2570   4510  26033647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Atmega:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Atmega:BUART:rx_state_3\/clock_0
Path slack     : 26033647p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033647  RISE       1
\UART_Atmega:BUART:rx_state_3\/main_5         macrocell29   2570   4510  26033647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Atmega:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Atmega:BUART:rx_load_fifo\/clock_0
Path slack     : 26033657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033647  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/main_5       macrocell28   2560   4500  26033657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Atmega:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Atmega:BUART:rx_state_2\/clock_0
Path slack     : 26033657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033647  RISE       1
\UART_Atmega:BUART:rx_state_2\/main_5         macrocell30   2560   4500  26033657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_1\/q
Path End       : \UART_Atmega:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Atmega:BUART:tx_state_2\/clock_0
Path slack     : 26033657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_1\/q       macrocell22   1250   1250  26025335  RISE       1
\UART_Atmega:BUART:tx_state_2\/main_0  macrocell24   3250   4500  26033657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Atmega:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Atmega:BUART:tx_state_2\/clock_0
Path slack     : 26033741p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  26033741  RISE       1
\UART_Atmega:BUART:tx_state_2\/main_4               macrocell24     4226   4416  26033741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_0\/q
Path End       : \UART_Atmega:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Atmega:BUART:tx_state_0\/clock_0
Path slack     : 26033787p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_0\/q       macrocell23   1250   1250  26025469  RISE       1
\UART_Atmega:BUART:tx_state_0\/main_1  macrocell23   3119   4369  26033787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_0\/q
Path End       : \UART_Atmega:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Atmega:BUART:tx_bitclk\/clock_0
Path slack     : 26033787p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_0\/q      macrocell23   1250   1250  26025469  RISE       1
\UART_Atmega:BUART:tx_bitclk\/main_1  macrocell25   3119   4369  26033787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_bitclk\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_0\/q
Path End       : \UART_Atmega:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Atmega:BUART:tx_state_2\/clock_0
Path slack     : 26033790p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_0\/q       macrocell23   1250   1250  26025469  RISE       1
\UART_Atmega:BUART:tx_state_2\/main_1  macrocell24   3116   4366  26033790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_3\/q
Path End       : \UART_Atmega:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Atmega:BUART:rx_load_fifo\/clock_0
Path slack     : 26033797p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_3\/q         macrocell29   1250   1250  26026064  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/main_3  macrocell28   3110   4360  26033797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_3\/q
Path End       : \UART_Atmega:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Atmega:BUART:rx_state_2\/clock_0
Path slack     : 26033797p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_3\/q       macrocell29   1250   1250  26026064  RISE       1
\UART_Atmega:BUART:rx_state_2\/main_3  macrocell30   3110   4360  26033797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_3\/q
Path End       : \UART_Atmega:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Atmega:BUART:rx_status_3\/clock_0
Path slack     : 26033797p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_3\/q        macrocell29   1250   1250  26026064  RISE       1
\UART_Atmega:BUART:rx_status_3\/main_3  macrocell35   3110   4360  26033797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_status_3\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Atmega:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Atmega:BUART:tx_state_2\/clock_0
Path slack     : 26033884p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  26025562  RISE       1
\UART_Atmega:BUART:tx_state_2\/main_2               macrocell24     4083   4273  26033884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_0\/q
Path End       : \UART_Atmega:BUART:txn\/main_2
Capture Clock  : \UART_Atmega:BUART:txn\/clock_0
Path slack     : 26033929p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_0\/q  macrocell23   1250   1250  26025469  RISE       1
\UART_Atmega:BUART:txn\/main_2    macrocell21   2978   4228  26033929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:txn\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_0\/q
Path End       : \UART_Atmega:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Atmega:BUART:tx_state_1\/clock_0
Path slack     : 26033929p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_0\/q       macrocell23   1250   1250  26025469  RISE       1
\UART_Atmega:BUART:tx_state_1\/main_1  macrocell22   2978   4228  26033929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:pollcount_1\/q
Path End       : \UART_Atmega:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Atmega:BUART:pollcount_1\/clock_0
Path slack     : 26033941p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_1\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:pollcount_1\/q       macrocell33   1250   1250  26028341  RISE       1
\UART_Atmega:BUART:pollcount_1\/main_2  macrocell33   2966   4216  26033941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:pollcount_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Atmega:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Atmega:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033941p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26033061  RISE       1
\UART_Atmega:BUART:rx_bitclk_enable\/main_0   macrocell31   2276   4216  26033941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Atmega:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Atmega:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033944p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26033062  RISE       1
\UART_Atmega:BUART:rx_bitclk_enable\/main_1   macrocell31   2273   4213  26033944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Atmega:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Atmega:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033958p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  26033958  RISE       1
\UART_Atmega:BUART:rx_bitclk_enable\/main_2   macrocell31   2259   4199  26033958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_2\/q
Path End       : \UART_Atmega:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Atmega:BUART:tx_state_0\/clock_0
Path slack     : 26034025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_2\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_2\/q       macrocell24   1250   1250  26025707  RISE       1
\UART_Atmega:BUART:tx_state_0\/main_4  macrocell23   2881   4131  26034025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_2\/q
Path End       : \UART_Atmega:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Atmega:BUART:tx_bitclk\/clock_0
Path slack     : 26034025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_2\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_2\/q      macrocell24   1250   1250  26025707  RISE       1
\UART_Atmega:BUART:tx_bitclk\/main_3  macrocell25   2881   4131  26034025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_bitclk\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_2\/q
Path End       : \UART_Atmega:BUART:txn\/main_4
Capture Clock  : \UART_Atmega:BUART:txn\/clock_0
Path slack     : 26034026p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_2\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_2\/q  macrocell24   1250   1250  26025707  RISE       1
\UART_Atmega:BUART:txn\/main_4    macrocell21   2881   4131  26034026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:txn\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_2\/q
Path End       : \UART_Atmega:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Atmega:BUART:tx_state_1\/clock_0
Path slack     : 26034026p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_2\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_2\/q       macrocell24   1250   1250  26025707  RISE       1
\UART_Atmega:BUART:tx_state_1\/main_3  macrocell22   2881   4131  26034026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:tx_state_2\/q
Path End       : \UART_Atmega:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Atmega:BUART:tx_state_2\/clock_0
Path slack     : 26034029p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_2\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:tx_state_2\/q       macrocell24   1250   1250  26025707  RISE       1
\UART_Atmega:BUART:tx_state_2\/main_3  macrocell24   2878   4128  26034029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_last\/q
Path End       : \UART_Atmega:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Atmega:BUART:rx_state_2\/clock_0
Path slack     : 26034030p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_last\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_last\/q          macrocell36   1250   1250  26034030  RISE       1
\UART_Atmega:BUART:rx_state_2\/main_9  macrocell30   2877   4127  26034030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_bitclk_enable\/q
Path End       : \UART_Atmega:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Atmega:BUART:rx_state_0\/clock_0
Path slack     : 26034213p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  26030796  RISE       1
\UART_Atmega:BUART:rx_state_0\/main_2   macrocell27   2694   3944  26034213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_bitclk_enable\/q
Path End       : \UART_Atmega:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Atmega:BUART:rx_state_3\/clock_0
Path slack     : 26034213p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  26030796  RISE       1
\UART_Atmega:BUART:rx_state_3\/main_2   macrocell29   2694   3944  26034213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_bitclk_enable\/q
Path End       : \UART_Atmega:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Atmega:BUART:rx_load_fifo\/clock_0
Path slack     : 26034217p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_bitclk_enable\/q   macrocell31   1250   1250  26030796  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/main_2  macrocell28   2689   3939  26034217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_bitclk_enable\/q
Path End       : \UART_Atmega:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Atmega:BUART:rx_state_2\/clock_0
Path slack     : 26034217p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  26030796  RISE       1
\UART_Atmega:BUART:rx_state_2\/main_2   macrocell30   2689   3939  26034217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_bitclk_enable\/q
Path End       : \UART_Atmega:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Atmega:BUART:rx_status_3\/clock_0
Path slack     : 26034217p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  26030796  RISE       1
\UART_Atmega:BUART:rx_status_3\/main_2  macrocell35   2689   3939  26034217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_status_3\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_0\/q
Path End       : \UART_Atmega:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Atmega:BUART:rx_load_fifo\/clock_0
Path slack     : 26034223p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_0\/q         macrocell27   1250   1250  26026769  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/main_1  macrocell28   2684   3934  26034223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_load_fifo\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_0\/q
Path End       : \UART_Atmega:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Atmega:BUART:rx_state_2\/clock_0
Path slack     : 26034223p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_0\/q       macrocell27   1250   1250  26026769  RISE       1
\UART_Atmega:BUART:rx_state_2\/main_1  macrocell30   2684   3934  26034223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_2\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_0\/q
Path End       : \UART_Atmega:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Atmega:BUART:rx_status_3\/clock_0
Path slack     : 26034223p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_0\/q        macrocell27   1250   1250  26026769  RISE       1
\UART_Atmega:BUART:rx_status_3\/main_1  macrocell35   2684   3934  26034223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_status_3\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_0\/q
Path End       : \UART_Atmega:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Atmega:BUART:rx_state_0\/clock_0
Path slack     : 26034234p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_0\/q       macrocell27   1250   1250  26026769  RISE       1
\UART_Atmega:BUART:rx_state_0\/main_1  macrocell27   2672   3922  26034234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_state_0\/q
Path End       : \UART_Atmega:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Atmega:BUART:rx_state_3\/clock_0
Path slack     : 26034234p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_state_0\/q       macrocell27   1250   1250  26026769  RISE       1
\UART_Atmega:BUART:rx_state_3\/main_1  macrocell29   2672   3922  26034234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_state_3\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Atmega:BUART:txn\/main_5
Capture Clock  : \UART_Atmega:BUART:txn\/clock_0
Path slack     : 26034305p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  26033741  RISE       1
\UART_Atmega:BUART:txn\/main_5                      macrocell21     3662   3852  26034305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:txn\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Atmega:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Atmega:BUART:tx_state_1\/clock_0
Path slack     : 26034305p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  26033741  RISE       1
\UART_Atmega:BUART:tx_state_1\/main_4               macrocell22     3662   3852  26034305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:txn\/q
Path End       : \UART_Atmega:BUART:txn\/main_0
Capture Clock  : \UART_Atmega:BUART:txn\/clock_0
Path slack     : 26034595p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:txn\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:txn\/q       macrocell21   1250   1250  26034595  RISE       1
\UART_Atmega:BUART:txn\/main_0  macrocell21   2312   3562  26034595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:txn\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Atmega:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Atmega:BUART:tx_state_0\/clock_0
Path slack     : 26034679p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  26025562  RISE       1
\UART_Atmega:BUART:tx_state_0\/main_2               macrocell23     3288   3478  26034679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_state_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Atmega:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Atmega:BUART:tx_bitclk\/clock_0
Path slack     : 26034679p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  26025562  RISE       1
\UART_Atmega:BUART:tx_bitclk\/main_2                macrocell25     3288   3478  26034679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:tx_bitclk\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Atmega:BUART:rx_status_3\/q
Path End       : \UART_Atmega:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Atmega:BUART:sRX:RxSts\/clock
Path slack     : 26036299p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Atmega_IntClock:R#1 vs. UART_Atmega_IntClock:R#2)   26041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           26041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:rx_status_3\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_Atmega:BUART:rx_status_3\/q       macrocell35    1250   1250  26036299  RISE       1
\UART_Atmega:BUART:sRX:RxSts\/status_3  statusicell2   3618   4868  26036299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Atmega:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Deb1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_231/main_1
Capture Clock  : Net_231/clock_0
Path slack     : 4999992939p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clk_200Hz:R#1 vs. Clk_200Hz:R#2)   5000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                     4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Deb1:DEBOUNCER[0]:d_sync_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\Deb1:DEBOUNCER[0]:d_sync_1\/q  macrocell19   1250   1250  4999992939  RISE       1
Net_231/main_1                  macrocell20   2301   3551  4999992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Deb1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Deb1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Deb1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999992950p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clk_200Hz:R#1 vs. Clk_200Hz:R#2)   5000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                     4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Deb1:DEBOUNCER[0]:d_sync_0\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\Deb1:DEBOUNCER[0]:d_sync_0\/q       macrocell18   1250   1250  4999992950  RISE       1
\Deb1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell19   2290   3540  4999992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Deb1:DEBOUNCER[0]:d_sync_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Deb1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_231/main_0
Capture Clock  : Net_231/clock_0
Path slack     : 4999992950p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clk_200Hz:R#1 vs. Clk_200Hz:R#2)   5000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                     4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Deb1:DEBOUNCER[0]:d_sync_0\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\Deb1:DEBOUNCER[0]:d_sync_0\/q  macrocell18   1250   1250  4999992950  RISE       1
Net_231/main_0                  macrocell20   2290   3540  4999992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_231/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Selector:TimerHW\/irq
Path End       : Net_358_1/main_0
Capture Clock  : Net_358_1/clock_0
Path slack     : 9999988065p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Clk_100Hz(fixed-function):R#1 vs. Clk_100Hz:R#2)   10000000000
- Setup time                                                             -3510
----------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8425
-------------------------------------   ---- 
End-of-path arrival time (ps)           8425
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_3                                      clockblockcell      0      0  RISE       1
\Timer_Selector:TimerHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT       slack  edge  Fanout
----------------------------  -----------  -----  -----  ----------  ----  ------
\Timer_Selector:TimerHW\/irq  timercell     1000   1000  9999988065  RISE       1
Net_358_1/main_0              macrocell16   7425   8425  9999988065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_358_1/clock_0                                          macrocell16         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Selector:TimerHW\/irq
Path End       : Net_358_0/main_0
Capture Clock  : Net_358_0/clock_0
Path slack     : 9999988065p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Clk_100Hz(fixed-function):R#1 vs. Clk_100Hz:R#2)   10000000000
- Setup time                                                             -3510
----------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8425
-------------------------------------   ---- 
End-of-path arrival time (ps)           8425
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_3                                      clockblockcell      0      0  RISE       1
\Timer_Selector:TimerHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT       slack  edge  Fanout
----------------------------  -----------  -----  -----  ----------  ----  ------
\Timer_Selector:TimerHW\/irq  timercell     1000   1000  9999988065  RISE       1
Net_358_0/main_0              macrocell17   7425   8425  9999988065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_358_0/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_358_0/q
Path End       : Net_358_1/main_1
Capture Clock  : Net_358_1/clock_0
Path slack     : 9999990222p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clk_100Hz:R#1 vs. Clk_100Hz:R#2)   10000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                      9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_358_0/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_358_0/q       macrocell17   1250   1250  9999990222  RISE       1
Net_358_1/main_1  macrocell16   5018   6268  9999990222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_358_1/clock_0                                          macrocell16         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

