library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity contador1 is
    Port ( INPUT : in  STD_LOGIC_VECTOR (7 downto 0);
           CONT1S : out  STD_LOGIC_VECTOR (3 downto 0));
end contador1;

architecture cont1 of contador1 is

begin

process(INPUT)
variable count : unsigned(3 downto 0) := "0000";
begin
    count := "0000";   -- inicializa vari√°vel count
    for i in 0 to 7 loop
        if(INPUT(i) = '1') then -- se o bit for 1...
            count := count + 1; -- incrementa a contagem
        end if;
    end loop;
    CONT1S <= std_logic_vector(count);    -- output recebe contagem
end process;

end cont1;