Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 07:37:02 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_479_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.055ns (32.723%)  route 2.169ns (67.277%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 6.256 - 4.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.783ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.712ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=35695, routed)       1.884     2.835    Delay1No15_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X135Y616       FDCE                                         r  Delay1No15_instance/Y_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y616       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.914 r  Delay1No15_instance/Y_reg[30]/Q
                         net (fo=5, routed)           0.661     3.575    Delay1No14_instance/Y_reg[33]_0[30]
    SLICE_X129Y575       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.727 r  Delay1No14_instance/geqOp_carry__0_i_9__0/O
                         net (fo=1, routed)           0.015     3.742    Sum10_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X129Y575       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.859 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.885    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X129Y576       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.937 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.303     4.240    Delay1No14_instance/CO[0]
    SLICE_X127Y577       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.289 f  Delay1No14_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=2, routed)           0.236     4.525    Delay1No14_instance/Sum10_2_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X129Y576       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     4.677 f  Delay1No14_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.144     4.821    Delay1No14_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X128Y576       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     4.858 r  Delay1No14_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.415     5.273    Delay1No14_instance/shiftedFracY_d1_reg[45]
    SLICE_X125Y573       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     5.420 r  Delay1No14_instance/shiftedFracY_d1[8]_i_4__0/O
                         net (fo=1, routed)           0.152     5.572    Delay1No15_instance/Y_reg[0]_0[1]
    SLICE_X124Y575       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     5.720 r  Delay1No15_instance/shiftedFracY_d1[8]_i_1__0/O
                         net (fo=2, routed)           0.145     5.865    Delay1No14_instance/Y_reg[26]_0[2]
    SLICE_X124Y575       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     5.987 r  Delay1No14_instance/shiftedFracY_d1[24]_i_1__0/O
                         net (fo=1, routed)           0.072     6.059    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY[13]
    SLICE_X124Y575       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=35695, routed)       1.596     6.256    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X124Y575       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.362     6.618    
                         clock uncertainty           -0.035     6.583    
    SLICE_X124Y575       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.608    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  0.549    




