// Seed: 2468530641
module module_0 (
    input wand  id_0,
    input wand  id_1,
    input uwire id_2,
    input tri   id_3,
    input tri0  id_4
);
  assign id_6 = 1;
endmodule
macromodule module_1 (
    output tri id_0
    , id_7,
    input wand id_1,
    output tri0 id_2,
    output wire id_3,
    input supply0 id_4,
    output uwire id_5
);
  always id_7 <= 1;
  module_0(
      id_4, id_1, id_4, id_1, id_1
  );
endmodule
module module_2 (
    output wor id_0,
    input tri0 id_1
    , id_23,
    input wire id_2,
    output wand id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri id_9,
    input tri1 id_10,
    input uwire id_11,
    output wire id_12,
    output wand id_13,
    input tri0 id_14,
    input tri id_15,
    input uwire id_16,
    input tri0 id_17,
    input tri1 id_18,
    input wor id_19,
    input tri0 id_20,
    input wire id_21
);
  module_0(
      id_20, id_11, id_19, id_10, id_11
  );
endmodule
