// This is a module called "counting_module" 
module counting_module (
  input clk, // Input clock signal
  input reset, // Synchronous reset signal
  input [3:0] in, // 4-bit input signal
  output reg [3:0] count // 4-bit output counter
  );
  
  // Initialize the counter to 0 at reset
  always @(posedge clk, posedge reset) 
  begin
    if (reset == 1'b1) begin // If reset signal is high
      count <= 0; // Reset the counter to 0
    end else begin // If reset signal is low
      count <= count + 1; // Increment counter by 1
    end
  end
  
endmodule // End of module