Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_pro\18.1\PROJECTS\RES_CTRL_LLRF3_rev_1\EPCQ.ip --block-symbol-file --output-directory=C:\intelFPGA_pro\18.1\PROJECTS\RES_CTRL_LLRF3_rev_1\EPCQ --family="Cyclone 10 GX" --part=10CX105YF672E5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_pro\18.1\PROJECTS\RES_CTRL_LLRF3_rev_1\EPCQ.ip --synthesis=VERILOG --output-directory=C:\intelFPGA_pro\18.1\PROJECTS\RES_CTRL_LLRF3_rev_1\EPCQ --family="Cyclone 10 GX" --part=10CX105YF672E5G
Info: EPCQ: "Transforming system: EPCQ"
Info: EPCQ: "Naming system components in system: EPCQ"
Info: EPCQ: "Processing generation queue"
Info: EPCQ: "Generating: EPCQ"
Info: EPCQ: "Generating: EPCQ_altera_asmi_parallel_181_725fl2y"
Info: asmi_parallel_0: generating top-level entity EPCQ_altera_asmi_parallel_181_725fl2y
Info: EPCQ: Done "EPCQ" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in EPCQ. No files generated.
Info: Finished: Generate IP Core Documentation
