Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Wed Nov  7 23:48:02 2018
| Host              : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command           : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design            : aes
| Device            : xcku035-fbva900
| Speed File        : -3  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 481 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 258 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.172        0.000                      0                 8075       -0.054     -187.413                   5200                 8075        1.095        0.000                       0                  7048  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 1.852}        3.704           270.000         
  w_clkfbout_clk_wiz_gen  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.172        0.000                      0                 8075       -0.054     -187.413                   5200                 8075        1.095        0.000                       0                  7044  
  w_clkfbout_clk_wiz_gen                                                                                                                                                    8.824        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
Hold  :         5200  Failing Endpoints,  Worst Slack       -0.054ns,  Total Violation     -187.413ns
PW    :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__13/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage3/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__13/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_18_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__12_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__12_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__12_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g0_b3__12/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g0_b3__12_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage2/SBOX_inferred__4/r_h_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage2/SBOX_inferred__4/r_h_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage2/sel_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage2/sel_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage2/sel_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage3/w_s2_h[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage3/sel
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage3/sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_9_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__16_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__16_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__16_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g0_b3__16/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g0_b3__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage2/SBOX_inferred__8/sel__0_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage2/SBOX_inferred__8/sel__0_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage2/sel__1_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage2/sel__1_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage2/sel__1_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage3/w_s2_h[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__1/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage3/sel__1
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage3/sel__3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_1_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__20_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__20_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__20_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g0_b3__20/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g0_b3__20_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage2/SBOX_inferred__12/sel__2_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage2/SBOX_inferred__12/sel__2_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage2/sel__3_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage2/sel__3_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage2/sel__3_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage3/w_s2_h[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__3/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage3/sel__3
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__9/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage3/sel__5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__9/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_27_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__8_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__8_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__8_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g0_b3__8/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g0_b3__8_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage2/SBOX_inferred__0/sel__4_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage2/SBOX_inferred__0/sel__4_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage2/sel__5_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage2/sel__5_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage2/sel__5_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage3/w_s2_h[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__5/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage3/sel__5
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage4/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_18_in269_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__4__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__4__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__4__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b3__4__0__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b3__4__0__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__4/r_h_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage3/SBOX_inferred__4/r_h_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage3/sel_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage3/sel_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage3/sel_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage4/w_s3_h[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage4/sel
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage4/sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_9_in253_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__8__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__8__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__8__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b3__8__0__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b3__8__0__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__8/sel__0_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage3/SBOX_inferred__8/sel__0_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage3/sel__1_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage3/sel__1_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage3/sel__1_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage4/w_s3_h[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__1/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage4/sel__1
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage4/sel__3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_1_in237_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__12__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__12__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__12__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b3__12__0__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b3__12__0__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__12/sel__2_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage3/SBOX_inferred__12/sel__2_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage3/sel__3_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage3/sel__3_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage3/sel__3_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage4/w_s3_h[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__3/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage4/sel__3
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage4/sel__5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_27_in285_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__0__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__0__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__0__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b3__0__0__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b3__0__0__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__0/sel__4_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage3/SBOX_inferred__0/sel__4_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage3/sel__5_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage3/sel__5_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage3/sel__5_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage4/w_s3_h[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__5/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage4/sel__5
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_18_in269_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__84_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__84_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__84_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b3__84/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b3__84_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__4/r_h_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage4/SBOX_inferred__4/r_h_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage4/sel_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage4/sel_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage4/sel_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage5/w_s4_h[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage5/sel
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_9_in253_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__88_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__88_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__88_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b3__88/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b3__88_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__8/sel__0_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage4/SBOX_inferred__8/sel__0_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage4/sel__1_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage4/sel__1_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage4/sel__1_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage5/w_s4_h[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__1/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage5/sel__1
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/sel__3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_1_in237_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__92_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__92_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__92_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b3__92/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b3__92_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__12/sel__2_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage4/SBOX_inferred__12/sel__2_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage4/sel__3_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage4/sel__3_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage4/sel__3_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage5/w_s4_h[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__3/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage5/sel__3
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/sel__5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_27_in285_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__80_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__80_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__80_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b3__80/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b3__80_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__0/sel__4_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage4/SBOX_inferred__0/sel__4_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage4/sel__5_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage4/sel__5_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage4/sel__5_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage5/w_s4_h[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__5/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage5/sel__5
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_18_in269_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__4_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__4_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__4_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX18_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__4__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__0_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__4/r_h_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__4/r_h_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_h[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage6/sel
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_9_in253_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__8_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__8_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__8_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX18_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__8__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__2_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__8/sel__0_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__8/sel__0_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__1_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__1_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__1_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_h[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__1/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage6/sel__1
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__8/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__10/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__8/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_1_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__28_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__28_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__28_i_5__0/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__28__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__11_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__28/sel__9_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__28/sel__9_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__10_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__10_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__10_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_j0[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__10/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__10/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage6/sel__10
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__12/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__10/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_27_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__16_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__16_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__16_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__16__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel_45
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__16/sel__11_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__16/sel__11_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__12_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__12_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__12_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_j0[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__12/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__12/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage6/sel__12
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__19/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__13/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__19/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_18_in142_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__36_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__36_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__36_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__36/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__14_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__13_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__13_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__13_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_cb[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__13/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__13/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage6/sel__13
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__13/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__15/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__13/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_9_in126_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__40_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__40_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__40_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__40/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__16_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__40/sel__14_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__40/sel__14_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__15_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__15_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__15_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_cb[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__15/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__15/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage6/sel__15
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__15/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__17/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__15/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_1_in110_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__44_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__44_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__44_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__44/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__18_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__44/sel__16_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__44/sel__16_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__17_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__17_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__17_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_cb[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__17/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__17/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage6/sel__17
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__17/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__19/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__17/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__17/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_27_in158_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__32_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__32_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__32_i_5__0/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__32__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_45
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__32/sel__18_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__32/sel__18_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__19_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__19_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__19_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_cb[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__19/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__19/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage6/sel__19
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_1_in237_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__12_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__12_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__12_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX18_out[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__12__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__4_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__12/sel__2_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__12/sel__2_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__3_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__3_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__3_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_h[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__3/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage6/sel__3
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_27_in285_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX18_out[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__0__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/r_h_reg_rep_bsel_45
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__0/sel__4_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__0/sel__4_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__5_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__5_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__5_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_h[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__5/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage6/sel__5
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__12/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__12/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_18_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__20_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__20_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__20_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__20__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__7_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__20/r_encrypted_j0_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__20/r_encrypted_j0_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__6_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__6_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__6_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_j0[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__6/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage6/sel__6
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__8/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__6/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_9_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__24_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__24_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__24__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__9_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__24/sel__7_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__24/sel__7_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__8_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__8_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__8_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_j0[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__8/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__8/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage6/sel__8
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__12/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage7/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__12/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_18_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__52__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__52__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__52__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1_1[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__52__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/sel__7_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__20/r_encrypted_j0_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__20/r_encrypted_j0_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_j0[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage7/sel
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage7/sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__6/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_9_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__56_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__56_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__56_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1_1[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__56/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/sel__9_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__24/sel__0_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__24/sel__0_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__1_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__1_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__1_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_j0[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__1/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage7/sel__1
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__15/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage7/sel__10/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__15/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_1_in110_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__76_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__76_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__76_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out_0[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__76/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/sel__18_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__44/sel__9_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__44/sel__9_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__10_i_19__0/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__10_i_19__0_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__10_i_5__0/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_cb[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__10/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__10/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage7/sel__10
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__17/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage7/sel__12/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__17/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__17/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_27_in158_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__64_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__64_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__64_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out_0[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__64/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_45
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__32/sel__11_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__32/sel__11_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__12_i_19__0/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__12_i_19__0_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__12_i_5__0/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_cb[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__12/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__12/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage7/sel__12
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__8/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage7/sel__3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__8/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_1_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__60_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__60_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__60_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1_1[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__60/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/sel__11_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__28/sel__2_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__28/sel__2_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__3_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__3_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__3_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_j0[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__3/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage7/sel__3
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage7/sel__5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__10/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_27_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__48__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__48__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__48__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1_1[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__48__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/r_encrypted_j0_reg_rep_bsel_86
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__16/sel__4_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__16/sel__4_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__5_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__5_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__5_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_j0[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__5/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage7/sel__5
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__19/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage7/sel__6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__19/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_18_in142_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__68_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__68_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__68_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out_0[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__68/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/sel__14_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__6_i_19__0/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__6_i_19__0_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__6_i_5__0/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_cb[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__6/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage7/sel__6
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__13/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage7/sel__8/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__13/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_9_in126_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__72_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__72_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__72_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out_0[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__72/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/sel__16_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__7_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__40/sel__7_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__8_i_19__0/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__8_i_19__0_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__8_i_5__0/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_cb[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__8/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__8/CLKARDCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.188    gcm_aes_instance/stage7/sel__8
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__13/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage3/r_h_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 1.474ns (49.150%)  route 1.525ns (50.850%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__13/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_18_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__12_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__12_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__12_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g2_b7__12/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g2_b7__12_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.062     2.203 r  gcm_aes_instance/stage2/SBOX_inferred__4/r_h_reg_rep_bsel_i_65/O
                         net (fo=4, unplaced)         0.243     2.446    gcm_aes_instance/stage2/SBOX_inferred__4/r_h_reg_rep_bsel_i_65_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.480 r  gcm_aes_instance/stage2/r_h_reg_rep_bsel_i_51/O
                         net (fo=1, unplaced)         0.216     2.696    gcm_aes_instance/stage2/r_h_reg_rep_bsel_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.849 r  gcm_aes_instance/stage2/r_h_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.198     3.047    gcm_aes_instance/stage3/w_s2_h[12]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/r_h_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage3/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage3/sel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 1.474ns (49.150%)  route 1.525ns (50.850%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_9_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__16_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__16_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__16_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g2_b7__16/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g2_b7__16_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.062     2.203 r  gcm_aes_instance/stage2/SBOX_inferred__8/sel__0_i_65/O
                         net (fo=4, unplaced)         0.243     2.446    gcm_aes_instance/stage2/SBOX_inferred__8/sel__0_i_65_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.480 r  gcm_aes_instance/stage2/sel__0_i_51/O
                         net (fo=1, unplaced)         0.216     2.696    gcm_aes_instance/stage2/sel__0_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.849 r  gcm_aes_instance/stage2/sel__0_i_13/O
                         net (fo=1, unplaced)         0.198     3.047    gcm_aes_instance/stage3/w_s2_h[44]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__0/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage3/sel__0
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage3/sel__2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 1.474ns (49.150%)  route 1.525ns (50.850%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_1_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__20_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__20_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__20_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g2_b7__20/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g2_b7__20_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.062     2.203 r  gcm_aes_instance/stage2/SBOX_inferred__12/sel__2_i_65/O
                         net (fo=4, unplaced)         0.243     2.446    gcm_aes_instance/stage2/SBOX_inferred__12/sel__2_i_65_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.480 r  gcm_aes_instance/stage2/sel__2_i_51/O
                         net (fo=1, unplaced)         0.216     2.696    gcm_aes_instance/stage2/sel__2_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.849 r  gcm_aes_instance/stage2/sel__2_i_13/O
                         net (fo=1, unplaced)         0.198     3.047    gcm_aes_instance/stage3/w_s2_h[76]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__2/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage3/sel__2
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__9/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage3/sel__4/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 1.474ns (49.150%)  route 1.525ns (50.850%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__9/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_27_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__8_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__8_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__8_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g2_b7__8/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g2_b7__8_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.062     2.203 r  gcm_aes_instance/stage2/SBOX_inferred__0/sel__4_i_65/O
                         net (fo=4, unplaced)         0.243     2.446    gcm_aes_instance/stage2/SBOX_inferred__0/sel__4_i_65_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.480 r  gcm_aes_instance/stage2/sel__4_i_51/O
                         net (fo=1, unplaced)         0.216     2.696    gcm_aes_instance/stage2/sel__4_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.849 r  gcm_aes_instance/stage2/sel__4_i_13/O
                         net (fo=1, unplaced)         0.198     3.047    gcm_aes_instance/stage3/w_s2_h[108]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__4/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__4/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage3/sel__4
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage4/r_h_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_18_in269_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__4__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__4__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__4__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b7__4__0__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b7__4__0__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__4/r_h_reg_rep_bsel_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage3/SBOX_inferred__4/r_h_reg_rep_bsel_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage3/r_h_reg_rep_bsel_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage3/r_h_reg_rep_bsel_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage3/r_h_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage4/w_s3_h[12]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/r_h_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage4/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage4/sel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_9_in253_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__8__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__8__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__8__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b7__8__0__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b7__8__0__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__8/sel__0_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage3/SBOX_inferred__8/sel__0_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage3/sel__0_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage3/sel__0_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage3/sel__0_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage4/w_s3_h[44]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__0/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage4/sel__0
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage4/sel__2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_1_in237_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__12__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__12__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__12__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b7__12__0__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b7__12__0__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__12/sel__2_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage3/SBOX_inferred__12/sel__2_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage3/sel__2_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage3/sel__2_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage3/sel__2_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage4/w_s3_h[76]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__2/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage4/sel__2
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage4/sel__4/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_27_in285_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__0__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__0__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__0__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b7__0__0__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b7__0__0__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__0/sel__4_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage3/SBOX_inferred__0/sel__4_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage3/sel__4_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage3/sel__4_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage3/sel__4_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage4/w_s3_h[108]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__4/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__4/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage4/sel__4
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/r_h_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_18_in269_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__84_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__84_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__84_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b7__84/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b7__84_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__4/r_h_reg_rep_bsel_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage4/SBOX_inferred__4/r_h_reg_rep_bsel_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage4/r_h_reg_rep_bsel_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage4/r_h_reg_rep_bsel_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage4/r_h_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage5/w_s4_h[12]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/r_h_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage5/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/sel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_9_in253_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__88_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__88_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__88_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b7__88/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b7__88_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__8/sel__0_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage4/SBOX_inferred__8/sel__0_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage4/sel__0_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage4/sel__0_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage4/sel__0_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage5/w_s4_h[44]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__0/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage5/sel__0
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/sel__2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_1_in237_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__92_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__92_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__92_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b7__92/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b7__92_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__12/sel__2_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage4/SBOX_inferred__12/sel__2_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage4/sel__2_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage4/sel__2_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage4/sel__2_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage5/w_s4_h[76]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage5/sel__2
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage5/sel__4/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_27_in285_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__80_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__80_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__80_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b7__80/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b7__80_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__0/sel__4_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage4/SBOX_inferred__0/sel__4_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage4/sel__4_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage4/sel__4_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage4/sel__4_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage5/w_s4_h[108]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__4/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__4/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage5/sel__4
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__19/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__19/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_18_in142_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__36_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__36_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__36_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b7__36/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__14_60
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage5/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage6/w_s5_encrypted_cb[12]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__12/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/r_encrypted_j0_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__12/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_18_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__20_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__20_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__20_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b7__20__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__7_60
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__20/r_encrypted_j0_reg_rep_bsel_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage5/SBOX_inferred__20/r_encrypted_j0_reg_rep_bsel_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage6/w_s5_encrypted_j0[12]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/r_encrypted_j0_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/r_encrypted_j0_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage6/r_encrypted_j0_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/r_h_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_18_in269_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__4_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__4_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__4_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX18_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b7__4__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__0_60
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__4/r_h_reg_rep_bsel_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage5/SBOX_inferred__4/r_h_reg_rep_bsel_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage5/r_h_reg_rep_bsel_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage5/r_h_reg_rep_bsel_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage5/r_h_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage6/w_s5_h[12]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/r_h_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage6/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_9_in253_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__8_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__8_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__8_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX18_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b7__8__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__2_60
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__8/sel__0_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage5/SBOX_inferred__8/sel__0_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage5/sel__0_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage5/sel__0_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage5/sel__0_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage6/w_s5_h[44]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__0/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage6/sel__0
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__11/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__10/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_27_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__16_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__16_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__16_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b7__16__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel_61
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__16/sel__11_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage5/SBOX_inferred__16/sel__11_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage5/sel__11_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage5/sel__11_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage5/sel__11_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage6/w_s5_encrypted_j0[108]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__11/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__11/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage6/sel__11
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__13/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage6/sel__14/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (w_clk_out_clk_wiz_gen rise@3.704ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.419 - 3.704 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__13/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_9_in126_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__40_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__40_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__40_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b7__40/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__16_60
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__40/sel__14_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage5/SBOX_inferred__40/sel__14_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage5/sel__14_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage5/sel__14_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage5/sel__14_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage6/w_s5_encrypted_cb[44]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__14/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.704     3.704 r  
                                                      0.000     3.704 r  clk (IN)
                         net (fo=0)                   0.000     3.704    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.705 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.750    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.750 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.408    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.657 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.920    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.980 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      2.439     3.419    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__14/CLKBWRCLK
                         clock pessimism              0.188     3.607    
                         clock uncertainty           -0.041     3.566    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.230    gcm_aes_instance/stage6/sel__14
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.054ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage7/r_new_instance_reg_srl6/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.266%)  route 0.162ns (76.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_new_instance_reg/Q
                         net (fo=121, unplaced)       0.162     0.375    gcm_aes_instance/stage7/w_s1_new_instance
                         SRL16E                                       r  gcm_aes_instance/stage7/r_new_instance_reg_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/stage7/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage7/r_new_instance_reg_srl6/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage7/r_new_instance_reg_srl6
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.053ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage2/r_phase_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage7/r_phase_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.138%)  route 0.163ns (76.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_phase_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage2/r_phase_reg[0]/Q
                         net (fo=130, unplaced)       0.163     0.377    gcm_aes_instance/stage7/Q[2]
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/stage7/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[0]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage7/r_phase_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.053ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage2/r_phase_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage7/r_phase_reg[1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.138%)  route 0.163ns (76.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_phase_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage2/r_phase_reg[1]/Q
                         net (fo=130, unplaced)       0.163     0.377    gcm_aes_instance/stage7/Q[1]
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/stage7/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[1]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage7/r_phase_reg[1]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.053ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage2/r_phase_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage7/r_phase_reg[2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.138%)  route 0.163ns (76.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_phase_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage2/r_phase_reg[2]/Q
                         net (fo=130, unplaced)       0.163     0.377    gcm_aes_instance/stage7/Q[0]
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/stage7/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[2]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage7/r_phase_reg[2]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage2/r_cb_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/stage2/r_cb_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_cb_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 f  gcm_aes_instance/stage2/r_cb_reg[127]/Q
                         net (fo=3, unplaced)         0.081     0.294    gcm_aes_instance/stage2/r_cb_reg_n_0_[127]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.309 r  gcm_aes_instance/stage2/r_cb[127]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    gcm_aes_instance/stage2/w_cb0__0[0]
                         FDRE                                         r  gcm_aes_instance/stage2/r_cb_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_cb_reg[127]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_cb_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[384]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[384]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[384]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[384]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[378]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[384]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[384]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[384]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[385]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[385]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[385]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[377]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[386]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[386]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[386]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[386]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[376]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[386]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[386]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[386]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[387]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[387]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[387]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[375]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[387]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[387]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[387]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[389]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[389]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[389]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[389]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[373]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[389]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[389]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[389]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[390]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[390]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[372]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[390]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[390]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[391]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[391]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[391]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[391]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[371]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[391]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[391]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[391]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[392]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[392]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[392]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[392]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[370]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[392]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[392]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[392]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[393]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[393]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[393]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[369]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[393]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[393]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[394]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[394]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[394]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[394]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[368]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[394]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[394]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[394]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[395]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[395]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[395]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[395]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[367]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[395]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[395]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[395]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[396]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[396]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[396]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[366]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[396]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[396]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[396]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[397]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[397]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[397]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[397]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[365]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[397]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[397]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[397]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[398]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[398]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[364]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[398]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[398]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[399]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[399]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[399]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[399]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[363]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[399]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[399]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[399]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[400]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[400]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[400]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[400]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[362]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[400]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[400]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[400]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[401]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[401]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[401]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[401]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[361]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[401]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[401]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[401]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[402]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[402]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[402]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[402]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[360]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[402]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[402]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[402]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[403]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[403]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[403]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[359]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[403]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[403]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[404]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[404]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[404]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[404]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[358]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[404]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[404]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[404]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[405]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[405]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[405]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[405]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[357]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[405]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[405]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[405]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[406]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[406]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[406]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[406]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[356]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[406]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[406]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[406]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[407]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[407]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[407]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[407]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[355]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[407]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[407]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[407]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[408]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[408]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[408]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[408]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[354]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[408]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[408]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[408]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[409]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[409]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[409]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[409]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[353]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[409]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[409]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[409]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[410]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[410]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[410]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[410]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[352]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[410]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[410]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[410]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[411]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[411]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[411]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[411]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[351]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[411]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[411]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[411]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[412]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[412]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[412]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[412]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[350]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[412]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[412]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[412]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[413]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[413]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[413]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[349]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[413]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[413]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[414]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[414]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[414]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[414]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[348]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[414]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[414]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[414]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[415]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/keyexpan3/r_key_schedule_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/keyexpan2/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[415]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[415]/Q
                         net (fo=2, unplaced)         0.109     0.323    gcm_aes_instance/keyexpan3/w_s3_key_schedule[347]
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/keyexpan3/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[415]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/keyexpan3/r_key_schedule_reg[415]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[0]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[127]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[0]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[100]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[27]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[100]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[101]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[101]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[26]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[101]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[102]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[102]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[25]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[102]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[103]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[24]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[103]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[103]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[104]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[104]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[23]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[104]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[104]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[105]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[105]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[22]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[105]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[105]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[106]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[106]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[21]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[106]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[106]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[107]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[107]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[20]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[107]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[107]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[108]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[108]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[19]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[108]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[108]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[109]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[109]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[18]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[109]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[109]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[10]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[117]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[10]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[110]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[110]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[17]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[110]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[110]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_aad_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            gcm_aes_instance/pass6/r_aad_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.114     0.165    gcm_aes_instance/stage5/clk_out
                         FDRE                                         r  gcm_aes_instance/stage5/r_aad_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage5/r_aad_reg[111]/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/pass6/r_aad_reg[0]_0[16]
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=7042, unplaced)      1.259     0.232    gcm_aes_instance/pass6/clk_out
                         FDRE                                         r  gcm_aes_instance/pass6/r_aad_reg[111]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/pass6/r_aad_reg[111]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 1.852 }
Period(ns):         3.704
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__3/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__5/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__5/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5/r_h_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5/r_h_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__3/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__7/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__7/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__9/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage7/sel__9/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__5/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__5/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__11/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__11/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__7/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__7/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__13/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage4/sel__13/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__9/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage6/sel__9/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5/sel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         3.704       2.189                gcm_aes_instance/stage5/sel/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__3/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__3/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__2/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__2/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__4/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__4/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__5/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__5/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__3/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/r_h_reg_rep_bsel/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/r_h_reg_rep_bsel/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__3/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__6/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__6/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__7/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__7/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__4/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__4/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__8/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__8/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__1/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__9/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__9/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__10/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__10/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__5/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__5/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__11/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__11/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__6/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__6/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__12/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__12/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__7/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__7/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__13/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__13/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__8/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__8/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__9/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__9/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__3/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__3/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__2/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__2/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__4/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__4/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__5/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__5/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__3/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/r_h_reg_rep_bsel/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/r_h_reg_rep_bsel/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__3/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__6/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__6/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__7/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__7/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__4/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__4/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__8/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__8/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__1/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__9/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage7/sel__9/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__10/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__10/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__5/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__5/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__11/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__11/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__6/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__6/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__12/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__12/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__7/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__7/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__13/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage4/sel__13/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__8/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__8/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__9/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage6/sel__9/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         1.852       1.095                gcm_aes_instance/stage5/sel/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I             n/a            1.176         10.000      8.824                clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBIN



