                System Verilog Parser                     
                Ver : v0.1.01

//# File = "net-3.sv"
module m; 
wand  w1;
wand signed w7;
wand  w11[2:0];
wand signed w9[2:0];
wand  wm21;
wand  w211[3:0];
wand  w4;
wand  w281[4:0];
wand  w21[9:3];
wand signed n1;
wand signed n2[3:0];
wand signed n3;
wand vectored [4:0] n5[2:0];
wand scalared signed[4:0] nw9[2:0];
endmodule

Compilation complete with 0 warnings and 0 errors.
