// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _aes_invMain_HH_
#define _aes_invMain_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "invMixColumn.h"
#include "createRoundKey.h"
#include "aes_invMain_rsbox.h"

namespace ap_rtl {

struct aes_invMain : public sc_module {
    // Port declarations 62
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > state_0_read;
    sc_in< sc_lv<8> > state_1_read;
    sc_in< sc_lv<8> > state_2_read;
    sc_in< sc_lv<8> > state_3_read;
    sc_in< sc_lv<8> > state_4_read;
    sc_in< sc_lv<8> > state_5_read;
    sc_in< sc_lv<8> > state_6_read;
    sc_in< sc_lv<8> > state_7_read;
    sc_in< sc_lv<8> > state_8_read;
    sc_in< sc_lv<8> > state_9_read;
    sc_in< sc_lv<8> > state_10_read;
    sc_in< sc_lv<8> > state_11_read;
    sc_in< sc_lv<8> > state_12_read;
    sc_in< sc_lv<8> > state_13_read;
    sc_in< sc_lv<8> > state_14_read;
    sc_in< sc_lv<8> > state_15_read;
    sc_out< sc_lv<6> > expandedKey_0_address0;
    sc_out< sc_logic > expandedKey_0_ce0;
    sc_in< sc_lv<8> > expandedKey_0_q0;
    sc_out< sc_lv<6> > expandedKey_0_address1;
    sc_out< sc_logic > expandedKey_0_ce1;
    sc_in< sc_lv<8> > expandedKey_0_q1;
    sc_out< sc_lv<6> > expandedKey_1_address0;
    sc_out< sc_logic > expandedKey_1_ce0;
    sc_in< sc_lv<8> > expandedKey_1_q0;
    sc_out< sc_lv<6> > expandedKey_1_address1;
    sc_out< sc_logic > expandedKey_1_ce1;
    sc_in< sc_lv<8> > expandedKey_1_q1;
    sc_out< sc_lv<6> > expandedKey_2_address0;
    sc_out< sc_logic > expandedKey_2_ce0;
    sc_in< sc_lv<8> > expandedKey_2_q0;
    sc_out< sc_lv<6> > expandedKey_2_address1;
    sc_out< sc_logic > expandedKey_2_ce1;
    sc_in< sc_lv<8> > expandedKey_2_q1;
    sc_out< sc_lv<6> > expandedKey_3_address0;
    sc_out< sc_logic > expandedKey_3_ce0;
    sc_in< sc_lv<8> > expandedKey_3_q0;
    sc_out< sc_lv<6> > expandedKey_3_address1;
    sc_out< sc_logic > expandedKey_3_ce1;
    sc_in< sc_lv<8> > expandedKey_3_q1;
    sc_out< sc_lv<8> > ap_return_0;
    sc_out< sc_lv<8> > ap_return_1;
    sc_out< sc_lv<8> > ap_return_2;
    sc_out< sc_lv<8> > ap_return_3;
    sc_out< sc_lv<8> > ap_return_4;
    sc_out< sc_lv<8> > ap_return_5;
    sc_out< sc_lv<8> > ap_return_6;
    sc_out< sc_lv<8> > ap_return_7;
    sc_out< sc_lv<8> > ap_return_8;
    sc_out< sc_lv<8> > ap_return_9;
    sc_out< sc_lv<8> > ap_return_10;
    sc_out< sc_lv<8> > ap_return_11;
    sc_out< sc_lv<8> > ap_return_12;
    sc_out< sc_lv<8> > ap_return_13;
    sc_out< sc_lv<8> > ap_return_14;
    sc_out< sc_lv<8> > ap_return_15;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    aes_invMain(sc_module_name name);
    SC_HAS_PROCESS(aes_invMain);

    ~aes_invMain();

    sc_trace_file* mVcdFile;

    aes_invMain_rsbox* rsbox_U;
    invMixColumn* grp_invMixColumn_fu_625;
    invMixColumn* grp_invMixColumn_fu_633;
    createRoundKey* grp_createRoundKey_fu_641;
    sc_signal< sc_lv<27> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > rsbox_address0;
    sc_signal< sc_logic > rsbox_ce0;
    sc_signal< sc_lv<8> > rsbox_q0;
    sc_signal< sc_lv<8> > rsbox_address1;
    sc_signal< sc_logic > rsbox_ce1;
    sc_signal< sc_lv<8> > rsbox_q1;
    sc_signal< sc_lv<8> > rsbox_address2;
    sc_signal< sc_logic > rsbox_ce2;
    sc_signal< sc_lv<8> > rsbox_q2;
    sc_signal< sc_lv<8> > rsbox_address3;
    sc_signal< sc_logic > rsbox_ce3;
    sc_signal< sc_lv<8> > rsbox_q3;
    sc_signal< sc_lv<8> > state_0_read_assign_4_reg_453;
    sc_signal< sc_lv<8> > state_1_read_assign_4_reg_463;
    sc_signal< sc_lv<8> > state_2_read_assign_4_reg_473;
    sc_signal< sc_lv<8> > state_3_read_assign_4_reg_483;
    sc_signal< sc_lv<8> > state_4_read_assign_5_reg_493;
    sc_signal< sc_lv<8> > state_5_read_assign_5_reg_503;
    sc_signal< sc_lv<8> > state_6_read_assign_5_reg_513;
    sc_signal< sc_lv<8> > tmp_3_reg_523;
    sc_signal< sc_lv<8> > state_8_read_assign_5_reg_533;
    sc_signal< sc_lv<8> > state_9_read_assign_5_reg_543;
    sc_signal< sc_lv<8> > tmp_5_reg_553;
    sc_signal< sc_lv<8> > tmp_4_reg_563;
    sc_signal< sc_lv<8> > state_12_read_assig_reg_573;
    sc_signal< sc_lv<8> > tmp_8_reg_583;
    sc_signal< sc_lv<8> > tmp_7_reg_593;
    sc_signal< sc_lv<8> > tmp_6_reg_603;
    sc_signal< sc_lv<4> > i_reg_613;
    sc_signal< sc_lv<8> > reg_688;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln35_reg_1575;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<8> > reg_692;
    sc_signal< sc_lv<8> > reg_696;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state14_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<8> > reg_700;
    sc_signal< sc_lv<8> > reg_704;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state15_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<8> > reg_708;
    sc_signal< sc_lv<8> > reg_712;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state16_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<8> > reg_716;
    sc_signal< sc_lv<8> > reg_720;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state17_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<8> > reg_724;
    sc_signal< sc_lv<8> > reg_728;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state18_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<8> > reg_732;
    sc_signal< sc_lv<8> > xor_ln236_fu_800_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<8> > xor_ln236_1_fu_806_p2;
    sc_signal< sc_lv<8> > xor_ln236_2_fu_812_p2;
    sc_signal< sc_lv<8> > xor_ln236_3_fu_818_p2;
    sc_signal< sc_lv<8> > xor_ln236_4_fu_824_p2;
    sc_signal< sc_lv<8> > xor_ln236_5_fu_830_p2;
    sc_signal< sc_lv<8> > xor_ln236_6_fu_836_p2;
    sc_signal< sc_lv<8> > xor_ln236_7_fu_842_p2;
    sc_signal< sc_lv<8> > xor_ln236_8_fu_848_p2;
    sc_signal< sc_lv<8> > xor_ln236_9_fu_854_p2;
    sc_signal< sc_lv<8> > xor_ln236_10_fu_860_p2;
    sc_signal< sc_lv<8> > xor_ln236_11_fu_866_p2;
    sc_signal< sc_lv<8> > xor_ln236_12_fu_872_p2;
    sc_signal< sc_lv<8> > xor_ln236_13_fu_878_p2;
    sc_signal< sc_lv<8> > xor_ln236_14_fu_884_p2;
    sc_signal< sc_lv<8> > xor_ln236_15_fu_890_p2;
    sc_signal< sc_lv<1> > icmp_ln35_fu_896_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln35_reg_1575_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<4> > add_ln35_fu_985_p2;
    sc_signal< sc_lv<4> > add_ln35_reg_1649;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_0;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_1;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_2;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_3;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_4;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_5;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_6;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_7;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_8;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_9;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_10;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_11;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_12;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_13;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_14;
    sc_signal< sc_lv<8> > grp_createRoundKey_fu_641_ap_return_15;
    sc_signal< sc_lv<8> > call_ret8_reg_1654_14;
    sc_signal< sc_lv<8> > call_ret8_reg_1654_15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<8> > column_0_1_fu_1057_p2;
    sc_signal< sc_lv<8> > column_0_1_reg_1670;
    sc_signal< sc_lv<8> > column_0_2_fu_1063_p2;
    sc_signal< sc_lv<8> > column_0_2_reg_1675;
    sc_signal< sc_lv<8> > column_0_4_fu_1069_p2;
    sc_signal< sc_lv<8> > column_0_4_reg_1680;
    sc_signal< sc_lv<8> > column_0_6_fu_1075_p2;
    sc_signal< sc_lv<8> > column_0_6_reg_1685;
    sc_signal< sc_lv<8> > column_1_1_fu_1081_p2;
    sc_signal< sc_lv<8> > column_1_1_reg_1690;
    sc_signal< sc_lv<8> > column_1_2_fu_1087_p2;
    sc_signal< sc_lv<8> > column_1_2_reg_1695;
    sc_signal< sc_lv<8> > column_1_4_fu_1093_p2;
    sc_signal< sc_lv<8> > column_1_4_reg_1700;
    sc_signal< sc_lv<8> > column_1_6_fu_1099_p2;
    sc_signal< sc_lv<8> > column_1_6_reg_1705;
    sc_signal< sc_lv<8> > column_2_1_fu_1105_p2;
    sc_signal< sc_lv<8> > column_2_1_reg_1710;
    sc_signal< sc_lv<8> > column_2_2_fu_1111_p2;
    sc_signal< sc_lv<8> > column_2_2_reg_1715;
    sc_signal< sc_lv<8> > column_2_4_fu_1117_p2;
    sc_signal< sc_lv<8> > column_2_4_reg_1720;
    sc_signal< sc_lv<8> > column_2_6_fu_1123_p2;
    sc_signal< sc_lv<8> > column_2_6_reg_1725;
    sc_signal< sc_lv<8> > column_3_1_fu_1129_p2;
    sc_signal< sc_lv<8> > column_3_1_reg_1730;
    sc_signal< sc_lv<8> > column_3_2_fu_1135_p2;
    sc_signal< sc_lv<8> > column_3_2_reg_1735;
    sc_signal< sc_lv<8> > column_3_4_fu_1147_p2;
    sc_signal< sc_lv<8> > column_3_4_reg_1740;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<8> > column_3_6_fu_1153_p2;
    sc_signal< sc_lv<8> > column_3_6_reg_1745;
    sc_signal< sc_lv<8> > column_0_reg_1750;
    sc_signal< sc_lv<8> > column_1_reg_1755;
    sc_signal< sc_lv<8> > column_2_reg_1760;
    sc_signal< sc_lv<8> > column_3_reg_1765;
    sc_signal< sc_lv<8> > column_0_3_reg_1770;
    sc_signal< sc_lv<8> > column_1_3_reg_1775;
    sc_signal< sc_lv<8> > column_2_3_reg_1780;
    sc_signal< sc_lv<8> > column_3_3_reg_1785;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state10;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > grp_invMixColumn_fu_625_ap_ready;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_625_column_0_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_625_column_1_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_625_column_2_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_625_column_3_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_625_ap_return_0;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_625_ap_return_1;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_625_ap_return_2;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_625_ap_return_3;
    sc_signal< sc_logic > grp_invMixColumn_fu_633_ap_ready;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_633_column_0_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_633_column_1_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_633_column_2_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_633_column_3_read;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_633_ap_return_0;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_633_ap_return_1;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_633_ap_return_2;
    sc_signal< sc_lv<8> > grp_invMixColumn_fu_633_ap_return_3;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_ap_start;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_ap_done;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_ap_idle;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_ap_ready;
    sc_signal< sc_lv<6> > grp_createRoundKey_fu_641_expandedKey_0_address0;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_expandedKey_0_ce0;
    sc_signal< sc_lv<6> > grp_createRoundKey_fu_641_expandedKey_0_address1;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_expandedKey_0_ce1;
    sc_signal< sc_lv<6> > grp_createRoundKey_fu_641_expandedKey_1_address0;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_expandedKey_1_ce0;
    sc_signal< sc_lv<6> > grp_createRoundKey_fu_641_expandedKey_1_address1;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_expandedKey_1_ce1;
    sc_signal< sc_lv<6> > grp_createRoundKey_fu_641_expandedKey_2_address0;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_expandedKey_2_ce0;
    sc_signal< sc_lv<6> > grp_createRoundKey_fu_641_expandedKey_2_address1;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_expandedKey_2_ce1;
    sc_signal< sc_lv<6> > grp_createRoundKey_fu_641_expandedKey_3_address0;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_expandedKey_3_ce0;
    sc_signal< sc_lv<6> > grp_createRoundKey_fu_641_expandedKey_3_address1;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_expandedKey_3_ce1;
    sc_signal< sc_lv<9> > grp_createRoundKey_fu_641_ptr;
    sc_signal< sc_lv<8> > ap_phi_mux_state_0_read_assign_4_phi_fu_456_p4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<8> > ap_phi_mux_state_1_read_assign_4_phi_fu_466_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_i_phi_fu_617_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_logic > grp_createRoundKey_fu_641_ap_start_reg;
    sc_signal< sc_lv<27> > ap_NS_fsm;
    sc_signal< sc_logic > ap_NS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<9> > zext_ln37_fu_910_p1;
    sc_signal< sc_lv<64> > zext_ln52_16_fu_915_p1;
    sc_signal< sc_lv<64> > zext_ln52_17_fu_920_p1;
    sc_signal< sc_lv<64> > zext_ln52_18_fu_925_p1;
    sc_signal< sc_lv<64> > zext_ln52_19_fu_930_p1;
    sc_signal< sc_lv<64> > zext_ln52_20_fu_935_p1;
    sc_signal< sc_lv<64> > zext_ln52_21_fu_940_p1;
    sc_signal< sc_lv<64> > zext_ln52_22_fu_945_p1;
    sc_signal< sc_lv<64> > zext_ln52_23_fu_950_p1;
    sc_signal< sc_lv<64> > zext_ln52_24_fu_955_p1;
    sc_signal< sc_lv<64> > zext_ln52_25_fu_960_p1;
    sc_signal< sc_lv<64> > zext_ln52_26_fu_965_p1;
    sc_signal< sc_lv<64> > zext_ln52_27_fu_970_p1;
    sc_signal< sc_lv<64> > zext_ln52_28_fu_975_p1;
    sc_signal< sc_lv<64> > zext_ln52_29_fu_980_p1;
    sc_signal< sc_lv<64> > zext_ln52_30_fu_1047_p1;
    sc_signal< sc_lv<64> > zext_ln52_31_fu_1052_p1;
    sc_signal< sc_lv<64> > zext_ln52_fu_1159_p1;
    sc_signal< sc_lv<64> > zext_ln52_1_fu_1164_p1;
    sc_signal< sc_lv<64> > zext_ln52_2_fu_1169_p1;
    sc_signal< sc_lv<64> > zext_ln52_3_fu_1174_p1;
    sc_signal< sc_lv<64> > zext_ln52_4_fu_1179_p1;
    sc_signal< sc_lv<64> > zext_ln52_5_fu_1184_p1;
    sc_signal< sc_lv<64> > zext_ln52_6_fu_1189_p1;
    sc_signal< sc_lv<64> > zext_ln52_7_fu_1194_p1;
    sc_signal< sc_lv<64> > zext_ln52_8_fu_1199_p1;
    sc_signal< sc_lv<64> > zext_ln52_9_fu_1204_p1;
    sc_signal< sc_lv<64> > zext_ln52_10_fu_1209_p1;
    sc_signal< sc_lv<64> > zext_ln52_11_fu_1214_p1;
    sc_signal< sc_lv<64> > zext_ln52_12_fu_1219_p1;
    sc_signal< sc_lv<64> > zext_ln52_13_fu_1224_p1;
    sc_signal< sc_lv<64> > zext_ln52_14_fu_1229_p1;
    sc_signal< sc_lv<64> > zext_ln52_15_fu_1234_p1;
    sc_signal< sc_lv<8> > shl_ln_fu_902_p3;
    sc_signal< sc_lv<8> > xor_ln236_16_fu_1303_p2;
    sc_signal< sc_lv<8> > xor_ln236_17_fu_1309_p2;
    sc_signal< sc_lv<8> > xor_ln236_18_fu_1315_p2;
    sc_signal< sc_lv<8> > xor_ln236_19_fu_1321_p2;
    sc_signal< sc_lv<8> > xor_ln236_20_fu_1327_p2;
    sc_signal< sc_lv<8> > xor_ln236_21_fu_1333_p2;
    sc_signal< sc_lv<8> > xor_ln236_22_fu_1339_p2;
    sc_signal< sc_lv<8> > xor_ln236_23_fu_1345_p2;
    sc_signal< sc_lv<8> > xor_ln236_24_fu_1351_p2;
    sc_signal< sc_lv<8> > xor_ln236_25_fu_1357_p2;
    sc_signal< sc_lv<8> > xor_ln236_26_fu_1363_p2;
    sc_signal< sc_lv<8> > xor_ln236_27_fu_1369_p2;
    sc_signal< sc_lv<8> > xor_ln236_28_fu_1375_p2;
    sc_signal< sc_lv<8> > xor_ln236_29_fu_1381_p2;
    sc_signal< sc_lv<8> > xor_ln236_30_fu_1387_p2;
    sc_signal< sc_lv<8> > xor_ln236_31_fu_1393_p2;
    sc_signal< sc_lv<8> > ap_return_0_preg;
    sc_signal< sc_lv<8> > ap_return_1_preg;
    sc_signal< sc_lv<8> > ap_return_2_preg;
    sc_signal< sc_lv<8> > ap_return_3_preg;
    sc_signal< sc_lv<8> > ap_return_4_preg;
    sc_signal< sc_lv<8> > ap_return_5_preg;
    sc_signal< sc_lv<8> > ap_return_6_preg;
    sc_signal< sc_lv<8> > ap_return_7_preg;
    sc_signal< sc_lv<8> > ap_return_8_preg;
    sc_signal< sc_lv<8> > ap_return_9_preg;
    sc_signal< sc_lv<8> > ap_return_10_preg;
    sc_signal< sc_lv<8> > ap_return_11_preg;
    sc_signal< sc_lv<8> > ap_return_12_preg;
    sc_signal< sc_lv<8> > ap_return_13_preg;
    sc_signal< sc_lv<8> > ap_return_14_preg;
    sc_signal< sc_lv<8> > ap_return_15_preg;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_ST_fsm_state1;
    static const sc_lv<27> ap_ST_fsm_state2;
    static const sc_lv<27> ap_ST_fsm_state3;
    static const sc_lv<27> ap_ST_fsm_state4;
    static const sc_lv<27> ap_ST_fsm_state5;
    static const sc_lv<27> ap_ST_fsm_state6;
    static const sc_lv<27> ap_ST_fsm_state7;
    static const sc_lv<27> ap_ST_fsm_state8;
    static const sc_lv<27> ap_ST_fsm_state9;
    static const sc_lv<27> ap_ST_fsm_pp0_stage0;
    static const sc_lv<27> ap_ST_fsm_pp0_stage1;
    static const sc_lv<27> ap_ST_fsm_pp0_stage2;
    static const sc_lv<27> ap_ST_fsm_pp0_stage3;
    static const sc_lv<27> ap_ST_fsm_pp0_stage4;
    static const sc_lv<27> ap_ST_fsm_pp0_stage5;
    static const sc_lv<27> ap_ST_fsm_pp0_stage6;
    static const sc_lv<27> ap_ST_fsm_pp0_stage7;
    static const sc_lv<27> ap_ST_fsm_pp0_stage8;
    static const sc_lv<27> ap_ST_fsm_state22;
    static const sc_lv<27> ap_ST_fsm_state23;
    static const sc_lv<27> ap_ST_fsm_state24;
    static const sc_lv<27> ap_ST_fsm_state25;
    static const sc_lv<27> ap_ST_fsm_state26;
    static const sc_lv<27> ap_ST_fsm_state27;
    static const sc_lv<27> ap_ST_fsm_state28;
    static const sc_lv<27> ap_ST_fsm_state29;
    static const sc_lv<27> ap_ST_fsm_state30;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<9> ap_const_lv9_A0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln35_fu_985_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_NS_fsm_state22();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_state10_pp0_stage0_iter0();
    void thread_ap_block_state11_pp0_stage1_iter0();
    void thread_ap_block_state12_pp0_stage2_iter0();
    void thread_ap_block_state13_pp0_stage3_iter0();
    void thread_ap_block_state14_pp0_stage4_iter0();
    void thread_ap_block_state15_pp0_stage5_iter0();
    void thread_ap_block_state16_pp0_stage6_iter0();
    void thread_ap_block_state17_pp0_stage7_iter0();
    void thread_ap_block_state18_pp0_stage8_iter0();
    void thread_ap_block_state19_pp0_stage0_iter1();
    void thread_ap_block_state20_pp0_stage1_iter1();
    void thread_ap_block_state21_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state10();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_617_p4();
    void thread_ap_phi_mux_state_0_read_assign_4_phi_fu_456_p4();
    void thread_ap_phi_mux_state_1_read_assign_4_phi_fu_466_p4();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_column_0_1_fu_1057_p2();
    void thread_column_0_2_fu_1063_p2();
    void thread_column_0_4_fu_1069_p2();
    void thread_column_0_6_fu_1075_p2();
    void thread_column_1_1_fu_1081_p2();
    void thread_column_1_2_fu_1087_p2();
    void thread_column_1_4_fu_1093_p2();
    void thread_column_1_6_fu_1099_p2();
    void thread_column_2_1_fu_1105_p2();
    void thread_column_2_2_fu_1111_p2();
    void thread_column_2_4_fu_1117_p2();
    void thread_column_2_6_fu_1123_p2();
    void thread_column_3_1_fu_1129_p2();
    void thread_column_3_2_fu_1135_p2();
    void thread_column_3_4_fu_1147_p2();
    void thread_column_3_6_fu_1153_p2();
    void thread_expandedKey_0_address0();
    void thread_expandedKey_0_address1();
    void thread_expandedKey_0_ce0();
    void thread_expandedKey_0_ce1();
    void thread_expandedKey_1_address0();
    void thread_expandedKey_1_address1();
    void thread_expandedKey_1_ce0();
    void thread_expandedKey_1_ce1();
    void thread_expandedKey_2_address0();
    void thread_expandedKey_2_address1();
    void thread_expandedKey_2_ce0();
    void thread_expandedKey_2_ce1();
    void thread_expandedKey_3_address0();
    void thread_expandedKey_3_address1();
    void thread_expandedKey_3_ce0();
    void thread_expandedKey_3_ce1();
    void thread_grp_createRoundKey_fu_641_ap_start();
    void thread_grp_createRoundKey_fu_641_ptr();
    void thread_grp_invMixColumn_fu_625_column_0_read();
    void thread_grp_invMixColumn_fu_625_column_1_read();
    void thread_grp_invMixColumn_fu_625_column_2_read();
    void thread_grp_invMixColumn_fu_625_column_3_read();
    void thread_grp_invMixColumn_fu_633_column_0_read();
    void thread_grp_invMixColumn_fu_633_column_1_read();
    void thread_grp_invMixColumn_fu_633_column_2_read();
    void thread_grp_invMixColumn_fu_633_column_3_read();
    void thread_icmp_ln35_fu_896_p2();
    void thread_rsbox_address0();
    void thread_rsbox_address1();
    void thread_rsbox_address2();
    void thread_rsbox_address3();
    void thread_rsbox_ce0();
    void thread_rsbox_ce1();
    void thread_rsbox_ce2();
    void thread_rsbox_ce3();
    void thread_shl_ln_fu_902_p3();
    void thread_xor_ln236_10_fu_860_p2();
    void thread_xor_ln236_11_fu_866_p2();
    void thread_xor_ln236_12_fu_872_p2();
    void thread_xor_ln236_13_fu_878_p2();
    void thread_xor_ln236_14_fu_884_p2();
    void thread_xor_ln236_15_fu_890_p2();
    void thread_xor_ln236_16_fu_1303_p2();
    void thread_xor_ln236_17_fu_1309_p2();
    void thread_xor_ln236_18_fu_1315_p2();
    void thread_xor_ln236_19_fu_1321_p2();
    void thread_xor_ln236_1_fu_806_p2();
    void thread_xor_ln236_20_fu_1327_p2();
    void thread_xor_ln236_21_fu_1333_p2();
    void thread_xor_ln236_22_fu_1339_p2();
    void thread_xor_ln236_23_fu_1345_p2();
    void thread_xor_ln236_24_fu_1351_p2();
    void thread_xor_ln236_25_fu_1357_p2();
    void thread_xor_ln236_26_fu_1363_p2();
    void thread_xor_ln236_27_fu_1369_p2();
    void thread_xor_ln236_28_fu_1375_p2();
    void thread_xor_ln236_29_fu_1381_p2();
    void thread_xor_ln236_2_fu_812_p2();
    void thread_xor_ln236_30_fu_1387_p2();
    void thread_xor_ln236_31_fu_1393_p2();
    void thread_xor_ln236_3_fu_818_p2();
    void thread_xor_ln236_4_fu_824_p2();
    void thread_xor_ln236_5_fu_830_p2();
    void thread_xor_ln236_6_fu_836_p2();
    void thread_xor_ln236_7_fu_842_p2();
    void thread_xor_ln236_8_fu_848_p2();
    void thread_xor_ln236_9_fu_854_p2();
    void thread_xor_ln236_fu_800_p2();
    void thread_zext_ln37_fu_910_p1();
    void thread_zext_ln52_10_fu_1209_p1();
    void thread_zext_ln52_11_fu_1214_p1();
    void thread_zext_ln52_12_fu_1219_p1();
    void thread_zext_ln52_13_fu_1224_p1();
    void thread_zext_ln52_14_fu_1229_p1();
    void thread_zext_ln52_15_fu_1234_p1();
    void thread_zext_ln52_16_fu_915_p1();
    void thread_zext_ln52_17_fu_920_p1();
    void thread_zext_ln52_18_fu_925_p1();
    void thread_zext_ln52_19_fu_930_p1();
    void thread_zext_ln52_1_fu_1164_p1();
    void thread_zext_ln52_20_fu_935_p1();
    void thread_zext_ln52_21_fu_940_p1();
    void thread_zext_ln52_22_fu_945_p1();
    void thread_zext_ln52_23_fu_950_p1();
    void thread_zext_ln52_24_fu_955_p1();
    void thread_zext_ln52_25_fu_960_p1();
    void thread_zext_ln52_26_fu_965_p1();
    void thread_zext_ln52_27_fu_970_p1();
    void thread_zext_ln52_28_fu_975_p1();
    void thread_zext_ln52_29_fu_980_p1();
    void thread_zext_ln52_2_fu_1169_p1();
    void thread_zext_ln52_30_fu_1047_p1();
    void thread_zext_ln52_31_fu_1052_p1();
    void thread_zext_ln52_3_fu_1174_p1();
    void thread_zext_ln52_4_fu_1179_p1();
    void thread_zext_ln52_5_fu_1184_p1();
    void thread_zext_ln52_6_fu_1189_p1();
    void thread_zext_ln52_7_fu_1194_p1();
    void thread_zext_ln52_8_fu_1199_p1();
    void thread_zext_ln52_9_fu_1204_p1();
    void thread_zext_ln52_fu_1159_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
