/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_26z;
  reg [9:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [16:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  reg [16:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [31:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_2z | in_data[145];
  assign celloutsig_1_11z = celloutsig_1_0z[2] | celloutsig_1_3z;
  assign celloutsig_1_13z = celloutsig_1_0z[1] | celloutsig_1_6z[3];
  assign celloutsig_1_18z = celloutsig_1_3z | celloutsig_1_10z[2];
  assign celloutsig_0_7z = celloutsig_0_1z | celloutsig_0_6z[6];
  assign celloutsig_0_10z = in_data[57] | celloutsig_0_6z[8];
  assign celloutsig_0_12z = in_data[73] | celloutsig_0_5z[1];
  assign celloutsig_0_1z = in_data[18] | in_data[88];
  assign celloutsig_0_13z = celloutsig_0_5z[4] | celloutsig_0_12z;
  assign celloutsig_0_14z = celloutsig_0_9z[2] | celloutsig_0_7z;
  assign celloutsig_0_2z = in_data[49] | celloutsig_0_1z;
  assign celloutsig_1_2z = celloutsig_1_1z[0] | celloutsig_1_0z[0];
  assign celloutsig_1_3z = celloutsig_1_1z[1] | celloutsig_1_1z[2];
  assign celloutsig_0_0z = in_data[20:15] >> in_data[21:16];
  assign celloutsig_0_3z = { celloutsig_0_0z[5:2], celloutsig_0_1z } >> celloutsig_0_0z[4:0];
  assign celloutsig_1_4z = { in_data[148:129], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } >> in_data[153:122];
  assign celloutsig_1_6z = in_data[114:111] >> { celloutsig_1_1z[3:1], celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_4z[17:12], celloutsig_1_5z, celloutsig_1_5z } >> { celloutsig_1_4z[12:6], celloutsig_1_3z };
  assign celloutsig_0_4z = in_data[66:50] >> in_data[91:75];
  assign celloutsig_1_19z = { celloutsig_1_1z[1:0], celloutsig_1_3z, celloutsig_1_2z } >> { in_data[99:98], celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_0_5z = in_data[14:2] >> celloutsig_0_4z[15:3];
  assign celloutsig_0_8z = { in_data[19], celloutsig_0_1z, celloutsig_0_3z } >> { celloutsig_0_3z[3], celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_8z[5:3] >> celloutsig_0_6z[10:8];
  assign celloutsig_0_18z = in_data[67:62] >> celloutsig_0_6z[13:8];
  assign celloutsig_0_22z = { celloutsig_0_4z[11:9], celloutsig_0_2z } >> celloutsig_0_4z[13:10];
  assign celloutsig_0_26z = { in_data[7:3], celloutsig_0_22z, celloutsig_0_18z } >> { celloutsig_0_5z[11:0], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[118:115] >> in_data[175:172];
  assign celloutsig_1_1z = in_data[117:113] >> in_data[132:128];
  always_latch
    if (clkin_data[0]) celloutsig_0_6z = 17'h00000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_6z = { celloutsig_0_5z[12:2], celloutsig_0_3z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_27z = 10'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_27z = { celloutsig_0_0z[5:2], celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_2z };
  assign { out_data[128], out_data[99:96], out_data[46:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
