
MovingTxtWithADC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002816  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000116  00800060  00002816  0000288a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001e78  00000000  00000000  000029a0  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000ce3  00000000  00000000  00004818  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 000001a0  00000000  00000000  000054fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 000001f0  00000000  00000000  0000569b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000240c  00000000  00000000  0000588b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001377  00000000  00000000  00007c97  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011d8  00000000  00000000  0000900e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001c0  00000000  00000000  0000a1e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002f3  00000000  00000000  0000a3a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000009ce  00000000  00000000  0000a69b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000b069  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e1       	ldi	r30, 0x16	; 22
      68:	f8 e2       	ldi	r31, 0x28	; 40
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 37       	cpi	r26, 0x76	; 118
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 cd 12 	call	0x259a	; 0x259a <main>
      7a:	0c 94 09 14 	jmp	0x2812	; 0x2812 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 ed 03 	call	0x7da	; 0x7da <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 ab 04 	call	0x956	; 0x956 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 ab 04 	call	0x956	; 0x956 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 d2 13 	jmp	0x27a4	; 0x27a4 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	ad e6       	ldi	r26, 0x6D	; 109
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 ee 13 	jmp	0x27dc	; 0x27dc <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 de 13 	jmp	0x27bc	; 0x27bc <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 4e 05 	call	0xa9c	; 0xa9c <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 fa 13 	jmp	0x27f4	; 0x27f4 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 de 13 	jmp	0x27bc	; 0x27bc <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 4e 05 	call	0xa9c	; 0xa9c <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 fa 13 	jmp	0x27f4	; 0x27f4 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 d2 13 	jmp	0x27a4	; 0x27a4 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	8d e6       	ldi	r24, 0x6D	; 109
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 4e 05 	call	0xa9c	; 0xa9c <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 ee 13 	jmp	0x27dc	; 0x27dc <__epilogue_restores__>

00000622 <__divsf3>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 da 13 	jmp	0x27b4	; 0x27b4 <__prologue_saves__+0x10>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	b9 e0       	ldi	r27, 0x09	; 9
     640:	eb 2e       	mov	r14, r27
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     662:	29 85       	ldd	r18, Y+9	; 0x09
     664:	22 30       	cpi	r18, 0x02	; 2
     666:	08 f4       	brcc	.+2      	; 0x66a <__divsf3+0x48>
     668:	7e c0       	rjmp	.+252    	; 0x766 <__divsf3+0x144>
     66a:	39 89       	ldd	r19, Y+17	; 0x11
     66c:	32 30       	cpi	r19, 0x02	; 2
     66e:	10 f4       	brcc	.+4      	; 0x674 <__divsf3+0x52>
     670:	b8 01       	movw	r22, r16
     672:	7c c0       	rjmp	.+248    	; 0x76c <__divsf3+0x14a>
     674:	8a 85       	ldd	r24, Y+10	; 0x0a
     676:	9a 89       	ldd	r25, Y+18	; 0x12
     678:	89 27       	eor	r24, r25
     67a:	8a 87       	std	Y+10, r24	; 0x0a
     67c:	24 30       	cpi	r18, 0x04	; 4
     67e:	11 f0       	breq	.+4      	; 0x684 <__divsf3+0x62>
     680:	22 30       	cpi	r18, 0x02	; 2
     682:	31 f4       	brne	.+12     	; 0x690 <__divsf3+0x6e>
     684:	23 17       	cp	r18, r19
     686:	09 f0       	breq	.+2      	; 0x68a <__divsf3+0x68>
     688:	6e c0       	rjmp	.+220    	; 0x766 <__divsf3+0x144>
     68a:	6d e6       	ldi	r22, 0x6D	; 109
     68c:	70 e0       	ldi	r23, 0x00	; 0
     68e:	6e c0       	rjmp	.+220    	; 0x76c <__divsf3+0x14a>
     690:	34 30       	cpi	r19, 0x04	; 4
     692:	39 f4       	brne	.+14     	; 0x6a2 <__divsf3+0x80>
     694:	1d 86       	std	Y+13, r1	; 0x0d
     696:	1e 86       	std	Y+14, r1	; 0x0e
     698:	1f 86       	std	Y+15, r1	; 0x0f
     69a:	18 8a       	std	Y+16, r1	; 0x10
     69c:	1c 86       	std	Y+12, r1	; 0x0c
     69e:	1b 86       	std	Y+11, r1	; 0x0b
     6a0:	04 c0       	rjmp	.+8      	; 0x6aa <__divsf3+0x88>
     6a2:	32 30       	cpi	r19, 0x02	; 2
     6a4:	21 f4       	brne	.+8      	; 0x6ae <__divsf3+0x8c>
     6a6:	84 e0       	ldi	r24, 0x04	; 4
     6a8:	89 87       	std	Y+9, r24	; 0x09
     6aa:	b7 01       	movw	r22, r14
     6ac:	5f c0       	rjmp	.+190    	; 0x76c <__divsf3+0x14a>
     6ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     6b0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6b2:	8b 89       	ldd	r24, Y+19	; 0x13
     6b4:	9c 89       	ldd	r25, Y+20	; 0x14
     6b6:	28 1b       	sub	r18, r24
     6b8:	39 0b       	sbc	r19, r25
     6ba:	3c 87       	std	Y+12, r19	; 0x0c
     6bc:	2b 87       	std	Y+11, r18	; 0x0b
     6be:	ed 84       	ldd	r14, Y+13	; 0x0d
     6c0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6c2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6c4:	18 89       	ldd	r17, Y+16	; 0x10
     6c6:	ad 88       	ldd	r10, Y+21	; 0x15
     6c8:	be 88       	ldd	r11, Y+22	; 0x16
     6ca:	cf 88       	ldd	r12, Y+23	; 0x17
     6cc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6ce:	ea 14       	cp	r14, r10
     6d0:	fb 04       	cpc	r15, r11
     6d2:	0c 05       	cpc	r16, r12
     6d4:	1d 05       	cpc	r17, r13
     6d6:	40 f4       	brcc	.+16     	; 0x6e8 <__divsf3+0xc6>
     6d8:	ee 0c       	add	r14, r14
     6da:	ff 1c       	adc	r15, r15
     6dc:	00 1f       	adc	r16, r16
     6de:	11 1f       	adc	r17, r17
     6e0:	21 50       	subi	r18, 0x01	; 1
     6e2:	30 40       	sbci	r19, 0x00	; 0
     6e4:	3c 87       	std	Y+12, r19	; 0x0c
     6e6:	2b 87       	std	Y+11, r18	; 0x0b
     6e8:	20 e0       	ldi	r18, 0x00	; 0
     6ea:	30 e0       	ldi	r19, 0x00	; 0
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	a0 e0       	ldi	r26, 0x00	; 0
     6f6:	b0 e4       	ldi	r27, 0x40	; 64
     6f8:	60 e0       	ldi	r22, 0x00	; 0
     6fa:	70 e0       	ldi	r23, 0x00	; 0
     6fc:	ea 14       	cp	r14, r10
     6fe:	fb 04       	cpc	r15, r11
     700:	0c 05       	cpc	r16, r12
     702:	1d 05       	cpc	r17, r13
     704:	40 f0       	brcs	.+16     	; 0x716 <__divsf3+0xf4>
     706:	28 2b       	or	r18, r24
     708:	39 2b       	or	r19, r25
     70a:	4a 2b       	or	r20, r26
     70c:	5b 2b       	or	r21, r27
     70e:	ea 18       	sub	r14, r10
     710:	fb 08       	sbc	r15, r11
     712:	0c 09       	sbc	r16, r12
     714:	1d 09       	sbc	r17, r13
     716:	b6 95       	lsr	r27
     718:	a7 95       	ror	r26
     71a:	97 95       	ror	r25
     71c:	87 95       	ror	r24
     71e:	ee 0c       	add	r14, r14
     720:	ff 1c       	adc	r15, r15
     722:	00 1f       	adc	r16, r16
     724:	11 1f       	adc	r17, r17
     726:	6f 5f       	subi	r22, 0xFF	; 255
     728:	7f 4f       	sbci	r23, 0xFF	; 255
     72a:	6f 31       	cpi	r22, 0x1F	; 31
     72c:	71 05       	cpc	r23, r1
     72e:	31 f7       	brne	.-52     	; 0x6fc <__divsf3+0xda>
     730:	da 01       	movw	r26, r20
     732:	c9 01       	movw	r24, r18
     734:	8f 77       	andi	r24, 0x7F	; 127
     736:	90 70       	andi	r25, 0x00	; 0
     738:	a0 70       	andi	r26, 0x00	; 0
     73a:	b0 70       	andi	r27, 0x00	; 0
     73c:	80 34       	cpi	r24, 0x40	; 64
     73e:	91 05       	cpc	r25, r1
     740:	a1 05       	cpc	r26, r1
     742:	b1 05       	cpc	r27, r1
     744:	61 f4       	brne	.+24     	; 0x75e <__divsf3+0x13c>
     746:	27 fd       	sbrc	r18, 7
     748:	0a c0       	rjmp	.+20     	; 0x75e <__divsf3+0x13c>
     74a:	e1 14       	cp	r14, r1
     74c:	f1 04       	cpc	r15, r1
     74e:	01 05       	cpc	r16, r1
     750:	11 05       	cpc	r17, r1
     752:	29 f0       	breq	.+10     	; 0x75e <__divsf3+0x13c>
     754:	20 5c       	subi	r18, 0xC0	; 192
     756:	3f 4f       	sbci	r19, 0xFF	; 255
     758:	4f 4f       	sbci	r20, 0xFF	; 255
     75a:	5f 4f       	sbci	r21, 0xFF	; 255
     75c:	20 78       	andi	r18, 0x80	; 128
     75e:	2d 87       	std	Y+13, r18	; 0x0d
     760:	3e 87       	std	Y+14, r19	; 0x0e
     762:	4f 87       	std	Y+15, r20	; 0x0f
     764:	58 8b       	std	Y+16, r21	; 0x10
     766:	be 01       	movw	r22, r28
     768:	67 5f       	subi	r22, 0xF7	; 247
     76a:	7f 4f       	sbci	r23, 0xFF	; 255
     76c:	cb 01       	movw	r24, r22
     76e:	0e 94 4e 05 	call	0xa9c	; 0xa9c <__pack_f>
     772:	68 96       	adiw	r28, 0x18	; 24
     774:	ea e0       	ldi	r30, 0x0A	; 10
     776:	0c 94 f6 13 	jmp	0x27ec	; 0x27ec <__epilogue_restores__+0x10>

0000077a <__gtsf2>:
     77a:	a8 e1       	ldi	r26, 0x18	; 24
     77c:	b0 e0       	ldi	r27, 0x00	; 0
     77e:	e3 ec       	ldi	r30, 0xC3	; 195
     780:	f3 e0       	ldi	r31, 0x03	; 3
     782:	0c 94 de 13 	jmp	0x27bc	; 0x27bc <__prologue_saves__+0x18>
     786:	69 83       	std	Y+1, r22	; 0x01
     788:	7a 83       	std	Y+2, r23	; 0x02
     78a:	8b 83       	std	Y+3, r24	; 0x03
     78c:	9c 83       	std	Y+4, r25	; 0x04
     78e:	2d 83       	std	Y+5, r18	; 0x05
     790:	3e 83       	std	Y+6, r19	; 0x06
     792:	4f 83       	std	Y+7, r20	; 0x07
     794:	58 87       	std	Y+8, r21	; 0x08
     796:	89 e0       	ldi	r24, 0x09	; 9
     798:	e8 2e       	mov	r14, r24
     79a:	f1 2c       	mov	r15, r1
     79c:	ec 0e       	add	r14, r28
     79e:	fd 1e       	adc	r15, r29
     7a0:	ce 01       	movw	r24, r28
     7a2:	01 96       	adiw	r24, 0x01	; 1
     7a4:	b7 01       	movw	r22, r14
     7a6:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     7aa:	8e 01       	movw	r16, r28
     7ac:	0f 5e       	subi	r16, 0xEF	; 239
     7ae:	1f 4f       	sbci	r17, 0xFF	; 255
     7b0:	ce 01       	movw	r24, r28
     7b2:	05 96       	adiw	r24, 0x05	; 5
     7b4:	b8 01       	movw	r22, r16
     7b6:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     7ba:	89 85       	ldd	r24, Y+9	; 0x09
     7bc:	82 30       	cpi	r24, 0x02	; 2
     7be:	40 f0       	brcs	.+16     	; 0x7d0 <__gtsf2+0x56>
     7c0:	89 89       	ldd	r24, Y+17	; 0x11
     7c2:	82 30       	cpi	r24, 0x02	; 2
     7c4:	28 f0       	brcs	.+10     	; 0x7d0 <__gtsf2+0x56>
     7c6:	c7 01       	movw	r24, r14
     7c8:	b8 01       	movw	r22, r16
     7ca:	0e 94 9b 06 	call	0xd36	; 0xd36 <__fpcmp_parts_f>
     7ce:	01 c0       	rjmp	.+2      	; 0x7d2 <__gtsf2+0x58>
     7d0:	8f ef       	ldi	r24, 0xFF	; 255
     7d2:	68 96       	adiw	r28, 0x18	; 24
     7d4:	e6 e0       	ldi	r30, 0x06	; 6
     7d6:	0c 94 fa 13 	jmp	0x27f4	; 0x27f4 <__epilogue_restores__+0x18>

000007da <__gesf2>:
     7da:	a8 e1       	ldi	r26, 0x18	; 24
     7dc:	b0 e0       	ldi	r27, 0x00	; 0
     7de:	e3 ef       	ldi	r30, 0xF3	; 243
     7e0:	f3 e0       	ldi	r31, 0x03	; 3
     7e2:	0c 94 de 13 	jmp	0x27bc	; 0x27bc <__prologue_saves__+0x18>
     7e6:	69 83       	std	Y+1, r22	; 0x01
     7e8:	7a 83       	std	Y+2, r23	; 0x02
     7ea:	8b 83       	std	Y+3, r24	; 0x03
     7ec:	9c 83       	std	Y+4, r25	; 0x04
     7ee:	2d 83       	std	Y+5, r18	; 0x05
     7f0:	3e 83       	std	Y+6, r19	; 0x06
     7f2:	4f 83       	std	Y+7, r20	; 0x07
     7f4:	58 87       	std	Y+8, r21	; 0x08
     7f6:	89 e0       	ldi	r24, 0x09	; 9
     7f8:	e8 2e       	mov	r14, r24
     7fa:	f1 2c       	mov	r15, r1
     7fc:	ec 0e       	add	r14, r28
     7fe:	fd 1e       	adc	r15, r29
     800:	ce 01       	movw	r24, r28
     802:	01 96       	adiw	r24, 0x01	; 1
     804:	b7 01       	movw	r22, r14
     806:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     80a:	8e 01       	movw	r16, r28
     80c:	0f 5e       	subi	r16, 0xEF	; 239
     80e:	1f 4f       	sbci	r17, 0xFF	; 255
     810:	ce 01       	movw	r24, r28
     812:	05 96       	adiw	r24, 0x05	; 5
     814:	b8 01       	movw	r22, r16
     816:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     81a:	89 85       	ldd	r24, Y+9	; 0x09
     81c:	82 30       	cpi	r24, 0x02	; 2
     81e:	40 f0       	brcs	.+16     	; 0x830 <__gesf2+0x56>
     820:	89 89       	ldd	r24, Y+17	; 0x11
     822:	82 30       	cpi	r24, 0x02	; 2
     824:	28 f0       	brcs	.+10     	; 0x830 <__gesf2+0x56>
     826:	c7 01       	movw	r24, r14
     828:	b8 01       	movw	r22, r16
     82a:	0e 94 9b 06 	call	0xd36	; 0xd36 <__fpcmp_parts_f>
     82e:	01 c0       	rjmp	.+2      	; 0x832 <__gesf2+0x58>
     830:	8f ef       	ldi	r24, 0xFF	; 255
     832:	68 96       	adiw	r28, 0x18	; 24
     834:	e6 e0       	ldi	r30, 0x06	; 6
     836:	0c 94 fa 13 	jmp	0x27f4	; 0x27f4 <__epilogue_restores__+0x18>

0000083a <__ltsf2>:
     83a:	a8 e1       	ldi	r26, 0x18	; 24
     83c:	b0 e0       	ldi	r27, 0x00	; 0
     83e:	e3 e2       	ldi	r30, 0x23	; 35
     840:	f4 e0       	ldi	r31, 0x04	; 4
     842:	0c 94 de 13 	jmp	0x27bc	; 0x27bc <__prologue_saves__+0x18>
     846:	69 83       	std	Y+1, r22	; 0x01
     848:	7a 83       	std	Y+2, r23	; 0x02
     84a:	8b 83       	std	Y+3, r24	; 0x03
     84c:	9c 83       	std	Y+4, r25	; 0x04
     84e:	2d 83       	std	Y+5, r18	; 0x05
     850:	3e 83       	std	Y+6, r19	; 0x06
     852:	4f 83       	std	Y+7, r20	; 0x07
     854:	58 87       	std	Y+8, r21	; 0x08
     856:	89 e0       	ldi	r24, 0x09	; 9
     858:	e8 2e       	mov	r14, r24
     85a:	f1 2c       	mov	r15, r1
     85c:	ec 0e       	add	r14, r28
     85e:	fd 1e       	adc	r15, r29
     860:	ce 01       	movw	r24, r28
     862:	01 96       	adiw	r24, 0x01	; 1
     864:	b7 01       	movw	r22, r14
     866:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     86a:	8e 01       	movw	r16, r28
     86c:	0f 5e       	subi	r16, 0xEF	; 239
     86e:	1f 4f       	sbci	r17, 0xFF	; 255
     870:	ce 01       	movw	r24, r28
     872:	05 96       	adiw	r24, 0x05	; 5
     874:	b8 01       	movw	r22, r16
     876:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     87a:	89 85       	ldd	r24, Y+9	; 0x09
     87c:	82 30       	cpi	r24, 0x02	; 2
     87e:	40 f0       	brcs	.+16     	; 0x890 <__stack+0x31>
     880:	89 89       	ldd	r24, Y+17	; 0x11
     882:	82 30       	cpi	r24, 0x02	; 2
     884:	28 f0       	brcs	.+10     	; 0x890 <__stack+0x31>
     886:	c7 01       	movw	r24, r14
     888:	b8 01       	movw	r22, r16
     88a:	0e 94 9b 06 	call	0xd36	; 0xd36 <__fpcmp_parts_f>
     88e:	01 c0       	rjmp	.+2      	; 0x892 <__stack+0x33>
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	68 96       	adiw	r28, 0x18	; 24
     894:	e6 e0       	ldi	r30, 0x06	; 6
     896:	0c 94 fa 13 	jmp	0x27f4	; 0x27f4 <__epilogue_restores__+0x18>

0000089a <__floatsisf>:
     89a:	a8 e0       	ldi	r26, 0x08	; 8
     89c:	b0 e0       	ldi	r27, 0x00	; 0
     89e:	e3 e5       	ldi	r30, 0x53	; 83
     8a0:	f4 e0       	ldi	r31, 0x04	; 4
     8a2:	0c 94 db 13 	jmp	0x27b6	; 0x27b6 <__prologue_saves__+0x12>
     8a6:	9b 01       	movw	r18, r22
     8a8:	ac 01       	movw	r20, r24
     8aa:	83 e0       	ldi	r24, 0x03	; 3
     8ac:	89 83       	std	Y+1, r24	; 0x01
     8ae:	da 01       	movw	r26, r20
     8b0:	c9 01       	movw	r24, r18
     8b2:	88 27       	eor	r24, r24
     8b4:	b7 fd       	sbrc	r27, 7
     8b6:	83 95       	inc	r24
     8b8:	99 27       	eor	r25, r25
     8ba:	aa 27       	eor	r26, r26
     8bc:	bb 27       	eor	r27, r27
     8be:	b8 2e       	mov	r11, r24
     8c0:	21 15       	cp	r18, r1
     8c2:	31 05       	cpc	r19, r1
     8c4:	41 05       	cpc	r20, r1
     8c6:	51 05       	cpc	r21, r1
     8c8:	19 f4       	brne	.+6      	; 0x8d0 <__floatsisf+0x36>
     8ca:	82 e0       	ldi	r24, 0x02	; 2
     8cc:	89 83       	std	Y+1, r24	; 0x01
     8ce:	3a c0       	rjmp	.+116    	; 0x944 <__floatsisf+0xaa>
     8d0:	88 23       	and	r24, r24
     8d2:	a9 f0       	breq	.+42     	; 0x8fe <__floatsisf+0x64>
     8d4:	20 30       	cpi	r18, 0x00	; 0
     8d6:	80 e0       	ldi	r24, 0x00	; 0
     8d8:	38 07       	cpc	r19, r24
     8da:	80 e0       	ldi	r24, 0x00	; 0
     8dc:	48 07       	cpc	r20, r24
     8de:	80 e8       	ldi	r24, 0x80	; 128
     8e0:	58 07       	cpc	r21, r24
     8e2:	29 f4       	brne	.+10     	; 0x8ee <__floatsisf+0x54>
     8e4:	60 e0       	ldi	r22, 0x00	; 0
     8e6:	70 e0       	ldi	r23, 0x00	; 0
     8e8:	80 e0       	ldi	r24, 0x00	; 0
     8ea:	9f ec       	ldi	r25, 0xCF	; 207
     8ec:	30 c0       	rjmp	.+96     	; 0x94e <__floatsisf+0xb4>
     8ee:	ee 24       	eor	r14, r14
     8f0:	ff 24       	eor	r15, r15
     8f2:	87 01       	movw	r16, r14
     8f4:	e2 1a       	sub	r14, r18
     8f6:	f3 0a       	sbc	r15, r19
     8f8:	04 0b       	sbc	r16, r20
     8fa:	15 0b       	sbc	r17, r21
     8fc:	02 c0       	rjmp	.+4      	; 0x902 <__floatsisf+0x68>
     8fe:	79 01       	movw	r14, r18
     900:	8a 01       	movw	r16, r20
     902:	8e e1       	ldi	r24, 0x1E	; 30
     904:	c8 2e       	mov	r12, r24
     906:	d1 2c       	mov	r13, r1
     908:	dc 82       	std	Y+4, r13	; 0x04
     90a:	cb 82       	std	Y+3, r12	; 0x03
     90c:	ed 82       	std	Y+5, r14	; 0x05
     90e:	fe 82       	std	Y+6, r15	; 0x06
     910:	0f 83       	std	Y+7, r16	; 0x07
     912:	18 87       	std	Y+8, r17	; 0x08
     914:	c8 01       	movw	r24, r16
     916:	b7 01       	movw	r22, r14
     918:	0e 94 ff 04 	call	0x9fe	; 0x9fe <__clzsi2>
     91c:	01 97       	sbiw	r24, 0x01	; 1
     91e:	18 16       	cp	r1, r24
     920:	19 06       	cpc	r1, r25
     922:	84 f4       	brge	.+32     	; 0x944 <__floatsisf+0xaa>
     924:	08 2e       	mov	r0, r24
     926:	04 c0       	rjmp	.+8      	; 0x930 <__floatsisf+0x96>
     928:	ee 0c       	add	r14, r14
     92a:	ff 1c       	adc	r15, r15
     92c:	00 1f       	adc	r16, r16
     92e:	11 1f       	adc	r17, r17
     930:	0a 94       	dec	r0
     932:	d2 f7       	brpl	.-12     	; 0x928 <__floatsisf+0x8e>
     934:	ed 82       	std	Y+5, r14	; 0x05
     936:	fe 82       	std	Y+6, r15	; 0x06
     938:	0f 83       	std	Y+7, r16	; 0x07
     93a:	18 87       	std	Y+8, r17	; 0x08
     93c:	c8 1a       	sub	r12, r24
     93e:	d9 0a       	sbc	r13, r25
     940:	dc 82       	std	Y+4, r13	; 0x04
     942:	cb 82       	std	Y+3, r12	; 0x03
     944:	ba 82       	std	Y+2, r11	; 0x02
     946:	ce 01       	movw	r24, r28
     948:	01 96       	adiw	r24, 0x01	; 1
     94a:	0e 94 4e 05 	call	0xa9c	; 0xa9c <__pack_f>
     94e:	28 96       	adiw	r28, 0x08	; 8
     950:	e9 e0       	ldi	r30, 0x09	; 9
     952:	0c 94 f7 13 	jmp	0x27ee	; 0x27ee <__epilogue_restores__+0x12>

00000956 <__fixsfsi>:
     956:	ac e0       	ldi	r26, 0x0C	; 12
     958:	b0 e0       	ldi	r27, 0x00	; 0
     95a:	e1 eb       	ldi	r30, 0xB1	; 177
     95c:	f4 e0       	ldi	r31, 0x04	; 4
     95e:	0c 94 e2 13 	jmp	0x27c4	; 0x27c4 <__prologue_saves__+0x20>
     962:	69 83       	std	Y+1, r22	; 0x01
     964:	7a 83       	std	Y+2, r23	; 0x02
     966:	8b 83       	std	Y+3, r24	; 0x03
     968:	9c 83       	std	Y+4, r25	; 0x04
     96a:	ce 01       	movw	r24, r28
     96c:	01 96       	adiw	r24, 0x01	; 1
     96e:	be 01       	movw	r22, r28
     970:	6b 5f       	subi	r22, 0xFB	; 251
     972:	7f 4f       	sbci	r23, 0xFF	; 255
     974:	0e 94 23 06 	call	0xc46	; 0xc46 <__unpack_f>
     978:	8d 81       	ldd	r24, Y+5	; 0x05
     97a:	82 30       	cpi	r24, 0x02	; 2
     97c:	61 f1       	breq	.+88     	; 0x9d6 <__fixsfsi+0x80>
     97e:	82 30       	cpi	r24, 0x02	; 2
     980:	50 f1       	brcs	.+84     	; 0x9d6 <__fixsfsi+0x80>
     982:	84 30       	cpi	r24, 0x04	; 4
     984:	21 f4       	brne	.+8      	; 0x98e <__fixsfsi+0x38>
     986:	8e 81       	ldd	r24, Y+6	; 0x06
     988:	88 23       	and	r24, r24
     98a:	51 f1       	breq	.+84     	; 0x9e0 <__fixsfsi+0x8a>
     98c:	2e c0       	rjmp	.+92     	; 0x9ea <__fixsfsi+0x94>
     98e:	2f 81       	ldd	r18, Y+7	; 0x07
     990:	38 85       	ldd	r19, Y+8	; 0x08
     992:	37 fd       	sbrc	r19, 7
     994:	20 c0       	rjmp	.+64     	; 0x9d6 <__fixsfsi+0x80>
     996:	6e 81       	ldd	r22, Y+6	; 0x06
     998:	2f 31       	cpi	r18, 0x1F	; 31
     99a:	31 05       	cpc	r19, r1
     99c:	1c f0       	brlt	.+6      	; 0x9a4 <__fixsfsi+0x4e>
     99e:	66 23       	and	r22, r22
     9a0:	f9 f0       	breq	.+62     	; 0x9e0 <__fixsfsi+0x8a>
     9a2:	23 c0       	rjmp	.+70     	; 0x9ea <__fixsfsi+0x94>
     9a4:	8e e1       	ldi	r24, 0x1E	; 30
     9a6:	90 e0       	ldi	r25, 0x00	; 0
     9a8:	82 1b       	sub	r24, r18
     9aa:	93 0b       	sbc	r25, r19
     9ac:	29 85       	ldd	r18, Y+9	; 0x09
     9ae:	3a 85       	ldd	r19, Y+10	; 0x0a
     9b0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9b2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9b4:	04 c0       	rjmp	.+8      	; 0x9be <__fixsfsi+0x68>
     9b6:	56 95       	lsr	r21
     9b8:	47 95       	ror	r20
     9ba:	37 95       	ror	r19
     9bc:	27 95       	ror	r18
     9be:	8a 95       	dec	r24
     9c0:	d2 f7       	brpl	.-12     	; 0x9b6 <__fixsfsi+0x60>
     9c2:	66 23       	and	r22, r22
     9c4:	b1 f0       	breq	.+44     	; 0x9f2 <__fixsfsi+0x9c>
     9c6:	50 95       	com	r21
     9c8:	40 95       	com	r20
     9ca:	30 95       	com	r19
     9cc:	21 95       	neg	r18
     9ce:	3f 4f       	sbci	r19, 0xFF	; 255
     9d0:	4f 4f       	sbci	r20, 0xFF	; 255
     9d2:	5f 4f       	sbci	r21, 0xFF	; 255
     9d4:	0e c0       	rjmp	.+28     	; 0x9f2 <__fixsfsi+0x9c>
     9d6:	20 e0       	ldi	r18, 0x00	; 0
     9d8:	30 e0       	ldi	r19, 0x00	; 0
     9da:	40 e0       	ldi	r20, 0x00	; 0
     9dc:	50 e0       	ldi	r21, 0x00	; 0
     9de:	09 c0       	rjmp	.+18     	; 0x9f2 <__fixsfsi+0x9c>
     9e0:	2f ef       	ldi	r18, 0xFF	; 255
     9e2:	3f ef       	ldi	r19, 0xFF	; 255
     9e4:	4f ef       	ldi	r20, 0xFF	; 255
     9e6:	5f e7       	ldi	r21, 0x7F	; 127
     9e8:	04 c0       	rjmp	.+8      	; 0x9f2 <__fixsfsi+0x9c>
     9ea:	20 e0       	ldi	r18, 0x00	; 0
     9ec:	30 e0       	ldi	r19, 0x00	; 0
     9ee:	40 e0       	ldi	r20, 0x00	; 0
     9f0:	50 e8       	ldi	r21, 0x80	; 128
     9f2:	b9 01       	movw	r22, r18
     9f4:	ca 01       	movw	r24, r20
     9f6:	2c 96       	adiw	r28, 0x0c	; 12
     9f8:	e2 e0       	ldi	r30, 0x02	; 2
     9fa:	0c 94 fe 13 	jmp	0x27fc	; 0x27fc <__epilogue_restores__+0x20>

000009fe <__clzsi2>:
     9fe:	ef 92       	push	r14
     a00:	ff 92       	push	r15
     a02:	0f 93       	push	r16
     a04:	1f 93       	push	r17
     a06:	7b 01       	movw	r14, r22
     a08:	8c 01       	movw	r16, r24
     a0a:	80 e0       	ldi	r24, 0x00	; 0
     a0c:	e8 16       	cp	r14, r24
     a0e:	80 e0       	ldi	r24, 0x00	; 0
     a10:	f8 06       	cpc	r15, r24
     a12:	81 e0       	ldi	r24, 0x01	; 1
     a14:	08 07       	cpc	r16, r24
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	18 07       	cpc	r17, r24
     a1a:	88 f4       	brcc	.+34     	; 0xa3e <__clzsi2+0x40>
     a1c:	8f ef       	ldi	r24, 0xFF	; 255
     a1e:	e8 16       	cp	r14, r24
     a20:	f1 04       	cpc	r15, r1
     a22:	01 05       	cpc	r16, r1
     a24:	11 05       	cpc	r17, r1
     a26:	31 f0       	breq	.+12     	; 0xa34 <__clzsi2+0x36>
     a28:	28 f0       	brcs	.+10     	; 0xa34 <__clzsi2+0x36>
     a2a:	88 e0       	ldi	r24, 0x08	; 8
     a2c:	90 e0       	ldi	r25, 0x00	; 0
     a2e:	a0 e0       	ldi	r26, 0x00	; 0
     a30:	b0 e0       	ldi	r27, 0x00	; 0
     a32:	17 c0       	rjmp	.+46     	; 0xa62 <__clzsi2+0x64>
     a34:	80 e0       	ldi	r24, 0x00	; 0
     a36:	90 e0       	ldi	r25, 0x00	; 0
     a38:	a0 e0       	ldi	r26, 0x00	; 0
     a3a:	b0 e0       	ldi	r27, 0x00	; 0
     a3c:	12 c0       	rjmp	.+36     	; 0xa62 <__clzsi2+0x64>
     a3e:	80 e0       	ldi	r24, 0x00	; 0
     a40:	e8 16       	cp	r14, r24
     a42:	80 e0       	ldi	r24, 0x00	; 0
     a44:	f8 06       	cpc	r15, r24
     a46:	80 e0       	ldi	r24, 0x00	; 0
     a48:	08 07       	cpc	r16, r24
     a4a:	81 e0       	ldi	r24, 0x01	; 1
     a4c:	18 07       	cpc	r17, r24
     a4e:	28 f0       	brcs	.+10     	; 0xa5a <__clzsi2+0x5c>
     a50:	88 e1       	ldi	r24, 0x18	; 24
     a52:	90 e0       	ldi	r25, 0x00	; 0
     a54:	a0 e0       	ldi	r26, 0x00	; 0
     a56:	b0 e0       	ldi	r27, 0x00	; 0
     a58:	04 c0       	rjmp	.+8      	; 0xa62 <__clzsi2+0x64>
     a5a:	80 e1       	ldi	r24, 0x10	; 16
     a5c:	90 e0       	ldi	r25, 0x00	; 0
     a5e:	a0 e0       	ldi	r26, 0x00	; 0
     a60:	b0 e0       	ldi	r27, 0x00	; 0
     a62:	20 e2       	ldi	r18, 0x20	; 32
     a64:	30 e0       	ldi	r19, 0x00	; 0
     a66:	40 e0       	ldi	r20, 0x00	; 0
     a68:	50 e0       	ldi	r21, 0x00	; 0
     a6a:	28 1b       	sub	r18, r24
     a6c:	39 0b       	sbc	r19, r25
     a6e:	4a 0b       	sbc	r20, r26
     a70:	5b 0b       	sbc	r21, r27
     a72:	04 c0       	rjmp	.+8      	; 0xa7c <__clzsi2+0x7e>
     a74:	16 95       	lsr	r17
     a76:	07 95       	ror	r16
     a78:	f7 94       	ror	r15
     a7a:	e7 94       	ror	r14
     a7c:	8a 95       	dec	r24
     a7e:	d2 f7       	brpl	.-12     	; 0xa74 <__clzsi2+0x76>
     a80:	f7 01       	movw	r30, r14
     a82:	eb 58       	subi	r30, 0x8B	; 139
     a84:	ff 4f       	sbci	r31, 0xFF	; 255
     a86:	80 81       	ld	r24, Z
     a88:	28 1b       	sub	r18, r24
     a8a:	31 09       	sbc	r19, r1
     a8c:	41 09       	sbc	r20, r1
     a8e:	51 09       	sbc	r21, r1
     a90:	c9 01       	movw	r24, r18
     a92:	1f 91       	pop	r17
     a94:	0f 91       	pop	r16
     a96:	ff 90       	pop	r15
     a98:	ef 90       	pop	r14
     a9a:	08 95       	ret

00000a9c <__pack_f>:
     a9c:	df 92       	push	r13
     a9e:	ef 92       	push	r14
     aa0:	ff 92       	push	r15
     aa2:	0f 93       	push	r16
     aa4:	1f 93       	push	r17
     aa6:	fc 01       	movw	r30, r24
     aa8:	e4 80       	ldd	r14, Z+4	; 0x04
     aaa:	f5 80       	ldd	r15, Z+5	; 0x05
     aac:	06 81       	ldd	r16, Z+6	; 0x06
     aae:	17 81       	ldd	r17, Z+7	; 0x07
     ab0:	d1 80       	ldd	r13, Z+1	; 0x01
     ab2:	80 81       	ld	r24, Z
     ab4:	82 30       	cpi	r24, 0x02	; 2
     ab6:	48 f4       	brcc	.+18     	; 0xaca <__pack_f+0x2e>
     ab8:	80 e0       	ldi	r24, 0x00	; 0
     aba:	90 e0       	ldi	r25, 0x00	; 0
     abc:	a0 e1       	ldi	r26, 0x10	; 16
     abe:	b0 e0       	ldi	r27, 0x00	; 0
     ac0:	e8 2a       	or	r14, r24
     ac2:	f9 2a       	or	r15, r25
     ac4:	0a 2b       	or	r16, r26
     ac6:	1b 2b       	or	r17, r27
     ac8:	a5 c0       	rjmp	.+330    	; 0xc14 <__pack_f+0x178>
     aca:	84 30       	cpi	r24, 0x04	; 4
     acc:	09 f4       	brne	.+2      	; 0xad0 <__pack_f+0x34>
     ace:	9f c0       	rjmp	.+318    	; 0xc0e <__pack_f+0x172>
     ad0:	82 30       	cpi	r24, 0x02	; 2
     ad2:	21 f4       	brne	.+8      	; 0xadc <__pack_f+0x40>
     ad4:	ee 24       	eor	r14, r14
     ad6:	ff 24       	eor	r15, r15
     ad8:	87 01       	movw	r16, r14
     ada:	05 c0       	rjmp	.+10     	; 0xae6 <__pack_f+0x4a>
     adc:	e1 14       	cp	r14, r1
     ade:	f1 04       	cpc	r15, r1
     ae0:	01 05       	cpc	r16, r1
     ae2:	11 05       	cpc	r17, r1
     ae4:	19 f4       	brne	.+6      	; 0xaec <__pack_f+0x50>
     ae6:	e0 e0       	ldi	r30, 0x00	; 0
     ae8:	f0 e0       	ldi	r31, 0x00	; 0
     aea:	96 c0       	rjmp	.+300    	; 0xc18 <__pack_f+0x17c>
     aec:	62 81       	ldd	r22, Z+2	; 0x02
     aee:	73 81       	ldd	r23, Z+3	; 0x03
     af0:	9f ef       	ldi	r25, 0xFF	; 255
     af2:	62 38       	cpi	r22, 0x82	; 130
     af4:	79 07       	cpc	r23, r25
     af6:	0c f0       	brlt	.+2      	; 0xafa <__pack_f+0x5e>
     af8:	5b c0       	rjmp	.+182    	; 0xbb0 <__pack_f+0x114>
     afa:	22 e8       	ldi	r18, 0x82	; 130
     afc:	3f ef       	ldi	r19, 0xFF	; 255
     afe:	26 1b       	sub	r18, r22
     b00:	37 0b       	sbc	r19, r23
     b02:	2a 31       	cpi	r18, 0x1A	; 26
     b04:	31 05       	cpc	r19, r1
     b06:	2c f0       	brlt	.+10     	; 0xb12 <__pack_f+0x76>
     b08:	20 e0       	ldi	r18, 0x00	; 0
     b0a:	30 e0       	ldi	r19, 0x00	; 0
     b0c:	40 e0       	ldi	r20, 0x00	; 0
     b0e:	50 e0       	ldi	r21, 0x00	; 0
     b10:	2a c0       	rjmp	.+84     	; 0xb66 <__pack_f+0xca>
     b12:	b8 01       	movw	r22, r16
     b14:	a7 01       	movw	r20, r14
     b16:	02 2e       	mov	r0, r18
     b18:	04 c0       	rjmp	.+8      	; 0xb22 <__pack_f+0x86>
     b1a:	76 95       	lsr	r23
     b1c:	67 95       	ror	r22
     b1e:	57 95       	ror	r21
     b20:	47 95       	ror	r20
     b22:	0a 94       	dec	r0
     b24:	d2 f7       	brpl	.-12     	; 0xb1a <__pack_f+0x7e>
     b26:	81 e0       	ldi	r24, 0x01	; 1
     b28:	90 e0       	ldi	r25, 0x00	; 0
     b2a:	a0 e0       	ldi	r26, 0x00	; 0
     b2c:	b0 e0       	ldi	r27, 0x00	; 0
     b2e:	04 c0       	rjmp	.+8      	; 0xb38 <__pack_f+0x9c>
     b30:	88 0f       	add	r24, r24
     b32:	99 1f       	adc	r25, r25
     b34:	aa 1f       	adc	r26, r26
     b36:	bb 1f       	adc	r27, r27
     b38:	2a 95       	dec	r18
     b3a:	d2 f7       	brpl	.-12     	; 0xb30 <__pack_f+0x94>
     b3c:	01 97       	sbiw	r24, 0x01	; 1
     b3e:	a1 09       	sbc	r26, r1
     b40:	b1 09       	sbc	r27, r1
     b42:	8e 21       	and	r24, r14
     b44:	9f 21       	and	r25, r15
     b46:	a0 23       	and	r26, r16
     b48:	b1 23       	and	r27, r17
     b4a:	00 97       	sbiw	r24, 0x00	; 0
     b4c:	a1 05       	cpc	r26, r1
     b4e:	b1 05       	cpc	r27, r1
     b50:	21 f0       	breq	.+8      	; 0xb5a <__pack_f+0xbe>
     b52:	81 e0       	ldi	r24, 0x01	; 1
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	9a 01       	movw	r18, r20
     b5c:	ab 01       	movw	r20, r22
     b5e:	28 2b       	or	r18, r24
     b60:	39 2b       	or	r19, r25
     b62:	4a 2b       	or	r20, r26
     b64:	5b 2b       	or	r21, r27
     b66:	da 01       	movw	r26, r20
     b68:	c9 01       	movw	r24, r18
     b6a:	8f 77       	andi	r24, 0x7F	; 127
     b6c:	90 70       	andi	r25, 0x00	; 0
     b6e:	a0 70       	andi	r26, 0x00	; 0
     b70:	b0 70       	andi	r27, 0x00	; 0
     b72:	80 34       	cpi	r24, 0x40	; 64
     b74:	91 05       	cpc	r25, r1
     b76:	a1 05       	cpc	r26, r1
     b78:	b1 05       	cpc	r27, r1
     b7a:	39 f4       	brne	.+14     	; 0xb8a <__pack_f+0xee>
     b7c:	27 ff       	sbrs	r18, 7
     b7e:	09 c0       	rjmp	.+18     	; 0xb92 <__pack_f+0xf6>
     b80:	20 5c       	subi	r18, 0xC0	; 192
     b82:	3f 4f       	sbci	r19, 0xFF	; 255
     b84:	4f 4f       	sbci	r20, 0xFF	; 255
     b86:	5f 4f       	sbci	r21, 0xFF	; 255
     b88:	04 c0       	rjmp	.+8      	; 0xb92 <__pack_f+0xf6>
     b8a:	21 5c       	subi	r18, 0xC1	; 193
     b8c:	3f 4f       	sbci	r19, 0xFF	; 255
     b8e:	4f 4f       	sbci	r20, 0xFF	; 255
     b90:	5f 4f       	sbci	r21, 0xFF	; 255
     b92:	e0 e0       	ldi	r30, 0x00	; 0
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	20 30       	cpi	r18, 0x00	; 0
     b98:	a0 e0       	ldi	r26, 0x00	; 0
     b9a:	3a 07       	cpc	r19, r26
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	4a 07       	cpc	r20, r26
     ba0:	a0 e4       	ldi	r26, 0x40	; 64
     ba2:	5a 07       	cpc	r21, r26
     ba4:	10 f0       	brcs	.+4      	; 0xbaa <__pack_f+0x10e>
     ba6:	e1 e0       	ldi	r30, 0x01	; 1
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	79 01       	movw	r14, r18
     bac:	8a 01       	movw	r16, r20
     bae:	27 c0       	rjmp	.+78     	; 0xbfe <__pack_f+0x162>
     bb0:	60 38       	cpi	r22, 0x80	; 128
     bb2:	71 05       	cpc	r23, r1
     bb4:	64 f5       	brge	.+88     	; 0xc0e <__pack_f+0x172>
     bb6:	fb 01       	movw	r30, r22
     bb8:	e1 58       	subi	r30, 0x81	; 129
     bba:	ff 4f       	sbci	r31, 0xFF	; 255
     bbc:	d8 01       	movw	r26, r16
     bbe:	c7 01       	movw	r24, r14
     bc0:	8f 77       	andi	r24, 0x7F	; 127
     bc2:	90 70       	andi	r25, 0x00	; 0
     bc4:	a0 70       	andi	r26, 0x00	; 0
     bc6:	b0 70       	andi	r27, 0x00	; 0
     bc8:	80 34       	cpi	r24, 0x40	; 64
     bca:	91 05       	cpc	r25, r1
     bcc:	a1 05       	cpc	r26, r1
     bce:	b1 05       	cpc	r27, r1
     bd0:	39 f4       	brne	.+14     	; 0xbe0 <__pack_f+0x144>
     bd2:	e7 fe       	sbrs	r14, 7
     bd4:	0d c0       	rjmp	.+26     	; 0xbf0 <__pack_f+0x154>
     bd6:	80 e4       	ldi	r24, 0x40	; 64
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	a0 e0       	ldi	r26, 0x00	; 0
     bdc:	b0 e0       	ldi	r27, 0x00	; 0
     bde:	04 c0       	rjmp	.+8      	; 0xbe8 <__pack_f+0x14c>
     be0:	8f e3       	ldi	r24, 0x3F	; 63
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	a0 e0       	ldi	r26, 0x00	; 0
     be6:	b0 e0       	ldi	r27, 0x00	; 0
     be8:	e8 0e       	add	r14, r24
     bea:	f9 1e       	adc	r15, r25
     bec:	0a 1f       	adc	r16, r26
     bee:	1b 1f       	adc	r17, r27
     bf0:	17 ff       	sbrs	r17, 7
     bf2:	05 c0       	rjmp	.+10     	; 0xbfe <__pack_f+0x162>
     bf4:	16 95       	lsr	r17
     bf6:	07 95       	ror	r16
     bf8:	f7 94       	ror	r15
     bfa:	e7 94       	ror	r14
     bfc:	31 96       	adiw	r30, 0x01	; 1
     bfe:	87 e0       	ldi	r24, 0x07	; 7
     c00:	16 95       	lsr	r17
     c02:	07 95       	ror	r16
     c04:	f7 94       	ror	r15
     c06:	e7 94       	ror	r14
     c08:	8a 95       	dec	r24
     c0a:	d1 f7       	brne	.-12     	; 0xc00 <__pack_f+0x164>
     c0c:	05 c0       	rjmp	.+10     	; 0xc18 <__pack_f+0x17c>
     c0e:	ee 24       	eor	r14, r14
     c10:	ff 24       	eor	r15, r15
     c12:	87 01       	movw	r16, r14
     c14:	ef ef       	ldi	r30, 0xFF	; 255
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	6e 2f       	mov	r22, r30
     c1a:	67 95       	ror	r22
     c1c:	66 27       	eor	r22, r22
     c1e:	67 95       	ror	r22
     c20:	90 2f       	mov	r25, r16
     c22:	9f 77       	andi	r25, 0x7F	; 127
     c24:	d7 94       	ror	r13
     c26:	dd 24       	eor	r13, r13
     c28:	d7 94       	ror	r13
     c2a:	8e 2f       	mov	r24, r30
     c2c:	86 95       	lsr	r24
     c2e:	49 2f       	mov	r20, r25
     c30:	46 2b       	or	r20, r22
     c32:	58 2f       	mov	r21, r24
     c34:	5d 29       	or	r21, r13
     c36:	b7 01       	movw	r22, r14
     c38:	ca 01       	movw	r24, r20
     c3a:	1f 91       	pop	r17
     c3c:	0f 91       	pop	r16
     c3e:	ff 90       	pop	r15
     c40:	ef 90       	pop	r14
     c42:	df 90       	pop	r13
     c44:	08 95       	ret

00000c46 <__unpack_f>:
     c46:	fc 01       	movw	r30, r24
     c48:	db 01       	movw	r26, r22
     c4a:	40 81       	ld	r20, Z
     c4c:	51 81       	ldd	r21, Z+1	; 0x01
     c4e:	22 81       	ldd	r18, Z+2	; 0x02
     c50:	62 2f       	mov	r22, r18
     c52:	6f 77       	andi	r22, 0x7F	; 127
     c54:	70 e0       	ldi	r23, 0x00	; 0
     c56:	22 1f       	adc	r18, r18
     c58:	22 27       	eor	r18, r18
     c5a:	22 1f       	adc	r18, r18
     c5c:	93 81       	ldd	r25, Z+3	; 0x03
     c5e:	89 2f       	mov	r24, r25
     c60:	88 0f       	add	r24, r24
     c62:	82 2b       	or	r24, r18
     c64:	28 2f       	mov	r18, r24
     c66:	30 e0       	ldi	r19, 0x00	; 0
     c68:	99 1f       	adc	r25, r25
     c6a:	99 27       	eor	r25, r25
     c6c:	99 1f       	adc	r25, r25
     c6e:	11 96       	adiw	r26, 0x01	; 1
     c70:	9c 93       	st	X, r25
     c72:	11 97       	sbiw	r26, 0x01	; 1
     c74:	21 15       	cp	r18, r1
     c76:	31 05       	cpc	r19, r1
     c78:	a9 f5       	brne	.+106    	; 0xce4 <__unpack_f+0x9e>
     c7a:	41 15       	cp	r20, r1
     c7c:	51 05       	cpc	r21, r1
     c7e:	61 05       	cpc	r22, r1
     c80:	71 05       	cpc	r23, r1
     c82:	11 f4       	brne	.+4      	; 0xc88 <__unpack_f+0x42>
     c84:	82 e0       	ldi	r24, 0x02	; 2
     c86:	37 c0       	rjmp	.+110    	; 0xcf6 <__unpack_f+0xb0>
     c88:	82 e8       	ldi	r24, 0x82	; 130
     c8a:	9f ef       	ldi	r25, 0xFF	; 255
     c8c:	13 96       	adiw	r26, 0x03	; 3
     c8e:	9c 93       	st	X, r25
     c90:	8e 93       	st	-X, r24
     c92:	12 97       	sbiw	r26, 0x02	; 2
     c94:	9a 01       	movw	r18, r20
     c96:	ab 01       	movw	r20, r22
     c98:	67 e0       	ldi	r22, 0x07	; 7
     c9a:	22 0f       	add	r18, r18
     c9c:	33 1f       	adc	r19, r19
     c9e:	44 1f       	adc	r20, r20
     ca0:	55 1f       	adc	r21, r21
     ca2:	6a 95       	dec	r22
     ca4:	d1 f7       	brne	.-12     	; 0xc9a <__unpack_f+0x54>
     ca6:	83 e0       	ldi	r24, 0x03	; 3
     ca8:	8c 93       	st	X, r24
     caa:	0d c0       	rjmp	.+26     	; 0xcc6 <__unpack_f+0x80>
     cac:	22 0f       	add	r18, r18
     cae:	33 1f       	adc	r19, r19
     cb0:	44 1f       	adc	r20, r20
     cb2:	55 1f       	adc	r21, r21
     cb4:	12 96       	adiw	r26, 0x02	; 2
     cb6:	8d 91       	ld	r24, X+
     cb8:	9c 91       	ld	r25, X
     cba:	13 97       	sbiw	r26, 0x03	; 3
     cbc:	01 97       	sbiw	r24, 0x01	; 1
     cbe:	13 96       	adiw	r26, 0x03	; 3
     cc0:	9c 93       	st	X, r25
     cc2:	8e 93       	st	-X, r24
     cc4:	12 97       	sbiw	r26, 0x02	; 2
     cc6:	20 30       	cpi	r18, 0x00	; 0
     cc8:	80 e0       	ldi	r24, 0x00	; 0
     cca:	38 07       	cpc	r19, r24
     ccc:	80 e0       	ldi	r24, 0x00	; 0
     cce:	48 07       	cpc	r20, r24
     cd0:	80 e4       	ldi	r24, 0x40	; 64
     cd2:	58 07       	cpc	r21, r24
     cd4:	58 f3       	brcs	.-42     	; 0xcac <__unpack_f+0x66>
     cd6:	14 96       	adiw	r26, 0x04	; 4
     cd8:	2d 93       	st	X+, r18
     cda:	3d 93       	st	X+, r19
     cdc:	4d 93       	st	X+, r20
     cde:	5c 93       	st	X, r21
     ce0:	17 97       	sbiw	r26, 0x07	; 7
     ce2:	08 95       	ret
     ce4:	2f 3f       	cpi	r18, 0xFF	; 255
     ce6:	31 05       	cpc	r19, r1
     ce8:	79 f4       	brne	.+30     	; 0xd08 <__unpack_f+0xc2>
     cea:	41 15       	cp	r20, r1
     cec:	51 05       	cpc	r21, r1
     cee:	61 05       	cpc	r22, r1
     cf0:	71 05       	cpc	r23, r1
     cf2:	19 f4       	brne	.+6      	; 0xcfa <__unpack_f+0xb4>
     cf4:	84 e0       	ldi	r24, 0x04	; 4
     cf6:	8c 93       	st	X, r24
     cf8:	08 95       	ret
     cfa:	64 ff       	sbrs	r22, 4
     cfc:	03 c0       	rjmp	.+6      	; 0xd04 <__unpack_f+0xbe>
     cfe:	81 e0       	ldi	r24, 0x01	; 1
     d00:	8c 93       	st	X, r24
     d02:	12 c0       	rjmp	.+36     	; 0xd28 <__unpack_f+0xe2>
     d04:	1c 92       	st	X, r1
     d06:	10 c0       	rjmp	.+32     	; 0xd28 <__unpack_f+0xe2>
     d08:	2f 57       	subi	r18, 0x7F	; 127
     d0a:	30 40       	sbci	r19, 0x00	; 0
     d0c:	13 96       	adiw	r26, 0x03	; 3
     d0e:	3c 93       	st	X, r19
     d10:	2e 93       	st	-X, r18
     d12:	12 97       	sbiw	r26, 0x02	; 2
     d14:	83 e0       	ldi	r24, 0x03	; 3
     d16:	8c 93       	st	X, r24
     d18:	87 e0       	ldi	r24, 0x07	; 7
     d1a:	44 0f       	add	r20, r20
     d1c:	55 1f       	adc	r21, r21
     d1e:	66 1f       	adc	r22, r22
     d20:	77 1f       	adc	r23, r23
     d22:	8a 95       	dec	r24
     d24:	d1 f7       	brne	.-12     	; 0xd1a <__unpack_f+0xd4>
     d26:	70 64       	ori	r23, 0x40	; 64
     d28:	14 96       	adiw	r26, 0x04	; 4
     d2a:	4d 93       	st	X+, r20
     d2c:	5d 93       	st	X+, r21
     d2e:	6d 93       	st	X+, r22
     d30:	7c 93       	st	X, r23
     d32:	17 97       	sbiw	r26, 0x07	; 7
     d34:	08 95       	ret

00000d36 <__fpcmp_parts_f>:
     d36:	1f 93       	push	r17
     d38:	dc 01       	movw	r26, r24
     d3a:	fb 01       	movw	r30, r22
     d3c:	9c 91       	ld	r25, X
     d3e:	92 30       	cpi	r25, 0x02	; 2
     d40:	08 f4       	brcc	.+2      	; 0xd44 <__fpcmp_parts_f+0xe>
     d42:	47 c0       	rjmp	.+142    	; 0xdd2 <__fpcmp_parts_f+0x9c>
     d44:	80 81       	ld	r24, Z
     d46:	82 30       	cpi	r24, 0x02	; 2
     d48:	08 f4       	brcc	.+2      	; 0xd4c <__fpcmp_parts_f+0x16>
     d4a:	43 c0       	rjmp	.+134    	; 0xdd2 <__fpcmp_parts_f+0x9c>
     d4c:	94 30       	cpi	r25, 0x04	; 4
     d4e:	51 f4       	brne	.+20     	; 0xd64 <__fpcmp_parts_f+0x2e>
     d50:	11 96       	adiw	r26, 0x01	; 1
     d52:	1c 91       	ld	r17, X
     d54:	84 30       	cpi	r24, 0x04	; 4
     d56:	99 f5       	brne	.+102    	; 0xdbe <__fpcmp_parts_f+0x88>
     d58:	81 81       	ldd	r24, Z+1	; 0x01
     d5a:	68 2f       	mov	r22, r24
     d5c:	70 e0       	ldi	r23, 0x00	; 0
     d5e:	61 1b       	sub	r22, r17
     d60:	71 09       	sbc	r23, r1
     d62:	3f c0       	rjmp	.+126    	; 0xde2 <__fpcmp_parts_f+0xac>
     d64:	84 30       	cpi	r24, 0x04	; 4
     d66:	21 f0       	breq	.+8      	; 0xd70 <__fpcmp_parts_f+0x3a>
     d68:	92 30       	cpi	r25, 0x02	; 2
     d6a:	31 f4       	brne	.+12     	; 0xd78 <__fpcmp_parts_f+0x42>
     d6c:	82 30       	cpi	r24, 0x02	; 2
     d6e:	b9 f1       	breq	.+110    	; 0xdde <__fpcmp_parts_f+0xa8>
     d70:	81 81       	ldd	r24, Z+1	; 0x01
     d72:	88 23       	and	r24, r24
     d74:	89 f1       	breq	.+98     	; 0xdd8 <__fpcmp_parts_f+0xa2>
     d76:	2d c0       	rjmp	.+90     	; 0xdd2 <__fpcmp_parts_f+0x9c>
     d78:	11 96       	adiw	r26, 0x01	; 1
     d7a:	1c 91       	ld	r17, X
     d7c:	11 97       	sbiw	r26, 0x01	; 1
     d7e:	82 30       	cpi	r24, 0x02	; 2
     d80:	f1 f0       	breq	.+60     	; 0xdbe <__fpcmp_parts_f+0x88>
     d82:	81 81       	ldd	r24, Z+1	; 0x01
     d84:	18 17       	cp	r17, r24
     d86:	d9 f4       	brne	.+54     	; 0xdbe <__fpcmp_parts_f+0x88>
     d88:	12 96       	adiw	r26, 0x02	; 2
     d8a:	2d 91       	ld	r18, X+
     d8c:	3c 91       	ld	r19, X
     d8e:	13 97       	sbiw	r26, 0x03	; 3
     d90:	82 81       	ldd	r24, Z+2	; 0x02
     d92:	93 81       	ldd	r25, Z+3	; 0x03
     d94:	82 17       	cp	r24, r18
     d96:	93 07       	cpc	r25, r19
     d98:	94 f0       	brlt	.+36     	; 0xdbe <__fpcmp_parts_f+0x88>
     d9a:	28 17       	cp	r18, r24
     d9c:	39 07       	cpc	r19, r25
     d9e:	bc f0       	brlt	.+46     	; 0xdce <__fpcmp_parts_f+0x98>
     da0:	14 96       	adiw	r26, 0x04	; 4
     da2:	8d 91       	ld	r24, X+
     da4:	9d 91       	ld	r25, X+
     da6:	0d 90       	ld	r0, X+
     da8:	bc 91       	ld	r27, X
     daa:	a0 2d       	mov	r26, r0
     dac:	24 81       	ldd	r18, Z+4	; 0x04
     dae:	35 81       	ldd	r19, Z+5	; 0x05
     db0:	46 81       	ldd	r20, Z+6	; 0x06
     db2:	57 81       	ldd	r21, Z+7	; 0x07
     db4:	28 17       	cp	r18, r24
     db6:	39 07       	cpc	r19, r25
     db8:	4a 07       	cpc	r20, r26
     dba:	5b 07       	cpc	r21, r27
     dbc:	18 f4       	brcc	.+6      	; 0xdc4 <__fpcmp_parts_f+0x8e>
     dbe:	11 23       	and	r17, r17
     dc0:	41 f0       	breq	.+16     	; 0xdd2 <__fpcmp_parts_f+0x9c>
     dc2:	0a c0       	rjmp	.+20     	; 0xdd8 <__fpcmp_parts_f+0xa2>
     dc4:	82 17       	cp	r24, r18
     dc6:	93 07       	cpc	r25, r19
     dc8:	a4 07       	cpc	r26, r20
     dca:	b5 07       	cpc	r27, r21
     dcc:	40 f4       	brcc	.+16     	; 0xdde <__fpcmp_parts_f+0xa8>
     dce:	11 23       	and	r17, r17
     dd0:	19 f0       	breq	.+6      	; 0xdd8 <__fpcmp_parts_f+0xa2>
     dd2:	61 e0       	ldi	r22, 0x01	; 1
     dd4:	70 e0       	ldi	r23, 0x00	; 0
     dd6:	05 c0       	rjmp	.+10     	; 0xde2 <__fpcmp_parts_f+0xac>
     dd8:	6f ef       	ldi	r22, 0xFF	; 255
     dda:	7f ef       	ldi	r23, 0xFF	; 255
     ddc:	02 c0       	rjmp	.+4      	; 0xde2 <__fpcmp_parts_f+0xac>
     dde:	60 e0       	ldi	r22, 0x00	; 0
     de0:	70 e0       	ldi	r23, 0x00	; 0
     de2:	cb 01       	movw	r24, r22
     de4:	1f 91       	pop	r17
     de6:	08 95       	ret

00000de8 <MDIO_IntialPins>:
#include "STD_TYPES.h"

/* Set Intial Direction Function */

void MDIO_IntialPins(void)
{
     de8:	df 93       	push	r29
     dea:	cf 93       	push	r28
     dec:	cd b7       	in	r28, 0x3d	; 61
     dee:	de b7       	in	r29, 0x3e	; 62

	PRIVATE_DDRA_REG = PRIVATE_CONC(MDIO_PA7_A_DIR,
     df0:	ea e3       	ldi	r30, 0x3A	; 58
     df2:	f0 e0       	ldi	r31, 0x00	; 0
     df4:	10 82       	st	Z, r1
									MDIO_PA3_A_DIR,
									MDIO_PA2_A_DIR,
									MDIO_PA1_A_DIR,
									MDIO_PA0_A_DIR);

	PRIVATE_DDRB_REG = PRIVATE_CONC(MDIO_PA7_B_DIR,
     df6:	e7 e3       	ldi	r30, 0x37	; 55
     df8:	f0 e0       	ldi	r31, 0x00	; 0
     dfa:	8f ef       	ldi	r24, 0xFF	; 255
     dfc:	80 83       	st	Z, r24
									MDIO_PA4_B_DIR,
									MDIO_PA3_B_DIR,
									MDIO_PA2_B_DIR,
									MDIO_PA1_B_DIR,
									MDIO_PA0_B_DIR);
	PRIVATE_DDRC_REG = PRIVATE_CONC(MDIO_PA7_C_DIR,
     dfe:	e4 e3       	ldi	r30, 0x34	; 52
     e00:	f0 e0       	ldi	r31, 0x00	; 0
     e02:	8f ef       	ldi	r24, 0xFF	; 255
     e04:	80 83       	st	Z, r24
									MDIO_PA4_C_DIR,
									MDIO_PA3_C_DIR,
									MDIO_PA2_C_DIR,
									MDIO_PA1_C_DIR,
									MDIO_PA0_C_DIR);
	PRIVATE_DDRD_REG = PRIVATE_CONC(MDIO_PA7_D_DIR,
     e06:	e1 e3       	ldi	r30, 0x31	; 49
     e08:	f0 e0       	ldi	r31, 0x00	; 0
     e0a:	8f ef       	ldi	r24, 0xFF	; 255
     e0c:	80 83       	st	Z, r24
									MDIO_PA3_D_DIR,
									MDIO_PA2_D_DIR,
									MDIO_PA1_D_DIR,
									MDIO_PA0_D_DIR);

	PRIVATE_PORTA_REG = PRIVATE_CONC(MDIO_PA7_A_INIT_VALUE,
     e0e:	eb e3       	ldi	r30, 0x3B	; 59
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	10 82       	st	Z, r1
									 MDIO_PA3_A_INIT_VALUE,
									 MDIO_PA2_A_INIT_VALUE,
									 MDIO_PA1_A_INIT_VALUE,
									 MDIO_PA0_A_INIT_VALUE);

	PRIVATE_PORTB_REG = PRIVATE_CONC(MDIO_PA7_B_INIT_VALUE,
     e14:	e8 e3       	ldi	r30, 0x38	; 56
     e16:	f0 e0       	ldi	r31, 0x00	; 0
     e18:	10 82       	st	Z, r1
									 MDIO_PA3_B_INIT_VALUE,
									 MDIO_PA2_B_INIT_VALUE,
									 MDIO_PA1_B_INIT_VALUE,
									 MDIO_PA0_B_INIT_VALUE);

	PRIVATE_PORTC_REG = PRIVATE_CONC(MDIO_PA7_C_INIT_VALUE,
     e1a:	e5 e3       	ldi	r30, 0x35	; 53
     e1c:	f0 e0       	ldi	r31, 0x00	; 0
     e1e:	10 82       	st	Z, r1
									 MDIO_PA3_C_INIT_VALUE,
									 MDIO_PA2_C_INIT_VALUE,
									 MDIO_PA1_C_INIT_VALUE,
									 MDIO_PA0_C_INIT_VALUE);

	PRIVATE_PORTD_REG = PRIVATE_CONC(MDIO_PA7_D_INIT_VALUE,
     e20:	e2 e3       	ldi	r30, 0x32	; 50
     e22:	f0 e0       	ldi	r31, 0x00	; 0
     e24:	10 82       	st	Z, r1
									 MDIO_PA4_D_INIT_VALUE,
									 MDIO_PA3_D_INIT_VALUE,
									 MDIO_PA2_D_INIT_VALUE,
									 MDIO_PA1_D_INIT_VALUE,
									 MDIO_PA0_D_INIT_VALUE);
}
     e26:	cf 91       	pop	r28
     e28:	df 91       	pop	r29
     e2a:	08 95       	ret

00000e2c <MDIO_u8SetPinDirection>:

/* Set Pin Direction */
u8 MDIO_u8SetPinDirection(u8 Copy_u8PortId, u8 Copy_u8PinId, u8 Copy_u8PinDirec)
{
     e2c:	df 93       	push	r29
     e2e:	cf 93       	push	r28
     e30:	00 d0       	rcall	.+0      	; 0xe32 <MDIO_u8SetPinDirection+0x6>
     e32:	00 d0       	rcall	.+0      	; 0xe34 <MDIO_u8SetPinDirection+0x8>
     e34:	00 d0       	rcall	.+0      	; 0xe36 <MDIO_u8SetPinDirection+0xa>
     e36:	cd b7       	in	r28, 0x3d	; 61
     e38:	de b7       	in	r29, 0x3e	; 62
     e3a:	8a 83       	std	Y+2, r24	; 0x02
     e3c:	6b 83       	std	Y+3, r22	; 0x03
     e3e:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorSate = STD_TYPE_OK;
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_u8PinId <= MDIO_PIN_7 && Copy_u8PortId <= MDIO_PORTD && Copy_u8PinDirec <= MDIO_INPUT_PULLED_UP)
     e44:	8b 81       	ldd	r24, Y+3	; 0x03
     e46:	88 30       	cpi	r24, 0x08	; 8
     e48:	08 f0       	brcs	.+2      	; 0xe4c <MDIO_u8SetPinDirection+0x20>
     e4a:	91 c1       	rjmp	.+802    	; 0x116e <MDIO_u8SetPinDirection+0x342>
     e4c:	8a 81       	ldd	r24, Y+2	; 0x02
     e4e:	84 30       	cpi	r24, 0x04	; 4
     e50:	08 f0       	brcs	.+2      	; 0xe54 <MDIO_u8SetPinDirection+0x28>
     e52:	8d c1       	rjmp	.+794    	; 0x116e <MDIO_u8SetPinDirection+0x342>
     e54:	8c 81       	ldd	r24, Y+4	; 0x04
     e56:	83 30       	cpi	r24, 0x03	; 3
     e58:	08 f0       	brcs	.+2      	; 0xe5c <MDIO_u8SetPinDirection+0x30>
     e5a:	89 c1       	rjmp	.+786    	; 0x116e <MDIO_u8SetPinDirection+0x342>
	{
		/* Select Pin Direction */
		switch (Copy_u8PortId)
     e5c:	8a 81       	ldd	r24, Y+2	; 0x02
     e5e:	28 2f       	mov	r18, r24
     e60:	30 e0       	ldi	r19, 0x00	; 0
     e62:	3e 83       	std	Y+6, r19	; 0x06
     e64:	2d 83       	std	Y+5, r18	; 0x05
     e66:	8d 81       	ldd	r24, Y+5	; 0x05
     e68:	9e 81       	ldd	r25, Y+6	; 0x06
     e6a:	81 30       	cpi	r24, 0x01	; 1
     e6c:	91 05       	cpc	r25, r1
     e6e:	09 f4       	brne	.+2      	; 0xe72 <MDIO_u8SetPinDirection+0x46>
     e70:	71 c0       	rjmp	.+226    	; 0xf54 <MDIO_u8SetPinDirection+0x128>
     e72:	2d 81       	ldd	r18, Y+5	; 0x05
     e74:	3e 81       	ldd	r19, Y+6	; 0x06
     e76:	22 30       	cpi	r18, 0x02	; 2
     e78:	31 05       	cpc	r19, r1
     e7a:	2c f4       	brge	.+10     	; 0xe86 <MDIO_u8SetPinDirection+0x5a>
     e7c:	8d 81       	ldd	r24, Y+5	; 0x05
     e7e:	9e 81       	ldd	r25, Y+6	; 0x06
     e80:	00 97       	sbiw	r24, 0x00	; 0
     e82:	71 f0       	breq	.+28     	; 0xea0 <MDIO_u8SetPinDirection+0x74>
     e84:	75 c1       	rjmp	.+746    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
     e86:	2d 81       	ldd	r18, Y+5	; 0x05
     e88:	3e 81       	ldd	r19, Y+6	; 0x06
     e8a:	22 30       	cpi	r18, 0x02	; 2
     e8c:	31 05       	cpc	r19, r1
     e8e:	09 f4       	brne	.+2      	; 0xe92 <MDIO_u8SetPinDirection+0x66>
     e90:	bb c0       	rjmp	.+374    	; 0x1008 <MDIO_u8SetPinDirection+0x1dc>
     e92:	8d 81       	ldd	r24, Y+5	; 0x05
     e94:	9e 81       	ldd	r25, Y+6	; 0x06
     e96:	83 30       	cpi	r24, 0x03	; 3
     e98:	91 05       	cpc	r25, r1
     e9a:	09 f4       	brne	.+2      	; 0xe9e <MDIO_u8SetPinDirection+0x72>
     e9c:	0f c1       	rjmp	.+542    	; 0x10bc <MDIO_u8SetPinDirection+0x290>
     e9e:	68 c1       	rjmp	.+720    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
		{
		case MDIO_PORTA:
			if (Copy_u8PinDirec == MDIO_OUTPUT)
     ea0:	8c 81       	ldd	r24, Y+4	; 0x04
     ea2:	88 23       	and	r24, r24
     ea4:	a1 f4       	brne	.+40     	; 0xece <MDIO_u8SetPinDirection+0xa2>
			{
				/*Set DDRA Pin in DDRA Reg*/
				SET_BIT(PRIVATE_DDRA_REG, Copy_u8PinId);
     ea6:	aa e3       	ldi	r26, 0x3A	; 58
     ea8:	b0 e0       	ldi	r27, 0x00	; 0
     eaa:	ea e3       	ldi	r30, 0x3A	; 58
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	48 2f       	mov	r20, r24
     eb2:	8b 81       	ldd	r24, Y+3	; 0x03
     eb4:	28 2f       	mov	r18, r24
     eb6:	30 e0       	ldi	r19, 0x00	; 0
     eb8:	81 e0       	ldi	r24, 0x01	; 1
     eba:	90 e0       	ldi	r25, 0x00	; 0
     ebc:	02 2e       	mov	r0, r18
     ebe:	02 c0       	rjmp	.+4      	; 0xec4 <MDIO_u8SetPinDirection+0x98>
     ec0:	88 0f       	add	r24, r24
     ec2:	99 1f       	adc	r25, r25
     ec4:	0a 94       	dec	r0
     ec6:	e2 f7       	brpl	.-8      	; 0xec0 <MDIO_u8SetPinDirection+0x94>
     ec8:	84 2b       	or	r24, r20
     eca:	8c 93       	st	X, r24
     ecc:	51 c1       	rjmp	.+674    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			}
			else if (Copy_u8PinDirec == MDIO_INPUT_FLOATING)
     ece:	8c 81       	ldd	r24, Y+4	; 0x04
     ed0:	81 30       	cpi	r24, 0x01	; 1
     ed2:	a9 f4       	brne	.+42     	; 0xefe <MDIO_u8SetPinDirection+0xd2>
			{
				/*Clear DDRA Pin in DDRA Reg*/
				CLEAR_BIT(PRIVATE_DDRA_REG, Copy_u8PinId);
     ed4:	aa e3       	ldi	r26, 0x3A	; 58
     ed6:	b0 e0       	ldi	r27, 0x00	; 0
     ed8:	ea e3       	ldi	r30, 0x3A	; 58
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	48 2f       	mov	r20, r24
     ee0:	8b 81       	ldd	r24, Y+3	; 0x03
     ee2:	28 2f       	mov	r18, r24
     ee4:	30 e0       	ldi	r19, 0x00	; 0
     ee6:	81 e0       	ldi	r24, 0x01	; 1
     ee8:	90 e0       	ldi	r25, 0x00	; 0
     eea:	02 2e       	mov	r0, r18
     eec:	02 c0       	rjmp	.+4      	; 0xef2 <MDIO_u8SetPinDirection+0xc6>
     eee:	88 0f       	add	r24, r24
     ef0:	99 1f       	adc	r25, r25
     ef2:	0a 94       	dec	r0
     ef4:	e2 f7       	brpl	.-8      	; 0xeee <MDIO_u8SetPinDirection+0xc2>
     ef6:	80 95       	com	r24
     ef8:	84 23       	and	r24, r20
     efa:	8c 93       	st	X, r24
     efc:	39 c1       	rjmp	.+626    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			}
			else if (Copy_u8PinDirec == MDIO_INPUT_PULLED_UP)
     efe:	8c 81       	ldd	r24, Y+4	; 0x04
     f00:	82 30       	cpi	r24, 0x02	; 2
     f02:	09 f0       	breq	.+2      	; 0xf06 <MDIO_u8SetPinDirection+0xda>
     f04:	35 c1       	rjmp	.+618    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			{
				/*clear DDRA Pin in DDRA Reg*/
				CLEAR_BIT(PRIVATE_DDRA_REG, Copy_u8PinId);
     f06:	aa e3       	ldi	r26, 0x3A	; 58
     f08:	b0 e0       	ldi	r27, 0x00	; 0
     f0a:	ea e3       	ldi	r30, 0x3A	; 58
     f0c:	f0 e0       	ldi	r31, 0x00	; 0
     f0e:	80 81       	ld	r24, Z
     f10:	48 2f       	mov	r20, r24
     f12:	8b 81       	ldd	r24, Y+3	; 0x03
     f14:	28 2f       	mov	r18, r24
     f16:	30 e0       	ldi	r19, 0x00	; 0
     f18:	81 e0       	ldi	r24, 0x01	; 1
     f1a:	90 e0       	ldi	r25, 0x00	; 0
     f1c:	02 c0       	rjmp	.+4      	; 0xf22 <MDIO_u8SetPinDirection+0xf6>
     f1e:	88 0f       	add	r24, r24
     f20:	99 1f       	adc	r25, r25
     f22:	2a 95       	dec	r18
     f24:	e2 f7       	brpl	.-8      	; 0xf1e <MDIO_u8SetPinDirection+0xf2>
     f26:	80 95       	com	r24
     f28:	84 23       	and	r24, r20
     f2a:	8c 93       	st	X, r24
				/*Set PORTA Pin in DDRA Reg*/
				SET_BIT(PRIVATE_PORTA_REG, Copy_u8PinId);
     f2c:	ab e3       	ldi	r26, 0x3B	; 59
     f2e:	b0 e0       	ldi	r27, 0x00	; 0
     f30:	eb e3       	ldi	r30, 0x3B	; 59
     f32:	f0 e0       	ldi	r31, 0x00	; 0
     f34:	80 81       	ld	r24, Z
     f36:	48 2f       	mov	r20, r24
     f38:	8b 81       	ldd	r24, Y+3	; 0x03
     f3a:	28 2f       	mov	r18, r24
     f3c:	30 e0       	ldi	r19, 0x00	; 0
     f3e:	81 e0       	ldi	r24, 0x01	; 1
     f40:	90 e0       	ldi	r25, 0x00	; 0
     f42:	02 2e       	mov	r0, r18
     f44:	02 c0       	rjmp	.+4      	; 0xf4a <MDIO_u8SetPinDirection+0x11e>
     f46:	88 0f       	add	r24, r24
     f48:	99 1f       	adc	r25, r25
     f4a:	0a 94       	dec	r0
     f4c:	e2 f7       	brpl	.-8      	; 0xf46 <MDIO_u8SetPinDirection+0x11a>
     f4e:	84 2b       	or	r24, r20
     f50:	8c 93       	st	X, r24
     f52:	0e c1       	rjmp	.+540    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			}
			break;
		case MDIO_PORTB:
			if (Copy_u8PinDirec == MDIO_OUTPUT)
     f54:	8c 81       	ldd	r24, Y+4	; 0x04
     f56:	88 23       	and	r24, r24
     f58:	a1 f4       	brne	.+40     	; 0xf82 <MDIO_u8SetPinDirection+0x156>
			{
				/*Set DDRB Pin in DDRB Reg*/
				SET_BIT(PRIVATE_DDRB_REG, Copy_u8PinId);
     f5a:	a7 e3       	ldi	r26, 0x37	; 55
     f5c:	b0 e0       	ldi	r27, 0x00	; 0
     f5e:	e7 e3       	ldi	r30, 0x37	; 55
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	80 81       	ld	r24, Z
     f64:	48 2f       	mov	r20, r24
     f66:	8b 81       	ldd	r24, Y+3	; 0x03
     f68:	28 2f       	mov	r18, r24
     f6a:	30 e0       	ldi	r19, 0x00	; 0
     f6c:	81 e0       	ldi	r24, 0x01	; 1
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	02 2e       	mov	r0, r18
     f72:	02 c0       	rjmp	.+4      	; 0xf78 <MDIO_u8SetPinDirection+0x14c>
     f74:	88 0f       	add	r24, r24
     f76:	99 1f       	adc	r25, r25
     f78:	0a 94       	dec	r0
     f7a:	e2 f7       	brpl	.-8      	; 0xf74 <MDIO_u8SetPinDirection+0x148>
     f7c:	84 2b       	or	r24, r20
     f7e:	8c 93       	st	X, r24
     f80:	f7 c0       	rjmp	.+494    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			}
			else if (Copy_u8PinDirec == MDIO_INPUT_FLOATING)
     f82:	8c 81       	ldd	r24, Y+4	; 0x04
     f84:	81 30       	cpi	r24, 0x01	; 1
     f86:	a9 f4       	brne	.+42     	; 0xfb2 <MDIO_u8SetPinDirection+0x186>
			{
				/*Clear DDRB Pin in DDRB Reg*/
				CLEAR_BIT(PRIVATE_DDRB_REG, Copy_u8PinId);
     f88:	a7 e3       	ldi	r26, 0x37	; 55
     f8a:	b0 e0       	ldi	r27, 0x00	; 0
     f8c:	e7 e3       	ldi	r30, 0x37	; 55
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	48 2f       	mov	r20, r24
     f94:	8b 81       	ldd	r24, Y+3	; 0x03
     f96:	28 2f       	mov	r18, r24
     f98:	30 e0       	ldi	r19, 0x00	; 0
     f9a:	81 e0       	ldi	r24, 0x01	; 1
     f9c:	90 e0       	ldi	r25, 0x00	; 0
     f9e:	02 2e       	mov	r0, r18
     fa0:	02 c0       	rjmp	.+4      	; 0xfa6 <MDIO_u8SetPinDirection+0x17a>
     fa2:	88 0f       	add	r24, r24
     fa4:	99 1f       	adc	r25, r25
     fa6:	0a 94       	dec	r0
     fa8:	e2 f7       	brpl	.-8      	; 0xfa2 <MDIO_u8SetPinDirection+0x176>
     faa:	80 95       	com	r24
     fac:	84 23       	and	r24, r20
     fae:	8c 93       	st	X, r24
     fb0:	df c0       	rjmp	.+446    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			}
			else if (Copy_u8PinDirec == MDIO_INPUT_PULLED_UP)
     fb2:	8c 81       	ldd	r24, Y+4	; 0x04
     fb4:	82 30       	cpi	r24, 0x02	; 2
     fb6:	09 f0       	breq	.+2      	; 0xfba <MDIO_u8SetPinDirection+0x18e>
     fb8:	db c0       	rjmp	.+438    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			{
				/*clear DDRB Pin in DDRB Reg*/
				CLEAR_BIT(PRIVATE_DDRB_REG, Copy_u8PinId);
     fba:	a7 e3       	ldi	r26, 0x37	; 55
     fbc:	b0 e0       	ldi	r27, 0x00	; 0
     fbe:	e7 e3       	ldi	r30, 0x37	; 55
     fc0:	f0 e0       	ldi	r31, 0x00	; 0
     fc2:	80 81       	ld	r24, Z
     fc4:	48 2f       	mov	r20, r24
     fc6:	8b 81       	ldd	r24, Y+3	; 0x03
     fc8:	28 2f       	mov	r18, r24
     fca:	30 e0       	ldi	r19, 0x00	; 0
     fcc:	81 e0       	ldi	r24, 0x01	; 1
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	02 c0       	rjmp	.+4      	; 0xfd6 <MDIO_u8SetPinDirection+0x1aa>
     fd2:	88 0f       	add	r24, r24
     fd4:	99 1f       	adc	r25, r25
     fd6:	2a 95       	dec	r18
     fd8:	e2 f7       	brpl	.-8      	; 0xfd2 <MDIO_u8SetPinDirection+0x1a6>
     fda:	80 95       	com	r24
     fdc:	84 23       	and	r24, r20
     fde:	8c 93       	st	X, r24
				/*Set PORTB Pin in DDRB Reg*/
				SET_BIT(PRIVATE_PORTB_REG, Copy_u8PinId);
     fe0:	a8 e3       	ldi	r26, 0x38	; 56
     fe2:	b0 e0       	ldi	r27, 0x00	; 0
     fe4:	e8 e3       	ldi	r30, 0x38	; 56
     fe6:	f0 e0       	ldi	r31, 0x00	; 0
     fe8:	80 81       	ld	r24, Z
     fea:	48 2f       	mov	r20, r24
     fec:	8b 81       	ldd	r24, Y+3	; 0x03
     fee:	28 2f       	mov	r18, r24
     ff0:	30 e0       	ldi	r19, 0x00	; 0
     ff2:	81 e0       	ldi	r24, 0x01	; 1
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	02 2e       	mov	r0, r18
     ff8:	02 c0       	rjmp	.+4      	; 0xffe <MDIO_u8SetPinDirection+0x1d2>
     ffa:	88 0f       	add	r24, r24
     ffc:	99 1f       	adc	r25, r25
     ffe:	0a 94       	dec	r0
    1000:	e2 f7       	brpl	.-8      	; 0xffa <MDIO_u8SetPinDirection+0x1ce>
    1002:	84 2b       	or	r24, r20
    1004:	8c 93       	st	X, r24
    1006:	b4 c0       	rjmp	.+360    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			}
			break;
		case MDIO_PORTC:
			if (Copy_u8PinDirec == MDIO_OUTPUT)
    1008:	8c 81       	ldd	r24, Y+4	; 0x04
    100a:	88 23       	and	r24, r24
    100c:	a1 f4       	brne	.+40     	; 0x1036 <MDIO_u8SetPinDirection+0x20a>
			{
				/*Set DDRC Pin in DDRC Reg*/
				SET_BIT(PRIVATE_DDRC_REG, Copy_u8PinId);
    100e:	a4 e3       	ldi	r26, 0x34	; 52
    1010:	b0 e0       	ldi	r27, 0x00	; 0
    1012:	e4 e3       	ldi	r30, 0x34	; 52
    1014:	f0 e0       	ldi	r31, 0x00	; 0
    1016:	80 81       	ld	r24, Z
    1018:	48 2f       	mov	r20, r24
    101a:	8b 81       	ldd	r24, Y+3	; 0x03
    101c:	28 2f       	mov	r18, r24
    101e:	30 e0       	ldi	r19, 0x00	; 0
    1020:	81 e0       	ldi	r24, 0x01	; 1
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	02 2e       	mov	r0, r18
    1026:	02 c0       	rjmp	.+4      	; 0x102c <MDIO_u8SetPinDirection+0x200>
    1028:	88 0f       	add	r24, r24
    102a:	99 1f       	adc	r25, r25
    102c:	0a 94       	dec	r0
    102e:	e2 f7       	brpl	.-8      	; 0x1028 <MDIO_u8SetPinDirection+0x1fc>
    1030:	84 2b       	or	r24, r20
    1032:	8c 93       	st	X, r24
    1034:	9d c0       	rjmp	.+314    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			}
			else if (Copy_u8PinDirec == MDIO_INPUT_FLOATING)
    1036:	8c 81       	ldd	r24, Y+4	; 0x04
    1038:	81 30       	cpi	r24, 0x01	; 1
    103a:	a9 f4       	brne	.+42     	; 0x1066 <MDIO_u8SetPinDirection+0x23a>
			{
				/*Clear DDRC Pin in DDRC Reg*/
				CLEAR_BIT(PRIVATE_DDRC_REG, Copy_u8PinId);
    103c:	a4 e3       	ldi	r26, 0x34	; 52
    103e:	b0 e0       	ldi	r27, 0x00	; 0
    1040:	e4 e3       	ldi	r30, 0x34	; 52
    1042:	f0 e0       	ldi	r31, 0x00	; 0
    1044:	80 81       	ld	r24, Z
    1046:	48 2f       	mov	r20, r24
    1048:	8b 81       	ldd	r24, Y+3	; 0x03
    104a:	28 2f       	mov	r18, r24
    104c:	30 e0       	ldi	r19, 0x00	; 0
    104e:	81 e0       	ldi	r24, 0x01	; 1
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	02 2e       	mov	r0, r18
    1054:	02 c0       	rjmp	.+4      	; 0x105a <MDIO_u8SetPinDirection+0x22e>
    1056:	88 0f       	add	r24, r24
    1058:	99 1f       	adc	r25, r25
    105a:	0a 94       	dec	r0
    105c:	e2 f7       	brpl	.-8      	; 0x1056 <MDIO_u8SetPinDirection+0x22a>
    105e:	80 95       	com	r24
    1060:	84 23       	and	r24, r20
    1062:	8c 93       	st	X, r24
    1064:	85 c0       	rjmp	.+266    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			}
			else if (Copy_u8PinDirec == MDIO_INPUT_PULLED_UP)
    1066:	8c 81       	ldd	r24, Y+4	; 0x04
    1068:	82 30       	cpi	r24, 0x02	; 2
    106a:	09 f0       	breq	.+2      	; 0x106e <MDIO_u8SetPinDirection+0x242>
    106c:	81 c0       	rjmp	.+258    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			{
				/*clear DDRC Pin in DDRC Reg*/
				CLEAR_BIT(PRIVATE_DDRC_REG, Copy_u8PinId);
    106e:	a4 e3       	ldi	r26, 0x34	; 52
    1070:	b0 e0       	ldi	r27, 0x00	; 0
    1072:	e4 e3       	ldi	r30, 0x34	; 52
    1074:	f0 e0       	ldi	r31, 0x00	; 0
    1076:	80 81       	ld	r24, Z
    1078:	48 2f       	mov	r20, r24
    107a:	8b 81       	ldd	r24, Y+3	; 0x03
    107c:	28 2f       	mov	r18, r24
    107e:	30 e0       	ldi	r19, 0x00	; 0
    1080:	81 e0       	ldi	r24, 0x01	; 1
    1082:	90 e0       	ldi	r25, 0x00	; 0
    1084:	02 c0       	rjmp	.+4      	; 0x108a <MDIO_u8SetPinDirection+0x25e>
    1086:	88 0f       	add	r24, r24
    1088:	99 1f       	adc	r25, r25
    108a:	2a 95       	dec	r18
    108c:	e2 f7       	brpl	.-8      	; 0x1086 <MDIO_u8SetPinDirection+0x25a>
    108e:	80 95       	com	r24
    1090:	84 23       	and	r24, r20
    1092:	8c 93       	st	X, r24
				/*Set PORTC Pin in DDRC Reg*/
				SET_BIT(PRIVATE_PORTC_REG, Copy_u8PinId);
    1094:	a5 e3       	ldi	r26, 0x35	; 53
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	e5 e3       	ldi	r30, 0x35	; 53
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	48 2f       	mov	r20, r24
    10a0:	8b 81       	ldd	r24, Y+3	; 0x03
    10a2:	28 2f       	mov	r18, r24
    10a4:	30 e0       	ldi	r19, 0x00	; 0
    10a6:	81 e0       	ldi	r24, 0x01	; 1
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	02 2e       	mov	r0, r18
    10ac:	02 c0       	rjmp	.+4      	; 0x10b2 <MDIO_u8SetPinDirection+0x286>
    10ae:	88 0f       	add	r24, r24
    10b0:	99 1f       	adc	r25, r25
    10b2:	0a 94       	dec	r0
    10b4:	e2 f7       	brpl	.-8      	; 0x10ae <MDIO_u8SetPinDirection+0x282>
    10b6:	84 2b       	or	r24, r20
    10b8:	8c 93       	st	X, r24
    10ba:	5a c0       	rjmp	.+180    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			}
			break;
		case MDIO_PORTD:
			if (Copy_u8PinDirec == MDIO_OUTPUT)
    10bc:	8c 81       	ldd	r24, Y+4	; 0x04
    10be:	88 23       	and	r24, r24
    10c0:	a1 f4       	brne	.+40     	; 0x10ea <MDIO_u8SetPinDirection+0x2be>
			{
				/*Set DDRD Pin in DDRD Reg*/
				SET_BIT(PRIVATE_DDRD_REG, Copy_u8PinId);
    10c2:	a1 e3       	ldi	r26, 0x31	; 49
    10c4:	b0 e0       	ldi	r27, 0x00	; 0
    10c6:	e1 e3       	ldi	r30, 0x31	; 49
    10c8:	f0 e0       	ldi	r31, 0x00	; 0
    10ca:	80 81       	ld	r24, Z
    10cc:	48 2f       	mov	r20, r24
    10ce:	8b 81       	ldd	r24, Y+3	; 0x03
    10d0:	28 2f       	mov	r18, r24
    10d2:	30 e0       	ldi	r19, 0x00	; 0
    10d4:	81 e0       	ldi	r24, 0x01	; 1
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	02 2e       	mov	r0, r18
    10da:	02 c0       	rjmp	.+4      	; 0x10e0 <MDIO_u8SetPinDirection+0x2b4>
    10dc:	88 0f       	add	r24, r24
    10de:	99 1f       	adc	r25, r25
    10e0:	0a 94       	dec	r0
    10e2:	e2 f7       	brpl	.-8      	; 0x10dc <MDIO_u8SetPinDirection+0x2b0>
    10e4:	84 2b       	or	r24, r20
    10e6:	8c 93       	st	X, r24
    10e8:	43 c0       	rjmp	.+134    	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			}
			else if (Copy_u8PinDirec == MDIO_INPUT_FLOATING)
    10ea:	8c 81       	ldd	r24, Y+4	; 0x04
    10ec:	81 30       	cpi	r24, 0x01	; 1
    10ee:	a9 f4       	brne	.+42     	; 0x111a <MDIO_u8SetPinDirection+0x2ee>
			{
				/*Clear DDRD Pin in DDRD Reg*/
				CLEAR_BIT(PRIVATE_DDRD_REG, Copy_u8PinId);
    10f0:	a1 e3       	ldi	r26, 0x31	; 49
    10f2:	b0 e0       	ldi	r27, 0x00	; 0
    10f4:	e1 e3       	ldi	r30, 0x31	; 49
    10f6:	f0 e0       	ldi	r31, 0x00	; 0
    10f8:	80 81       	ld	r24, Z
    10fa:	48 2f       	mov	r20, r24
    10fc:	8b 81       	ldd	r24, Y+3	; 0x03
    10fe:	28 2f       	mov	r18, r24
    1100:	30 e0       	ldi	r19, 0x00	; 0
    1102:	81 e0       	ldi	r24, 0x01	; 1
    1104:	90 e0       	ldi	r25, 0x00	; 0
    1106:	02 2e       	mov	r0, r18
    1108:	02 c0       	rjmp	.+4      	; 0x110e <MDIO_u8SetPinDirection+0x2e2>
    110a:	88 0f       	add	r24, r24
    110c:	99 1f       	adc	r25, r25
    110e:	0a 94       	dec	r0
    1110:	e2 f7       	brpl	.-8      	; 0x110a <MDIO_u8SetPinDirection+0x2de>
    1112:	80 95       	com	r24
    1114:	84 23       	and	r24, r20
    1116:	8c 93       	st	X, r24
    1118:	2b c0       	rjmp	.+86     	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			}
			else if (Copy_u8PinDirec == MDIO_INPUT_PULLED_UP)
    111a:	8c 81       	ldd	r24, Y+4	; 0x04
    111c:	82 30       	cpi	r24, 0x02	; 2
    111e:	41 f5       	brne	.+80     	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			{
				/*clear DDRD Pin in DDRD Reg*/
				CLEAR_BIT(PRIVATE_DDRD_REG, Copy_u8PinId);
    1120:	a1 e3       	ldi	r26, 0x31	; 49
    1122:	b0 e0       	ldi	r27, 0x00	; 0
    1124:	e1 e3       	ldi	r30, 0x31	; 49
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	48 2f       	mov	r20, r24
    112c:	8b 81       	ldd	r24, Y+3	; 0x03
    112e:	28 2f       	mov	r18, r24
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	81 e0       	ldi	r24, 0x01	; 1
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	02 c0       	rjmp	.+4      	; 0x113c <MDIO_u8SetPinDirection+0x310>
    1138:	88 0f       	add	r24, r24
    113a:	99 1f       	adc	r25, r25
    113c:	2a 95       	dec	r18
    113e:	e2 f7       	brpl	.-8      	; 0x1138 <MDIO_u8SetPinDirection+0x30c>
    1140:	80 95       	com	r24
    1142:	84 23       	and	r24, r20
    1144:	8c 93       	st	X, r24
				/*Set PORTD Pin in DDRD Reg*/
				SET_BIT(PRIVATE_PORTD_REG, Copy_u8PinId);
    1146:	a2 e3       	ldi	r26, 0x32	; 50
    1148:	b0 e0       	ldi	r27, 0x00	; 0
    114a:	e2 e3       	ldi	r30, 0x32	; 50
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	80 81       	ld	r24, Z
    1150:	48 2f       	mov	r20, r24
    1152:	8b 81       	ldd	r24, Y+3	; 0x03
    1154:	28 2f       	mov	r18, r24
    1156:	30 e0       	ldi	r19, 0x00	; 0
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	02 2e       	mov	r0, r18
    115e:	02 c0       	rjmp	.+4      	; 0x1164 <MDIO_u8SetPinDirection+0x338>
    1160:	88 0f       	add	r24, r24
    1162:	99 1f       	adc	r25, r25
    1164:	0a 94       	dec	r0
    1166:	e2 f7       	brpl	.-8      	; 0x1160 <MDIO_u8SetPinDirection+0x334>
    1168:	84 2b       	or	r24, r20
    116a:	8c 93       	st	X, r24
    116c:	01 c0       	rjmp	.+2      	; 0x1170 <MDIO_u8SetPinDirection+0x344>
			break;
		}
	}
	else
	{
		Local_u8ErrorSate = STD_TYPE_NOK;
    116e:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorSate;
    1170:	89 81       	ldd	r24, Y+1	; 0x01
}
    1172:	26 96       	adiw	r28, 0x06	; 6
    1174:	0f b6       	in	r0, 0x3f	; 63
    1176:	f8 94       	cli
    1178:	de bf       	out	0x3e, r29	; 62
    117a:	0f be       	out	0x3f, r0	; 63
    117c:	cd bf       	out	0x3d, r28	; 61
    117e:	cf 91       	pop	r28
    1180:	df 91       	pop	r29
    1182:	08 95       	ret

00001184 <MDIO_u8SetPortDirection>:

/* Set Port Direction */
u8 MDIO_u8SetPortDirection(u8 Copy_u8PortId, u8 Copy_u8PortDirec)
{
    1184:	df 93       	push	r29
    1186:	cf 93       	push	r28
    1188:	00 d0       	rcall	.+0      	; 0x118a <MDIO_u8SetPortDirection+0x6>
    118a:	00 d0       	rcall	.+0      	; 0x118c <MDIO_u8SetPortDirection+0x8>
    118c:	0f 92       	push	r0
    118e:	cd b7       	in	r28, 0x3d	; 61
    1190:	de b7       	in	r29, 0x3e	; 62
    1192:	8a 83       	std	Y+2, r24	; 0x02
    1194:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorSate = STD_TYPE_OK;
    1196:	81 e0       	ldi	r24, 0x01	; 1
    1198:	89 83       	std	Y+1, r24	; 0x01
	if ((Copy_u8PortId <= MDIO_PORTD) && (Copy_u8PortDirec <= MDIO_INPUT_PULLED_UP))
    119a:	8a 81       	ldd	r24, Y+2	; 0x02
    119c:	84 30       	cpi	r24, 0x04	; 4
    119e:	08 f0       	brcs	.+2      	; 0x11a2 <MDIO_u8SetPortDirection+0x1e>
    11a0:	90 c0       	rjmp	.+288    	; 0x12c2 <MDIO_u8SetPortDirection+0x13e>
    11a2:	8b 81       	ldd	r24, Y+3	; 0x03
    11a4:	83 30       	cpi	r24, 0x03	; 3
    11a6:	08 f0       	brcs	.+2      	; 0x11aa <MDIO_u8SetPortDirection+0x26>
    11a8:	8c c0       	rjmp	.+280    	; 0x12c2 <MDIO_u8SetPortDirection+0x13e>
	{
		switch (Copy_u8PortId)
    11aa:	8a 81       	ldd	r24, Y+2	; 0x02
    11ac:	28 2f       	mov	r18, r24
    11ae:	30 e0       	ldi	r19, 0x00	; 0
    11b0:	3d 83       	std	Y+5, r19	; 0x05
    11b2:	2c 83       	std	Y+4, r18	; 0x04
    11b4:	8c 81       	ldd	r24, Y+4	; 0x04
    11b6:	9d 81       	ldd	r25, Y+5	; 0x05
    11b8:	81 30       	cpi	r24, 0x01	; 1
    11ba:	91 05       	cpc	r25, r1
    11bc:	89 f1       	breq	.+98     	; 0x1220 <MDIO_u8SetPortDirection+0x9c>
    11be:	2c 81       	ldd	r18, Y+4	; 0x04
    11c0:	3d 81       	ldd	r19, Y+5	; 0x05
    11c2:	22 30       	cpi	r18, 0x02	; 2
    11c4:	31 05       	cpc	r19, r1
    11c6:	2c f4       	brge	.+10     	; 0x11d2 <MDIO_u8SetPortDirection+0x4e>
    11c8:	8c 81       	ldd	r24, Y+4	; 0x04
    11ca:	9d 81       	ldd	r25, Y+5	; 0x05
    11cc:	00 97       	sbiw	r24, 0x00	; 0
    11ce:	69 f0       	breq	.+26     	; 0x11ea <MDIO_u8SetPortDirection+0x66>
    11d0:	76 c0       	rjmp	.+236    	; 0x12be <MDIO_u8SetPortDirection+0x13a>
    11d2:	2c 81       	ldd	r18, Y+4	; 0x04
    11d4:	3d 81       	ldd	r19, Y+5	; 0x05
    11d6:	22 30       	cpi	r18, 0x02	; 2
    11d8:	31 05       	cpc	r19, r1
    11da:	e9 f1       	breq	.+122    	; 0x1256 <MDIO_u8SetPortDirection+0xd2>
    11dc:	8c 81       	ldd	r24, Y+4	; 0x04
    11de:	9d 81       	ldd	r25, Y+5	; 0x05
    11e0:	83 30       	cpi	r24, 0x03	; 3
    11e2:	91 05       	cpc	r25, r1
    11e4:	09 f4       	brne	.+2      	; 0x11e8 <MDIO_u8SetPortDirection+0x64>
    11e6:	51 c0       	rjmp	.+162    	; 0x128a <MDIO_u8SetPortDirection+0x106>
    11e8:	6a c0       	rjmp	.+212    	; 0x12be <MDIO_u8SetPortDirection+0x13a>
		{
		case MDIO_PORTA:
			if (Copy_u8PortDirec == MDIO_OUTPUT)
    11ea:	8b 81       	ldd	r24, Y+3	; 0x03
    11ec:	88 23       	and	r24, r24
    11ee:	29 f4       	brne	.+10     	; 0x11fa <MDIO_u8SetPortDirection+0x76>
			{
				/* Set all Port A pins as Output */
				PRIVATE_DDRA_REG = PRIVATE_ALL_PORT_OUTPUT;
    11f0:	ea e3       	ldi	r30, 0x3A	; 58
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	8f ef       	ldi	r24, 0xFF	; 255
    11f6:	80 83       	st	Z, r24
    11f8:	65 c0       	rjmp	.+202    	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			}
			else if (Copy_u8PortDirec == MDIO_INPUT_FLOATING)
    11fa:	8b 81       	ldd	r24, Y+3	; 0x03
    11fc:	81 30       	cpi	r24, 0x01	; 1
    11fe:	21 f4       	brne	.+8      	; 0x1208 <MDIO_u8SetPortDirection+0x84>
			{
				/* Set all Port A pins as Input (Floating) */
				PRIVATE_DDRA_REG = PRIVATE_ALL_PORT_INPUT_FLOATING;
    1200:	ea e3       	ldi	r30, 0x3A	; 58
    1202:	f0 e0       	ldi	r31, 0x00	; 0
    1204:	10 82       	st	Z, r1
    1206:	5e c0       	rjmp	.+188    	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			}
			else if (Copy_u8PortDirec == MDIO_INPUT_PULLED_UP)
    1208:	8b 81       	ldd	r24, Y+3	; 0x03
    120a:	82 30       	cpi	r24, 0x02	; 2
    120c:	09 f0       	breq	.+2      	; 0x1210 <MDIO_u8SetPortDirection+0x8c>
    120e:	5a c0       	rjmp	.+180    	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			{
				/* Set all Port A pins as Input (Pulled-Up) */
				PRIVATE_DDRA_REG = PRIVATE_ALL_PORT_INPUT_PULLED_UP;
    1210:	ea e3       	ldi	r30, 0x3A	; 58
    1212:	f0 e0       	ldi	r31, 0x00	; 0
    1214:	10 82       	st	Z, r1
				/* Enable Pull-Up on all Port A pins */
				PRIVATE_PORTA_REG = PRIVATE_ALL_PORT_OUTPUT;
    1216:	eb e3       	ldi	r30, 0x3B	; 59
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	8f ef       	ldi	r24, 0xFF	; 255
    121c:	80 83       	st	Z, r24
    121e:	52 c0       	rjmp	.+164    	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			}
			break;
		case MDIO_PORTB:
			if (Copy_u8PortDirec == MDIO_OUTPUT)
    1220:	8b 81       	ldd	r24, Y+3	; 0x03
    1222:	88 23       	and	r24, r24
    1224:	29 f4       	brne	.+10     	; 0x1230 <MDIO_u8SetPortDirection+0xac>
			{
				/* Set all Port B pins as Output */
				PRIVATE_DDRB_REG = PRIVATE_ALL_PORT_OUTPUT;
    1226:	e7 e3       	ldi	r30, 0x37	; 55
    1228:	f0 e0       	ldi	r31, 0x00	; 0
    122a:	8f ef       	ldi	r24, 0xFF	; 255
    122c:	80 83       	st	Z, r24
    122e:	4a c0       	rjmp	.+148    	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			}
			else if (Copy_u8PortDirec == MDIO_INPUT_FLOATING)
    1230:	8b 81       	ldd	r24, Y+3	; 0x03
    1232:	81 30       	cpi	r24, 0x01	; 1
    1234:	21 f4       	brne	.+8      	; 0x123e <MDIO_u8SetPortDirection+0xba>
			{
				/* Set all Port B pins as Input (Floating) */
				PRIVATE_DDRB_REG = PRIVATE_ALL_PORT_INPUT_FLOATING;
    1236:	e7 e3       	ldi	r30, 0x37	; 55
    1238:	f0 e0       	ldi	r31, 0x00	; 0
    123a:	10 82       	st	Z, r1
    123c:	43 c0       	rjmp	.+134    	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			}
			else if (Copy_u8PortDirec == MDIO_INPUT_PULLED_UP)
    123e:	8b 81       	ldd	r24, Y+3	; 0x03
    1240:	82 30       	cpi	r24, 0x02	; 2
    1242:	09 f0       	breq	.+2      	; 0x1246 <MDIO_u8SetPortDirection+0xc2>
    1244:	3f c0       	rjmp	.+126    	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			{
				/* Set all Port B pins as Input (Pulled-Up) */
				PRIVATE_DDRB_REG = PRIVATE_ALL_PORT_INPUT_PULLED_UP;
    1246:	e7 e3       	ldi	r30, 0x37	; 55
    1248:	f0 e0       	ldi	r31, 0x00	; 0
    124a:	10 82       	st	Z, r1
				/* Enable Pull-Up on all Port B pins */
				PRIVATE_PORTB_REG = PRIVATE_ALL_PORT_OUTPUT;
    124c:	e8 e3       	ldi	r30, 0x38	; 56
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	8f ef       	ldi	r24, 0xFF	; 255
    1252:	80 83       	st	Z, r24
    1254:	37 c0       	rjmp	.+110    	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			}
			break;
		case MDIO_PORTC:
			if (Copy_u8PortDirec == MDIO_OUTPUT)
    1256:	8b 81       	ldd	r24, Y+3	; 0x03
    1258:	88 23       	and	r24, r24
    125a:	29 f4       	brne	.+10     	; 0x1266 <MDIO_u8SetPortDirection+0xe2>
			{
				/* Set all Port C pins as Output */
				PRIVATE_DDRC_REG = PRIVATE_ALL_PORT_OUTPUT;
    125c:	e4 e3       	ldi	r30, 0x34	; 52
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	8f ef       	ldi	r24, 0xFF	; 255
    1262:	80 83       	st	Z, r24
    1264:	2f c0       	rjmp	.+94     	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			}
			else if (Copy_u8PortDirec == MDIO_INPUT_FLOATING)
    1266:	8b 81       	ldd	r24, Y+3	; 0x03
    1268:	81 30       	cpi	r24, 0x01	; 1
    126a:	21 f4       	brne	.+8      	; 0x1274 <MDIO_u8SetPortDirection+0xf0>
			{
				/* Set all Port C pins as Input (Floating) */
				PRIVATE_DDRC_REG = PRIVATE_ALL_PORT_INPUT_FLOATING;
    126c:	e4 e3       	ldi	r30, 0x34	; 52
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	10 82       	st	Z, r1
    1272:	28 c0       	rjmp	.+80     	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			}
			else if (Copy_u8PortDirec == MDIO_INPUT_PULLED_UP)
    1274:	8b 81       	ldd	r24, Y+3	; 0x03
    1276:	82 30       	cpi	r24, 0x02	; 2
    1278:	29 f5       	brne	.+74     	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			{
				/* Set all Port C pins as Input (Pulled-Up) */
				PRIVATE_DDRC_REG = PRIVATE_ALL_PORT_INPUT_PULLED_UP;
    127a:	e4 e3       	ldi	r30, 0x34	; 52
    127c:	f0 e0       	ldi	r31, 0x00	; 0
    127e:	10 82       	st	Z, r1
				/* Enable Pull-Up on all Port C pins */
				PRIVATE_PORTC_REG = PRIVATE_ALL_PORT_OUTPUT;
    1280:	e5 e3       	ldi	r30, 0x35	; 53
    1282:	f0 e0       	ldi	r31, 0x00	; 0
    1284:	8f ef       	ldi	r24, 0xFF	; 255
    1286:	80 83       	st	Z, r24
    1288:	1d c0       	rjmp	.+58     	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			}
			break;
		case MDIO_PORTD:
			if (Copy_u8PortDirec == MDIO_OUTPUT)
    128a:	8b 81       	ldd	r24, Y+3	; 0x03
    128c:	88 23       	and	r24, r24
    128e:	29 f4       	brne	.+10     	; 0x129a <MDIO_u8SetPortDirection+0x116>
			{
				/* Set all Port D pins as Output */
				PRIVATE_DDRD_REG = PRIVATE_ALL_PORT_OUTPUT;
    1290:	e1 e3       	ldi	r30, 0x31	; 49
    1292:	f0 e0       	ldi	r31, 0x00	; 0
    1294:	8f ef       	ldi	r24, 0xFF	; 255
    1296:	80 83       	st	Z, r24
    1298:	15 c0       	rjmp	.+42     	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			}
			else if (Copy_u8PortDirec == MDIO_INPUT_FLOATING)
    129a:	8b 81       	ldd	r24, Y+3	; 0x03
    129c:	81 30       	cpi	r24, 0x01	; 1
    129e:	21 f4       	brne	.+8      	; 0x12a8 <MDIO_u8SetPortDirection+0x124>
			{
				/* Set all Port D pins as Input (Floating) */
				PRIVATE_DDRD_REG = PRIVATE_ALL_PORT_INPUT_FLOATING;
    12a0:	e1 e3       	ldi	r30, 0x31	; 49
    12a2:	f0 e0       	ldi	r31, 0x00	; 0
    12a4:	10 82       	st	Z, r1
    12a6:	0e c0       	rjmp	.+28     	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			}
			else if (Copy_u8PortDirec == MDIO_INPUT_PULLED_UP)
    12a8:	8b 81       	ldd	r24, Y+3	; 0x03
    12aa:	82 30       	cpi	r24, 0x02	; 2
    12ac:	59 f4       	brne	.+22     	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			{
				/* Set all Port D pins as Input (Pulled-Up) */
				PRIVATE_DDRD_REG = PRIVATE_ALL_PORT_INPUT_PULLED_UP;
    12ae:	e1 e3       	ldi	r30, 0x31	; 49
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	10 82       	st	Z, r1
				/* Enable Pull-Up on all Port D pins */
				PRIVATE_PORTD_REG = PRIVATE_ALL_PORT_OUTPUT;
    12b4:	e2 e3       	ldi	r30, 0x32	; 50
    12b6:	f0 e0       	ldi	r31, 0x00	; 0
    12b8:	8f ef       	ldi	r24, 0xFF	; 255
    12ba:	80 83       	st	Z, r24
    12bc:	03 c0       	rjmp	.+6      	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			}
			break;
		default:
			Local_u8ErrorSate = STD_TYPE_NOK;
    12be:	19 82       	std	Y+1, r1	; 0x01
    12c0:	01 c0       	rjmp	.+2      	; 0x12c4 <MDIO_u8SetPortDirection+0x140>
			break;
		}
	}
	else
	{
		Local_u8ErrorSate = STD_TYPE_NOK;
    12c2:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorSate;
    12c4:	89 81       	ldd	r24, Y+1	; 0x01
}
    12c6:	0f 90       	pop	r0
    12c8:	0f 90       	pop	r0
    12ca:	0f 90       	pop	r0
    12cc:	0f 90       	pop	r0
    12ce:	0f 90       	pop	r0
    12d0:	cf 91       	pop	r28
    12d2:	df 91       	pop	r29
    12d4:	08 95       	ret

000012d6 <MDIO_u8SetPinValue>:
/* Set Pin Value */
u8 MDIO_u8SetPinValue(u8 Copy_u8PortId, u8 Copy_u8PinId, u8 Copy_u8PinValue)
{
    12d6:	df 93       	push	r29
    12d8:	cf 93       	push	r28
    12da:	00 d0       	rcall	.+0      	; 0x12dc <MDIO_u8SetPinValue+0x6>
    12dc:	00 d0       	rcall	.+0      	; 0x12de <MDIO_u8SetPinValue+0x8>
    12de:	00 d0       	rcall	.+0      	; 0x12e0 <MDIO_u8SetPinValue+0xa>
    12e0:	cd b7       	in	r28, 0x3d	; 61
    12e2:	de b7       	in	r29, 0x3e	; 62
    12e4:	8a 83       	std	Y+2, r24	; 0x02
    12e6:	6b 83       	std	Y+3, r22	; 0x03
    12e8:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = STD_TYPE_OK; // Corrected spelling from ErrorSate to ErrorState
    12ea:	81 e0       	ldi	r24, 0x01	; 1
    12ec:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_u8PortId <= MDIO_PORTD && Copy_u8PinId <= MDIO_PIN_7 && Copy_u8PinValue <= MDIO_HIGH)
    12ee:	8a 81       	ldd	r24, Y+2	; 0x02
    12f0:	84 30       	cpi	r24, 0x04	; 4
    12f2:	08 f0       	brcs	.+2      	; 0x12f6 <MDIO_u8SetPinValue+0x20>
    12f4:	eb c0       	rjmp	.+470    	; 0x14cc <MDIO_u8SetPinValue+0x1f6>
    12f6:	8b 81       	ldd	r24, Y+3	; 0x03
    12f8:	88 30       	cpi	r24, 0x08	; 8
    12fa:	08 f0       	brcs	.+2      	; 0x12fe <MDIO_u8SetPinValue+0x28>
    12fc:	e7 c0       	rjmp	.+462    	; 0x14cc <MDIO_u8SetPinValue+0x1f6>
    12fe:	8c 81       	ldd	r24, Y+4	; 0x04
    1300:	82 30       	cpi	r24, 0x02	; 2
    1302:	08 f0       	brcs	.+2      	; 0x1306 <MDIO_u8SetPinValue+0x30>
    1304:	e3 c0       	rjmp	.+454    	; 0x14cc <MDIO_u8SetPinValue+0x1f6>
	{
		/* Set Pin Value */
		switch (Copy_u8PortId)
    1306:	8a 81       	ldd	r24, Y+2	; 0x02
    1308:	28 2f       	mov	r18, r24
    130a:	30 e0       	ldi	r19, 0x00	; 0
    130c:	3e 83       	std	Y+6, r19	; 0x06
    130e:	2d 83       	std	Y+5, r18	; 0x05
    1310:	8d 81       	ldd	r24, Y+5	; 0x05
    1312:	9e 81       	ldd	r25, Y+6	; 0x06
    1314:	81 30       	cpi	r24, 0x01	; 1
    1316:	91 05       	cpc	r25, r1
    1318:	09 f4       	brne	.+2      	; 0x131c <MDIO_u8SetPinValue+0x46>
    131a:	47 c0       	rjmp	.+142    	; 0x13aa <MDIO_u8SetPinValue+0xd4>
    131c:	2d 81       	ldd	r18, Y+5	; 0x05
    131e:	3e 81       	ldd	r19, Y+6	; 0x06
    1320:	22 30       	cpi	r18, 0x02	; 2
    1322:	31 05       	cpc	r19, r1
    1324:	2c f4       	brge	.+10     	; 0x1330 <MDIO_u8SetPinValue+0x5a>
    1326:	8d 81       	ldd	r24, Y+5	; 0x05
    1328:	9e 81       	ldd	r25, Y+6	; 0x06
    132a:	00 97       	sbiw	r24, 0x00	; 0
    132c:	71 f0       	breq	.+28     	; 0x134a <MDIO_u8SetPinValue+0x74>
    132e:	cc c0       	rjmp	.+408    	; 0x14c8 <MDIO_u8SetPinValue+0x1f2>
    1330:	2d 81       	ldd	r18, Y+5	; 0x05
    1332:	3e 81       	ldd	r19, Y+6	; 0x06
    1334:	22 30       	cpi	r18, 0x02	; 2
    1336:	31 05       	cpc	r19, r1
    1338:	09 f4       	brne	.+2      	; 0x133c <MDIO_u8SetPinValue+0x66>
    133a:	67 c0       	rjmp	.+206    	; 0x140a <MDIO_u8SetPinValue+0x134>
    133c:	8d 81       	ldd	r24, Y+5	; 0x05
    133e:	9e 81       	ldd	r25, Y+6	; 0x06
    1340:	83 30       	cpi	r24, 0x03	; 3
    1342:	91 05       	cpc	r25, r1
    1344:	09 f4       	brne	.+2      	; 0x1348 <MDIO_u8SetPinValue+0x72>
    1346:	91 c0       	rjmp	.+290    	; 0x146a <MDIO_u8SetPinValue+0x194>
    1348:	bf c0       	rjmp	.+382    	; 0x14c8 <MDIO_u8SetPinValue+0x1f2>
		{
		case MDIO_PORTA:
			if (Copy_u8PinValue == MDIO_HIGH)
    134a:	8c 81       	ldd	r24, Y+4	; 0x04
    134c:	81 30       	cpi	r24, 0x01	; 1
    134e:	a1 f4       	brne	.+40     	; 0x1378 <MDIO_u8SetPinValue+0xa2>
			{
				/* Set PORTA Pin in PORTA Reg */
				SET_BIT(PRIVATE_PORTA_REG, Copy_u8PinId);
    1350:	ab e3       	ldi	r26, 0x3B	; 59
    1352:	b0 e0       	ldi	r27, 0x00	; 0
    1354:	eb e3       	ldi	r30, 0x3B	; 59
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	80 81       	ld	r24, Z
    135a:	48 2f       	mov	r20, r24
    135c:	8b 81       	ldd	r24, Y+3	; 0x03
    135e:	28 2f       	mov	r18, r24
    1360:	30 e0       	ldi	r19, 0x00	; 0
    1362:	81 e0       	ldi	r24, 0x01	; 1
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	02 2e       	mov	r0, r18
    1368:	02 c0       	rjmp	.+4      	; 0x136e <MDIO_u8SetPinValue+0x98>
    136a:	88 0f       	add	r24, r24
    136c:	99 1f       	adc	r25, r25
    136e:	0a 94       	dec	r0
    1370:	e2 f7       	brpl	.-8      	; 0x136a <MDIO_u8SetPinValue+0x94>
    1372:	84 2b       	or	r24, r20
    1374:	8c 93       	st	X, r24
    1376:	ab c0       	rjmp	.+342    	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			}
			else if (Copy_u8PinValue == MDIO_LOW)
    1378:	8c 81       	ldd	r24, Y+4	; 0x04
    137a:	88 23       	and	r24, r24
    137c:	09 f0       	breq	.+2      	; 0x1380 <MDIO_u8SetPinValue+0xaa>
    137e:	a7 c0       	rjmp	.+334    	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			{
				/* Clear PORTA Pin in PORTA Reg */
				CLEAR_BIT(PRIVATE_PORTA_REG, Copy_u8PinId);
    1380:	ab e3       	ldi	r26, 0x3B	; 59
    1382:	b0 e0       	ldi	r27, 0x00	; 0
    1384:	eb e3       	ldi	r30, 0x3B	; 59
    1386:	f0 e0       	ldi	r31, 0x00	; 0
    1388:	80 81       	ld	r24, Z
    138a:	48 2f       	mov	r20, r24
    138c:	8b 81       	ldd	r24, Y+3	; 0x03
    138e:	28 2f       	mov	r18, r24
    1390:	30 e0       	ldi	r19, 0x00	; 0
    1392:	81 e0       	ldi	r24, 0x01	; 1
    1394:	90 e0       	ldi	r25, 0x00	; 0
    1396:	02 2e       	mov	r0, r18
    1398:	02 c0       	rjmp	.+4      	; 0x139e <MDIO_u8SetPinValue+0xc8>
    139a:	88 0f       	add	r24, r24
    139c:	99 1f       	adc	r25, r25
    139e:	0a 94       	dec	r0
    13a0:	e2 f7       	brpl	.-8      	; 0x139a <MDIO_u8SetPinValue+0xc4>
    13a2:	80 95       	com	r24
    13a4:	84 23       	and	r24, r20
    13a6:	8c 93       	st	X, r24
    13a8:	92 c0       	rjmp	.+292    	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			}
			break;
		case MDIO_PORTB:
			if (Copy_u8PinValue == MDIO_HIGH)
    13aa:	8c 81       	ldd	r24, Y+4	; 0x04
    13ac:	81 30       	cpi	r24, 0x01	; 1
    13ae:	a1 f4       	brne	.+40     	; 0x13d8 <MDIO_u8SetPinValue+0x102>
			{
				/* Set PORTB Pin in PORTB Reg */
				SET_BIT(PRIVATE_PORTB_REG, Copy_u8PinId);
    13b0:	a8 e3       	ldi	r26, 0x38	; 56
    13b2:	b0 e0       	ldi	r27, 0x00	; 0
    13b4:	e8 e3       	ldi	r30, 0x38	; 56
    13b6:	f0 e0       	ldi	r31, 0x00	; 0
    13b8:	80 81       	ld	r24, Z
    13ba:	48 2f       	mov	r20, r24
    13bc:	8b 81       	ldd	r24, Y+3	; 0x03
    13be:	28 2f       	mov	r18, r24
    13c0:	30 e0       	ldi	r19, 0x00	; 0
    13c2:	81 e0       	ldi	r24, 0x01	; 1
    13c4:	90 e0       	ldi	r25, 0x00	; 0
    13c6:	02 2e       	mov	r0, r18
    13c8:	02 c0       	rjmp	.+4      	; 0x13ce <MDIO_u8SetPinValue+0xf8>
    13ca:	88 0f       	add	r24, r24
    13cc:	99 1f       	adc	r25, r25
    13ce:	0a 94       	dec	r0
    13d0:	e2 f7       	brpl	.-8      	; 0x13ca <MDIO_u8SetPinValue+0xf4>
    13d2:	84 2b       	or	r24, r20
    13d4:	8c 93       	st	X, r24
    13d6:	7b c0       	rjmp	.+246    	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			}
			else if (Copy_u8PinValue == MDIO_LOW)
    13d8:	8c 81       	ldd	r24, Y+4	; 0x04
    13da:	88 23       	and	r24, r24
    13dc:	09 f0       	breq	.+2      	; 0x13e0 <MDIO_u8SetPinValue+0x10a>
    13de:	77 c0       	rjmp	.+238    	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			{
				/* Clear PORTB Pin in PORTB Reg */
				CLEAR_BIT(PRIVATE_PORTB_REG, Copy_u8PinId);
    13e0:	a8 e3       	ldi	r26, 0x38	; 56
    13e2:	b0 e0       	ldi	r27, 0x00	; 0
    13e4:	e8 e3       	ldi	r30, 0x38	; 56
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	80 81       	ld	r24, Z
    13ea:	48 2f       	mov	r20, r24
    13ec:	8b 81       	ldd	r24, Y+3	; 0x03
    13ee:	28 2f       	mov	r18, r24
    13f0:	30 e0       	ldi	r19, 0x00	; 0
    13f2:	81 e0       	ldi	r24, 0x01	; 1
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	02 2e       	mov	r0, r18
    13f8:	02 c0       	rjmp	.+4      	; 0x13fe <MDIO_u8SetPinValue+0x128>
    13fa:	88 0f       	add	r24, r24
    13fc:	99 1f       	adc	r25, r25
    13fe:	0a 94       	dec	r0
    1400:	e2 f7       	brpl	.-8      	; 0x13fa <MDIO_u8SetPinValue+0x124>
    1402:	80 95       	com	r24
    1404:	84 23       	and	r24, r20
    1406:	8c 93       	st	X, r24
    1408:	62 c0       	rjmp	.+196    	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			}
			break;
		case MDIO_PORTC:
			if (Copy_u8PinValue == MDIO_HIGH)
    140a:	8c 81       	ldd	r24, Y+4	; 0x04
    140c:	81 30       	cpi	r24, 0x01	; 1
    140e:	a1 f4       	brne	.+40     	; 0x1438 <MDIO_u8SetPinValue+0x162>
			{
				/* Set PORTC Pin in PORTC Reg */
				SET_BIT(PRIVATE_PORTC_REG, Copy_u8PinId);
    1410:	a5 e3       	ldi	r26, 0x35	; 53
    1412:	b0 e0       	ldi	r27, 0x00	; 0
    1414:	e5 e3       	ldi	r30, 0x35	; 53
    1416:	f0 e0       	ldi	r31, 0x00	; 0
    1418:	80 81       	ld	r24, Z
    141a:	48 2f       	mov	r20, r24
    141c:	8b 81       	ldd	r24, Y+3	; 0x03
    141e:	28 2f       	mov	r18, r24
    1420:	30 e0       	ldi	r19, 0x00	; 0
    1422:	81 e0       	ldi	r24, 0x01	; 1
    1424:	90 e0       	ldi	r25, 0x00	; 0
    1426:	02 2e       	mov	r0, r18
    1428:	02 c0       	rjmp	.+4      	; 0x142e <MDIO_u8SetPinValue+0x158>
    142a:	88 0f       	add	r24, r24
    142c:	99 1f       	adc	r25, r25
    142e:	0a 94       	dec	r0
    1430:	e2 f7       	brpl	.-8      	; 0x142a <MDIO_u8SetPinValue+0x154>
    1432:	84 2b       	or	r24, r20
    1434:	8c 93       	st	X, r24
    1436:	4b c0       	rjmp	.+150    	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			}
			else if (Copy_u8PinValue == MDIO_LOW)
    1438:	8c 81       	ldd	r24, Y+4	; 0x04
    143a:	88 23       	and	r24, r24
    143c:	09 f0       	breq	.+2      	; 0x1440 <MDIO_u8SetPinValue+0x16a>
    143e:	47 c0       	rjmp	.+142    	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			{
				/* Clear PORTC Pin in PORTC Reg */
				CLEAR_BIT(PRIVATE_PORTC_REG, Copy_u8PinId);
    1440:	a5 e3       	ldi	r26, 0x35	; 53
    1442:	b0 e0       	ldi	r27, 0x00	; 0
    1444:	e5 e3       	ldi	r30, 0x35	; 53
    1446:	f0 e0       	ldi	r31, 0x00	; 0
    1448:	80 81       	ld	r24, Z
    144a:	48 2f       	mov	r20, r24
    144c:	8b 81       	ldd	r24, Y+3	; 0x03
    144e:	28 2f       	mov	r18, r24
    1450:	30 e0       	ldi	r19, 0x00	; 0
    1452:	81 e0       	ldi	r24, 0x01	; 1
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	02 2e       	mov	r0, r18
    1458:	02 c0       	rjmp	.+4      	; 0x145e <MDIO_u8SetPinValue+0x188>
    145a:	88 0f       	add	r24, r24
    145c:	99 1f       	adc	r25, r25
    145e:	0a 94       	dec	r0
    1460:	e2 f7       	brpl	.-8      	; 0x145a <MDIO_u8SetPinValue+0x184>
    1462:	80 95       	com	r24
    1464:	84 23       	and	r24, r20
    1466:	8c 93       	st	X, r24
    1468:	32 c0       	rjmp	.+100    	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			}
			break;
		case MDIO_PORTD:
			if (Copy_u8PinValue == MDIO_HIGH)
    146a:	8c 81       	ldd	r24, Y+4	; 0x04
    146c:	81 30       	cpi	r24, 0x01	; 1
    146e:	a1 f4       	brne	.+40     	; 0x1498 <MDIO_u8SetPinValue+0x1c2>
			{
				/* Set PORTD Pin in PORTD Reg */
				SET_BIT(PRIVATE_PORTD_REG, Copy_u8PinId);
    1470:	a2 e3       	ldi	r26, 0x32	; 50
    1472:	b0 e0       	ldi	r27, 0x00	; 0
    1474:	e2 e3       	ldi	r30, 0x32	; 50
    1476:	f0 e0       	ldi	r31, 0x00	; 0
    1478:	80 81       	ld	r24, Z
    147a:	48 2f       	mov	r20, r24
    147c:	8b 81       	ldd	r24, Y+3	; 0x03
    147e:	28 2f       	mov	r18, r24
    1480:	30 e0       	ldi	r19, 0x00	; 0
    1482:	81 e0       	ldi	r24, 0x01	; 1
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	02 2e       	mov	r0, r18
    1488:	02 c0       	rjmp	.+4      	; 0x148e <MDIO_u8SetPinValue+0x1b8>
    148a:	88 0f       	add	r24, r24
    148c:	99 1f       	adc	r25, r25
    148e:	0a 94       	dec	r0
    1490:	e2 f7       	brpl	.-8      	; 0x148a <MDIO_u8SetPinValue+0x1b4>
    1492:	84 2b       	or	r24, r20
    1494:	8c 93       	st	X, r24
    1496:	1b c0       	rjmp	.+54     	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			}
			else if (Copy_u8PinValue == MDIO_LOW)
    1498:	8c 81       	ldd	r24, Y+4	; 0x04
    149a:	88 23       	and	r24, r24
    149c:	c1 f4       	brne	.+48     	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			{
				/* Clear PORTD Pin in PORTD Reg */
				CLEAR_BIT(PRIVATE_PORTD_REG, Copy_u8PinId);
    149e:	a2 e3       	ldi	r26, 0x32	; 50
    14a0:	b0 e0       	ldi	r27, 0x00	; 0
    14a2:	e2 e3       	ldi	r30, 0x32	; 50
    14a4:	f0 e0       	ldi	r31, 0x00	; 0
    14a6:	80 81       	ld	r24, Z
    14a8:	48 2f       	mov	r20, r24
    14aa:	8b 81       	ldd	r24, Y+3	; 0x03
    14ac:	28 2f       	mov	r18, r24
    14ae:	30 e0       	ldi	r19, 0x00	; 0
    14b0:	81 e0       	ldi	r24, 0x01	; 1
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	02 2e       	mov	r0, r18
    14b6:	02 c0       	rjmp	.+4      	; 0x14bc <MDIO_u8SetPinValue+0x1e6>
    14b8:	88 0f       	add	r24, r24
    14ba:	99 1f       	adc	r25, r25
    14bc:	0a 94       	dec	r0
    14be:	e2 f7       	brpl	.-8      	; 0x14b8 <MDIO_u8SetPinValue+0x1e2>
    14c0:	80 95       	com	r24
    14c2:	84 23       	and	r24, r20
    14c4:	8c 93       	st	X, r24
    14c6:	03 c0       	rjmp	.+6      	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			}
			break;
		default:
			Local_u8ErrorState = STD_TYPE_NOK;
    14c8:	19 82       	std	Y+1, r1	; 0x01
    14ca:	01 c0       	rjmp	.+2      	; 0x14ce <MDIO_u8SetPinValue+0x1f8>
			break;
		}
	}
	else
	{
		Local_u8ErrorState = STD_TYPE_NOK;
    14cc:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
    14ce:	89 81       	ldd	r24, Y+1	; 0x01
}
    14d0:	26 96       	adiw	r28, 0x06	; 6
    14d2:	0f b6       	in	r0, 0x3f	; 63
    14d4:	f8 94       	cli
    14d6:	de bf       	out	0x3e, r29	; 62
    14d8:	0f be       	out	0x3f, r0	; 63
    14da:	cd bf       	out	0x3d, r28	; 61
    14dc:	cf 91       	pop	r28
    14de:	df 91       	pop	r29
    14e0:	08 95       	ret

000014e2 <MDIO_u8SetPortValue>:

/* Set Port Value */
u8 MDIO_u8SetPortValue(u8 Copy_u8PortId, u8 Copy_u8PortValue)
{
    14e2:	df 93       	push	r29
    14e4:	cf 93       	push	r28
    14e6:	00 d0       	rcall	.+0      	; 0x14e8 <MDIO_u8SetPortValue+0x6>
    14e8:	00 d0       	rcall	.+0      	; 0x14ea <MDIO_u8SetPortValue+0x8>
    14ea:	0f 92       	push	r0
    14ec:	cd b7       	in	r28, 0x3d	; 61
    14ee:	de b7       	in	r29, 0x3e	; 62
    14f0:	8a 83       	std	Y+2, r24	; 0x02
    14f2:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPE_OK;
    14f4:	81 e0       	ldi	r24, 0x01	; 1
    14f6:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8PortId <= MDIO_PORTD)
    14f8:	8a 81       	ldd	r24, Y+2	; 0x02
    14fa:	84 30       	cpi	r24, 0x04	; 4
    14fc:	98 f5       	brcc	.+102    	; 0x1564 <MDIO_u8SetPortValue+0x82>
	{
		switch (Copy_u8PortId)
    14fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1500:	28 2f       	mov	r18, r24
    1502:	30 e0       	ldi	r19, 0x00	; 0
    1504:	3d 83       	std	Y+5, r19	; 0x05
    1506:	2c 83       	std	Y+4, r18	; 0x04
    1508:	8c 81       	ldd	r24, Y+4	; 0x04
    150a:	9d 81       	ldd	r25, Y+5	; 0x05
    150c:	81 30       	cpi	r24, 0x01	; 1
    150e:	91 05       	cpc	r25, r1
    1510:	d1 f0       	breq	.+52     	; 0x1546 <MDIO_u8SetPortValue+0x64>
    1512:	2c 81       	ldd	r18, Y+4	; 0x04
    1514:	3d 81       	ldd	r19, Y+5	; 0x05
    1516:	22 30       	cpi	r18, 0x02	; 2
    1518:	31 05       	cpc	r19, r1
    151a:	2c f4       	brge	.+10     	; 0x1526 <MDIO_u8SetPortValue+0x44>
    151c:	8c 81       	ldd	r24, Y+4	; 0x04
    151e:	9d 81       	ldd	r25, Y+5	; 0x05
    1520:	00 97       	sbiw	r24, 0x00	; 0
    1522:	61 f0       	breq	.+24     	; 0x153c <MDIO_u8SetPortValue+0x5a>
    1524:	20 c0       	rjmp	.+64     	; 0x1566 <MDIO_u8SetPortValue+0x84>
    1526:	2c 81       	ldd	r18, Y+4	; 0x04
    1528:	3d 81       	ldd	r19, Y+5	; 0x05
    152a:	22 30       	cpi	r18, 0x02	; 2
    152c:	31 05       	cpc	r19, r1
    152e:	81 f0       	breq	.+32     	; 0x1550 <MDIO_u8SetPortValue+0x6e>
    1530:	8c 81       	ldd	r24, Y+4	; 0x04
    1532:	9d 81       	ldd	r25, Y+5	; 0x05
    1534:	83 30       	cpi	r24, 0x03	; 3
    1536:	91 05       	cpc	r25, r1
    1538:	81 f0       	breq	.+32     	; 0x155a <MDIO_u8SetPortValue+0x78>
    153a:	15 c0       	rjmp	.+42     	; 0x1566 <MDIO_u8SetPortValue+0x84>
		{
		case MDIO_PORTA: PRIVATE_PORTA_REG = Copy_u8PortValue; break;
    153c:	eb e3       	ldi	r30, 0x3B	; 59
    153e:	f0 e0       	ldi	r31, 0x00	; 0
    1540:	8b 81       	ldd	r24, Y+3	; 0x03
    1542:	80 83       	st	Z, r24
    1544:	10 c0       	rjmp	.+32     	; 0x1566 <MDIO_u8SetPortValue+0x84>
		case MDIO_PORTB: PRIVATE_PORTB_REG = Copy_u8PortValue; break;
    1546:	e8 e3       	ldi	r30, 0x38	; 56
    1548:	f0 e0       	ldi	r31, 0x00	; 0
    154a:	8b 81       	ldd	r24, Y+3	; 0x03
    154c:	80 83       	st	Z, r24
    154e:	0b c0       	rjmp	.+22     	; 0x1566 <MDIO_u8SetPortValue+0x84>
		case MDIO_PORTC: PRIVATE_PORTC_REG = Copy_u8PortValue; break;
    1550:	e5 e3       	ldi	r30, 0x35	; 53
    1552:	f0 e0       	ldi	r31, 0x00	; 0
    1554:	8b 81       	ldd	r24, Y+3	; 0x03
    1556:	80 83       	st	Z, r24
    1558:	06 c0       	rjmp	.+12     	; 0x1566 <MDIO_u8SetPortValue+0x84>
		case MDIO_PORTD: PRIVATE_PORTD_REG = Copy_u8PortValue; break;
    155a:	e2 e3       	ldi	r30, 0x32	; 50
    155c:	f0 e0       	ldi	r31, 0x00	; 0
    155e:	8b 81       	ldd	r24, Y+3	; 0x03
    1560:	80 83       	st	Z, r24
    1562:	01 c0       	rjmp	.+2      	; 0x1566 <MDIO_u8SetPortValue+0x84>
		}
	}
	else
	{
		Local_u8ErrorState = STD_TYPE_NOK;
    1564:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
    1566:	89 81       	ldd	r24, Y+1	; 0x01
}
    1568:	0f 90       	pop	r0
    156a:	0f 90       	pop	r0
    156c:	0f 90       	pop	r0
    156e:	0f 90       	pop	r0
    1570:	0f 90       	pop	r0
    1572:	cf 91       	pop	r28
    1574:	df 91       	pop	r29
    1576:	08 95       	ret

00001578 <MDIO_u8GetPinValue>:

/* Get Pin Value */
u8 MDIO_u8GetPinValue(u8 Copy_u8PortId, u8 Copy_u8PinId, u8 *Copy_pu8ReturnedPinValue)
{
    1578:	df 93       	push	r29
    157a:	cf 93       	push	r28
    157c:	cd b7       	in	r28, 0x3d	; 61
    157e:	de b7       	in	r29, 0x3e	; 62
    1580:	27 97       	sbiw	r28, 0x07	; 7
    1582:	0f b6       	in	r0, 0x3f	; 63
    1584:	f8 94       	cli
    1586:	de bf       	out	0x3e, r29	; 62
    1588:	0f be       	out	0x3f, r0	; 63
    158a:	cd bf       	out	0x3d, r28	; 61
    158c:	8a 83       	std	Y+2, r24	; 0x02
    158e:	6b 83       	std	Y+3, r22	; 0x03
    1590:	5d 83       	std	Y+5, r21	; 0x05
    1592:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = STD_TYPE_OK; // Initialize error state to OK
    1594:	81 e0       	ldi	r24, 0x01	; 1
    1596:	89 83       	std	Y+1, r24	; 0x01

	// Check if the port ID, pin ID are within valid ranges and pointer is not NULL
	if (Copy_u8PortId <= MDIO_PORTD && Copy_u8PinId <= MDIO_PIN_7 && Copy_pu8ReturnedPinValue != POINTER_NULL)
    1598:	8a 81       	ldd	r24, Y+2	; 0x02
    159a:	84 30       	cpi	r24, 0x04	; 4
    159c:	08 f0       	brcs	.+2      	; 0x15a0 <MDIO_u8GetPinValue+0x28>
    159e:	7c c0       	rjmp	.+248    	; 0x1698 <MDIO_u8GetPinValue+0x120>
    15a0:	8b 81       	ldd	r24, Y+3	; 0x03
    15a2:	88 30       	cpi	r24, 0x08	; 8
    15a4:	08 f0       	brcs	.+2      	; 0x15a8 <MDIO_u8GetPinValue+0x30>
    15a6:	78 c0       	rjmp	.+240    	; 0x1698 <MDIO_u8GetPinValue+0x120>
    15a8:	8c 81       	ldd	r24, Y+4	; 0x04
    15aa:	9d 81       	ldd	r25, Y+5	; 0x05
    15ac:	00 97       	sbiw	r24, 0x00	; 0
    15ae:	09 f4       	brne	.+2      	; 0x15b2 <MDIO_u8GetPinValue+0x3a>
    15b0:	73 c0       	rjmp	.+230    	; 0x1698 <MDIO_u8GetPinValue+0x120>
	{
		// Retrieve the value from the correct port
		switch (Copy_u8PortId)
    15b2:	8a 81       	ldd	r24, Y+2	; 0x02
    15b4:	28 2f       	mov	r18, r24
    15b6:	30 e0       	ldi	r19, 0x00	; 0
    15b8:	3f 83       	std	Y+7, r19	; 0x07
    15ba:	2e 83       	std	Y+6, r18	; 0x06
    15bc:	4e 81       	ldd	r20, Y+6	; 0x06
    15be:	5f 81       	ldd	r21, Y+7	; 0x07
    15c0:	41 30       	cpi	r20, 0x01	; 1
    15c2:	51 05       	cpc	r21, r1
    15c4:	59 f1       	breq	.+86     	; 0x161c <MDIO_u8GetPinValue+0xa4>
    15c6:	8e 81       	ldd	r24, Y+6	; 0x06
    15c8:	9f 81       	ldd	r25, Y+7	; 0x07
    15ca:	82 30       	cpi	r24, 0x02	; 2
    15cc:	91 05       	cpc	r25, r1
    15ce:	34 f4       	brge	.+12     	; 0x15dc <MDIO_u8GetPinValue+0x64>
    15d0:	2e 81       	ldd	r18, Y+6	; 0x06
    15d2:	3f 81       	ldd	r19, Y+7	; 0x07
    15d4:	21 15       	cp	r18, r1
    15d6:	31 05       	cpc	r19, r1
    15d8:	69 f0       	breq	.+26     	; 0x15f4 <MDIO_u8GetPinValue+0x7c>
    15da:	5c c0       	rjmp	.+184    	; 0x1694 <MDIO_u8GetPinValue+0x11c>
    15dc:	4e 81       	ldd	r20, Y+6	; 0x06
    15de:	5f 81       	ldd	r21, Y+7	; 0x07
    15e0:	42 30       	cpi	r20, 0x02	; 2
    15e2:	51 05       	cpc	r21, r1
    15e4:	79 f1       	breq	.+94     	; 0x1644 <MDIO_u8GetPinValue+0xcc>
    15e6:	8e 81       	ldd	r24, Y+6	; 0x06
    15e8:	9f 81       	ldd	r25, Y+7	; 0x07
    15ea:	83 30       	cpi	r24, 0x03	; 3
    15ec:	91 05       	cpc	r25, r1
    15ee:	09 f4       	brne	.+2      	; 0x15f2 <MDIO_u8GetPinValue+0x7a>
    15f0:	3d c0       	rjmp	.+122    	; 0x166c <MDIO_u8GetPinValue+0xf4>
    15f2:	50 c0       	rjmp	.+160    	; 0x1694 <MDIO_u8GetPinValue+0x11c>
		{
		case MDIO_PORTA:
			*Copy_pu8ReturnedPinValue = GET_BIT(PRIVATE_PINA_REG, Copy_u8PinId); // Get specific pin value from PORTA
    15f4:	e9 e3       	ldi	r30, 0x39	; 57
    15f6:	f0 e0       	ldi	r31, 0x00	; 0
    15f8:	80 81       	ld	r24, Z
    15fa:	28 2f       	mov	r18, r24
    15fc:	30 e0       	ldi	r19, 0x00	; 0
    15fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1600:	88 2f       	mov	r24, r24
    1602:	90 e0       	ldi	r25, 0x00	; 0
    1604:	a9 01       	movw	r20, r18
    1606:	02 c0       	rjmp	.+4      	; 0x160c <MDIO_u8GetPinValue+0x94>
    1608:	55 95       	asr	r21
    160a:	47 95       	ror	r20
    160c:	8a 95       	dec	r24
    160e:	e2 f7       	brpl	.-8      	; 0x1608 <MDIO_u8GetPinValue+0x90>
    1610:	ca 01       	movw	r24, r20
    1612:	81 70       	andi	r24, 0x01	; 1
    1614:	ec 81       	ldd	r30, Y+4	; 0x04
    1616:	fd 81       	ldd	r31, Y+5	; 0x05
    1618:	80 83       	st	Z, r24
    161a:	3f c0       	rjmp	.+126    	; 0x169a <MDIO_u8GetPinValue+0x122>
			break;
		case MDIO_PORTB:
			*Copy_pu8ReturnedPinValue = GET_BIT(PRIVATE_PINB_REG, Copy_u8PinId); // Get specific pin value from PORTB
    161c:	e6 e3       	ldi	r30, 0x36	; 54
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	80 81       	ld	r24, Z
    1622:	28 2f       	mov	r18, r24
    1624:	30 e0       	ldi	r19, 0x00	; 0
    1626:	8b 81       	ldd	r24, Y+3	; 0x03
    1628:	88 2f       	mov	r24, r24
    162a:	90 e0       	ldi	r25, 0x00	; 0
    162c:	a9 01       	movw	r20, r18
    162e:	02 c0       	rjmp	.+4      	; 0x1634 <MDIO_u8GetPinValue+0xbc>
    1630:	55 95       	asr	r21
    1632:	47 95       	ror	r20
    1634:	8a 95       	dec	r24
    1636:	e2 f7       	brpl	.-8      	; 0x1630 <MDIO_u8GetPinValue+0xb8>
    1638:	ca 01       	movw	r24, r20
    163a:	81 70       	andi	r24, 0x01	; 1
    163c:	ec 81       	ldd	r30, Y+4	; 0x04
    163e:	fd 81       	ldd	r31, Y+5	; 0x05
    1640:	80 83       	st	Z, r24
    1642:	2b c0       	rjmp	.+86     	; 0x169a <MDIO_u8GetPinValue+0x122>
			break;
		case MDIO_PORTC:
			*Copy_pu8ReturnedPinValue = GET_BIT(PRIVATE_PINC_REG, Copy_u8PinId); // Get specific pin value from PORTC
    1644:	e3 e3       	ldi	r30, 0x33	; 51
    1646:	f0 e0       	ldi	r31, 0x00	; 0
    1648:	80 81       	ld	r24, Z
    164a:	28 2f       	mov	r18, r24
    164c:	30 e0       	ldi	r19, 0x00	; 0
    164e:	8b 81       	ldd	r24, Y+3	; 0x03
    1650:	88 2f       	mov	r24, r24
    1652:	90 e0       	ldi	r25, 0x00	; 0
    1654:	a9 01       	movw	r20, r18
    1656:	02 c0       	rjmp	.+4      	; 0x165c <MDIO_u8GetPinValue+0xe4>
    1658:	55 95       	asr	r21
    165a:	47 95       	ror	r20
    165c:	8a 95       	dec	r24
    165e:	e2 f7       	brpl	.-8      	; 0x1658 <MDIO_u8GetPinValue+0xe0>
    1660:	ca 01       	movw	r24, r20
    1662:	81 70       	andi	r24, 0x01	; 1
    1664:	ec 81       	ldd	r30, Y+4	; 0x04
    1666:	fd 81       	ldd	r31, Y+5	; 0x05
    1668:	80 83       	st	Z, r24
    166a:	17 c0       	rjmp	.+46     	; 0x169a <MDIO_u8GetPinValue+0x122>
			break;
		case MDIO_PORTD:
			*Copy_pu8ReturnedPinValue = GET_BIT(PRIVATE_PIND_REG, Copy_u8PinId); // Get specific pin value from PORTD
    166c:	e0 e3       	ldi	r30, 0x30	; 48
    166e:	f0 e0       	ldi	r31, 0x00	; 0
    1670:	80 81       	ld	r24, Z
    1672:	28 2f       	mov	r18, r24
    1674:	30 e0       	ldi	r19, 0x00	; 0
    1676:	8b 81       	ldd	r24, Y+3	; 0x03
    1678:	88 2f       	mov	r24, r24
    167a:	90 e0       	ldi	r25, 0x00	; 0
    167c:	a9 01       	movw	r20, r18
    167e:	02 c0       	rjmp	.+4      	; 0x1684 <MDIO_u8GetPinValue+0x10c>
    1680:	55 95       	asr	r21
    1682:	47 95       	ror	r20
    1684:	8a 95       	dec	r24
    1686:	e2 f7       	brpl	.-8      	; 0x1680 <MDIO_u8GetPinValue+0x108>
    1688:	ca 01       	movw	r24, r20
    168a:	81 70       	andi	r24, 0x01	; 1
    168c:	ec 81       	ldd	r30, Y+4	; 0x04
    168e:	fd 81       	ldd	r31, Y+5	; 0x05
    1690:	80 83       	st	Z, r24
    1692:	03 c0       	rjmp	.+6      	; 0x169a <MDIO_u8GetPinValue+0x122>
			break;
		default:
			Local_u8ErrorState = STD_TYPE_NOK; // Set error state to NOK if port ID is invalid
    1694:	19 82       	std	Y+1, r1	; 0x01
    1696:	01 c0       	rjmp	.+2      	; 0x169a <MDIO_u8GetPinValue+0x122>
			break;
		}
	}
	else
	{
		Local_u8ErrorState = STD_TYPE_NOK; // Set error state to NOK if input parameters are invalid
    1698:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_u8ErrorState; // Return the error state
    169a:	89 81       	ldd	r24, Y+1	; 0x01
}
    169c:	27 96       	adiw	r28, 0x07	; 7
    169e:	0f b6       	in	r0, 0x3f	; 63
    16a0:	f8 94       	cli
    16a2:	de bf       	out	0x3e, r29	; 62
    16a4:	0f be       	out	0x3f, r0	; 63
    16a6:	cd bf       	out	0x3d, r28	; 61
    16a8:	cf 91       	pop	r28
    16aa:	df 91       	pop	r29
    16ac:	08 95       	ret

000016ae <MDIO_u8GetPortValue>:

/* Get Port Value */
u8 MDIO_u8GetPortValue(u8 Copy_u8PortId, u8 *Copy_pu8ReturnedPortValue)
{
    16ae:	df 93       	push	r29
    16b0:	cf 93       	push	r28
    16b2:	00 d0       	rcall	.+0      	; 0x16b4 <MDIO_u8GetPortValue+0x6>
    16b4:	00 d0       	rcall	.+0      	; 0x16b6 <MDIO_u8GetPortValue+0x8>
    16b6:	00 d0       	rcall	.+0      	; 0x16b8 <MDIO_u8GetPortValue+0xa>
    16b8:	cd b7       	in	r28, 0x3d	; 61
    16ba:	de b7       	in	r29, 0x3e	; 62
    16bc:	8a 83       	std	Y+2, r24	; 0x02
    16be:	7c 83       	std	Y+4, r23	; 0x04
    16c0:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPE_OK; // Corrected spelling from ErrorSate to ErrorState
    16c2:	81 e0       	ldi	r24, 0x01	; 1
    16c4:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_u8PortId <= MDIO_PORTD && Copy_pu8ReturnedPortValue != POINTER_NULL)
    16c6:	8a 81       	ldd	r24, Y+2	; 0x02
    16c8:	84 30       	cpi	r24, 0x04	; 4
    16ca:	08 f0       	brcs	.+2      	; 0x16ce <MDIO_u8GetPortValue+0x20>
    16cc:	40 c0       	rjmp	.+128    	; 0x174e <MDIO_u8GetPortValue+0xa0>
    16ce:	8b 81       	ldd	r24, Y+3	; 0x03
    16d0:	9c 81       	ldd	r25, Y+4	; 0x04
    16d2:	00 97       	sbiw	r24, 0x00	; 0
    16d4:	e1 f1       	breq	.+120    	; 0x174e <MDIO_u8GetPortValue+0xa0>
	{
		/* Set Pin Value */
		switch (Copy_u8PortId)
    16d6:	8a 81       	ldd	r24, Y+2	; 0x02
    16d8:	28 2f       	mov	r18, r24
    16da:	30 e0       	ldi	r19, 0x00	; 0
    16dc:	3e 83       	std	Y+6, r19	; 0x06
    16de:	2d 83       	std	Y+5, r18	; 0x05
    16e0:	8d 81       	ldd	r24, Y+5	; 0x05
    16e2:	9e 81       	ldd	r25, Y+6	; 0x06
    16e4:	81 30       	cpi	r24, 0x01	; 1
    16e6:	91 05       	cpc	r25, r1
    16e8:	e1 f0       	breq	.+56     	; 0x1722 <MDIO_u8GetPortValue+0x74>
    16ea:	2d 81       	ldd	r18, Y+5	; 0x05
    16ec:	3e 81       	ldd	r19, Y+6	; 0x06
    16ee:	22 30       	cpi	r18, 0x02	; 2
    16f0:	31 05       	cpc	r19, r1
    16f2:	2c f4       	brge	.+10     	; 0x16fe <MDIO_u8GetPortValue+0x50>
    16f4:	8d 81       	ldd	r24, Y+5	; 0x05
    16f6:	9e 81       	ldd	r25, Y+6	; 0x06
    16f8:	00 97       	sbiw	r24, 0x00	; 0
    16fa:	61 f0       	breq	.+24     	; 0x1714 <MDIO_u8GetPortValue+0x66>
    16fc:	27 c0       	rjmp	.+78     	; 0x174c <MDIO_u8GetPortValue+0x9e>
    16fe:	2d 81       	ldd	r18, Y+5	; 0x05
    1700:	3e 81       	ldd	r19, Y+6	; 0x06
    1702:	22 30       	cpi	r18, 0x02	; 2
    1704:	31 05       	cpc	r19, r1
    1706:	a1 f0       	breq	.+40     	; 0x1730 <MDIO_u8GetPortValue+0x82>
    1708:	8d 81       	ldd	r24, Y+5	; 0x05
    170a:	9e 81       	ldd	r25, Y+6	; 0x06
    170c:	83 30       	cpi	r24, 0x03	; 3
    170e:	91 05       	cpc	r25, r1
    1710:	b1 f0       	breq	.+44     	; 0x173e <MDIO_u8GetPortValue+0x90>
    1712:	1c c0       	rjmp	.+56     	; 0x174c <MDIO_u8GetPortValue+0x9e>
		{
		case MDIO_PORTA:
			*Copy_pu8ReturnedPortValue = PRIVATE_PINA_REG;
    1714:	e9 e3       	ldi	r30, 0x39	; 57
    1716:	f0 e0       	ldi	r31, 0x00	; 0
    1718:	80 81       	ld	r24, Z
    171a:	eb 81       	ldd	r30, Y+3	; 0x03
    171c:	fc 81       	ldd	r31, Y+4	; 0x04
    171e:	80 83       	st	Z, r24
    1720:	16 c0       	rjmp	.+44     	; 0x174e <MDIO_u8GetPortValue+0xa0>
			break;
		case MDIO_PORTB:
			*Copy_pu8ReturnedPortValue = PRIVATE_PINB_REG;
    1722:	e6 e3       	ldi	r30, 0x36	; 54
    1724:	f0 e0       	ldi	r31, 0x00	; 0
    1726:	80 81       	ld	r24, Z
    1728:	eb 81       	ldd	r30, Y+3	; 0x03
    172a:	fc 81       	ldd	r31, Y+4	; 0x04
    172c:	80 83       	st	Z, r24
    172e:	0f c0       	rjmp	.+30     	; 0x174e <MDIO_u8GetPortValue+0xa0>
			break;
		case MDIO_PORTC:
			*Copy_pu8ReturnedPortValue = PRIVATE_PINC_REG;
    1730:	e3 e3       	ldi	r30, 0x33	; 51
    1732:	f0 e0       	ldi	r31, 0x00	; 0
    1734:	80 81       	ld	r24, Z
    1736:	eb 81       	ldd	r30, Y+3	; 0x03
    1738:	fc 81       	ldd	r31, Y+4	; 0x04
    173a:	80 83       	st	Z, r24
    173c:	08 c0       	rjmp	.+16     	; 0x174e <MDIO_u8GetPortValue+0xa0>
			break;
		case MDIO_PORTD:
			*Copy_pu8ReturnedPortValue = PRIVATE_PIND_REG;
    173e:	e0 e3       	ldi	r30, 0x30	; 48
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	80 81       	ld	r24, Z
    1744:	eb 81       	ldd	r30, Y+3	; 0x03
    1746:	fc 81       	ldd	r31, Y+4	; 0x04
    1748:	80 83       	st	Z, r24
    174a:	01 c0       	rjmp	.+2      	; 0x174e <MDIO_u8GetPortValue+0xa0>
			break;
		default:
			Local_u8ErrorState = STD_TYPE_NOK;
    174c:	19 82       	std	Y+1, r1	; 0x01
			break;
		}
	}
	return Local_u8ErrorState;
    174e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1750:	26 96       	adiw	r28, 0x06	; 6
    1752:	0f b6       	in	r0, 0x3f	; 63
    1754:	f8 94       	cli
    1756:	de bf       	out	0x3e, r29	; 62
    1758:	0f be       	out	0x3f, r0	; 63
    175a:	cd bf       	out	0x3d, r28	; 61
    175c:	cf 91       	pop	r28
    175e:	df 91       	pop	r29
    1760:	08 95       	ret

00001762 <HLCD_VoidLcdIint>:
#include "HLCD_private.h"
#include "HLCD_config.h"
#include "HLCD_interface.h"

void HLCD_VoidLcdIint(void)
{
    1762:	0f 93       	push	r16
    1764:	1f 93       	push	r17
    1766:	df 93       	push	r29
    1768:	cf 93       	push	r28
    176a:	cd b7       	in	r28, 0x3d	; 61
    176c:	de b7       	in	r29, 0x3e	; 62
    176e:	cc 54       	subi	r28, 0x4C	; 76
    1770:	d0 40       	sbci	r29, 0x00	; 0
    1772:	0f b6       	in	r0, 0x3f	; 63
    1774:	f8 94       	cli
    1776:	de bf       	out	0x3e, r29	; 62
    1778:	0f be       	out	0x3f, r0	; 63
    177a:	cd bf       	out	0x3d, r28	; 61
    177c:	fe 01       	movw	r30, r28
    177e:	e7 5b       	subi	r30, 0xB7	; 183
    1780:	ff 4f       	sbci	r31, 0xFF	; 255
    1782:	80 e0       	ldi	r24, 0x00	; 0
    1784:	90 e0       	ldi	r25, 0x00	; 0
    1786:	a8 ef       	ldi	r26, 0xF8	; 248
    1788:	b1 e4       	ldi	r27, 0x41	; 65
    178a:	80 83       	st	Z, r24
    178c:	91 83       	std	Z+1, r25	; 0x01
    178e:	a2 83       	std	Z+2, r26	; 0x02
    1790:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1792:	8e 01       	movw	r16, r28
    1794:	0b 5b       	subi	r16, 0xBB	; 187
    1796:	1f 4f       	sbci	r17, 0xFF	; 255
    1798:	fe 01       	movw	r30, r28
    179a:	e7 5b       	subi	r30, 0xB7	; 183
    179c:	ff 4f       	sbci	r31, 0xFF	; 255
    179e:	60 81       	ld	r22, Z
    17a0:	71 81       	ldd	r23, Z+1	; 0x01
    17a2:	82 81       	ldd	r24, Z+2	; 0x02
    17a4:	93 81       	ldd	r25, Z+3	; 0x03
    17a6:	20 e0       	ldi	r18, 0x00	; 0
    17a8:	30 e0       	ldi	r19, 0x00	; 0
    17aa:	4a ef       	ldi	r20, 0xFA	; 250
    17ac:	54 e4       	ldi	r21, 0x44	; 68
    17ae:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17b2:	dc 01       	movw	r26, r24
    17b4:	cb 01       	movw	r24, r22
    17b6:	f8 01       	movw	r30, r16
    17b8:	80 83       	st	Z, r24
    17ba:	91 83       	std	Z+1, r25	; 0x01
    17bc:	a2 83       	std	Z+2, r26	; 0x02
    17be:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    17c0:	fe 01       	movw	r30, r28
    17c2:	eb 5b       	subi	r30, 0xBB	; 187
    17c4:	ff 4f       	sbci	r31, 0xFF	; 255
    17c6:	60 81       	ld	r22, Z
    17c8:	71 81       	ldd	r23, Z+1	; 0x01
    17ca:	82 81       	ldd	r24, Z+2	; 0x02
    17cc:	93 81       	ldd	r25, Z+3	; 0x03
    17ce:	20 e0       	ldi	r18, 0x00	; 0
    17d0:	30 e0       	ldi	r19, 0x00	; 0
    17d2:	40 e8       	ldi	r20, 0x80	; 128
    17d4:	5f e3       	ldi	r21, 0x3F	; 63
    17d6:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    17da:	88 23       	and	r24, r24
    17dc:	44 f4       	brge	.+16     	; 0x17ee <HLCD_VoidLcdIint+0x8c>
		__ticks = 1;
    17de:	fe 01       	movw	r30, r28
    17e0:	ed 5b       	subi	r30, 0xBD	; 189
    17e2:	ff 4f       	sbci	r31, 0xFF	; 255
    17e4:	81 e0       	ldi	r24, 0x01	; 1
    17e6:	90 e0       	ldi	r25, 0x00	; 0
    17e8:	91 83       	std	Z+1, r25	; 0x01
    17ea:	80 83       	st	Z, r24
    17ec:	64 c0       	rjmp	.+200    	; 0x18b6 <HLCD_VoidLcdIint+0x154>
	else if (__tmp > 65535)
    17ee:	fe 01       	movw	r30, r28
    17f0:	eb 5b       	subi	r30, 0xBB	; 187
    17f2:	ff 4f       	sbci	r31, 0xFF	; 255
    17f4:	60 81       	ld	r22, Z
    17f6:	71 81       	ldd	r23, Z+1	; 0x01
    17f8:	82 81       	ldd	r24, Z+2	; 0x02
    17fa:	93 81       	ldd	r25, Z+3	; 0x03
    17fc:	20 e0       	ldi	r18, 0x00	; 0
    17fe:	3f ef       	ldi	r19, 0xFF	; 255
    1800:	4f e7       	ldi	r20, 0x7F	; 127
    1802:	57 e4       	ldi	r21, 0x47	; 71
    1804:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1808:	18 16       	cp	r1, r24
    180a:	0c f0       	brlt	.+2      	; 0x180e <HLCD_VoidLcdIint+0xac>
    180c:	43 c0       	rjmp	.+134    	; 0x1894 <HLCD_VoidLcdIint+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    180e:	fe 01       	movw	r30, r28
    1810:	e7 5b       	subi	r30, 0xB7	; 183
    1812:	ff 4f       	sbci	r31, 0xFF	; 255
    1814:	60 81       	ld	r22, Z
    1816:	71 81       	ldd	r23, Z+1	; 0x01
    1818:	82 81       	ldd	r24, Z+2	; 0x02
    181a:	93 81       	ldd	r25, Z+3	; 0x03
    181c:	20 e0       	ldi	r18, 0x00	; 0
    181e:	30 e0       	ldi	r19, 0x00	; 0
    1820:	40 e2       	ldi	r20, 0x20	; 32
    1822:	51 e4       	ldi	r21, 0x41	; 65
    1824:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1828:	dc 01       	movw	r26, r24
    182a:	cb 01       	movw	r24, r22
    182c:	8e 01       	movw	r16, r28
    182e:	0d 5b       	subi	r16, 0xBD	; 189
    1830:	1f 4f       	sbci	r17, 0xFF	; 255
    1832:	bc 01       	movw	r22, r24
    1834:	cd 01       	movw	r24, r26
    1836:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    183a:	dc 01       	movw	r26, r24
    183c:	cb 01       	movw	r24, r22
    183e:	f8 01       	movw	r30, r16
    1840:	91 83       	std	Z+1, r25	; 0x01
    1842:	80 83       	st	Z, r24
    1844:	1f c0       	rjmp	.+62     	; 0x1884 <HLCD_VoidLcdIint+0x122>
    1846:	fe 01       	movw	r30, r28
    1848:	ef 5b       	subi	r30, 0xBF	; 191
    184a:	ff 4f       	sbci	r31, 0xFF	; 255
    184c:	88 ec       	ldi	r24, 0xC8	; 200
    184e:	90 e0       	ldi	r25, 0x00	; 0
    1850:	91 83       	std	Z+1, r25	; 0x01
    1852:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1854:	fe 01       	movw	r30, r28
    1856:	ef 5b       	subi	r30, 0xBF	; 191
    1858:	ff 4f       	sbci	r31, 0xFF	; 255
    185a:	80 81       	ld	r24, Z
    185c:	91 81       	ldd	r25, Z+1	; 0x01
    185e:	01 97       	sbiw	r24, 0x01	; 1
    1860:	f1 f7       	brne	.-4      	; 0x185e <HLCD_VoidLcdIint+0xfc>
    1862:	fe 01       	movw	r30, r28
    1864:	ef 5b       	subi	r30, 0xBF	; 191
    1866:	ff 4f       	sbci	r31, 0xFF	; 255
    1868:	91 83       	std	Z+1, r25	; 0x01
    186a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    186c:	de 01       	movw	r26, r28
    186e:	ad 5b       	subi	r26, 0xBD	; 189
    1870:	bf 4f       	sbci	r27, 0xFF	; 255
    1872:	fe 01       	movw	r30, r28
    1874:	ed 5b       	subi	r30, 0xBD	; 189
    1876:	ff 4f       	sbci	r31, 0xFF	; 255
    1878:	80 81       	ld	r24, Z
    187a:	91 81       	ldd	r25, Z+1	; 0x01
    187c:	01 97       	sbiw	r24, 0x01	; 1
    187e:	11 96       	adiw	r26, 0x01	; 1
    1880:	9c 93       	st	X, r25
    1882:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1884:	fe 01       	movw	r30, r28
    1886:	ed 5b       	subi	r30, 0xBD	; 189
    1888:	ff 4f       	sbci	r31, 0xFF	; 255
    188a:	80 81       	ld	r24, Z
    188c:	91 81       	ldd	r25, Z+1	; 0x01
    188e:	00 97       	sbiw	r24, 0x00	; 0
    1890:	d1 f6       	brne	.-76     	; 0x1846 <HLCD_VoidLcdIint+0xe4>
    1892:	24 c0       	rjmp	.+72     	; 0x18dc <HLCD_VoidLcdIint+0x17a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1894:	8e 01       	movw	r16, r28
    1896:	0d 5b       	subi	r16, 0xBD	; 189
    1898:	1f 4f       	sbci	r17, 0xFF	; 255
    189a:	fe 01       	movw	r30, r28
    189c:	eb 5b       	subi	r30, 0xBB	; 187
    189e:	ff 4f       	sbci	r31, 0xFF	; 255
    18a0:	60 81       	ld	r22, Z
    18a2:	71 81       	ldd	r23, Z+1	; 0x01
    18a4:	82 81       	ldd	r24, Z+2	; 0x02
    18a6:	93 81       	ldd	r25, Z+3	; 0x03
    18a8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    18ac:	dc 01       	movw	r26, r24
    18ae:	cb 01       	movw	r24, r22
    18b0:	f8 01       	movw	r30, r16
    18b2:	91 83       	std	Z+1, r25	; 0x01
    18b4:	80 83       	st	Z, r24
    18b6:	fe 01       	movw	r30, r28
    18b8:	ed 5b       	subi	r30, 0xBD	; 189
    18ba:	ff 4f       	sbci	r31, 0xFF	; 255
    18bc:	80 81       	ld	r24, Z
    18be:	91 81       	ldd	r25, Z+1	; 0x01
    18c0:	fe 01       	movw	r30, r28
    18c2:	ff 96       	adiw	r30, 0x3f	; 63
    18c4:	91 83       	std	Z+1, r25	; 0x01
    18c6:	80 83       	st	Z, r24
    18c8:	fe 01       	movw	r30, r28
    18ca:	ff 96       	adiw	r30, 0x3f	; 63
    18cc:	80 81       	ld	r24, Z
    18ce:	91 81       	ldd	r25, Z+1	; 0x01
    18d0:	01 97       	sbiw	r24, 0x01	; 1
    18d2:	f1 f7       	brne	.-4      	; 0x18d0 <HLCD_VoidLcdIint+0x16e>
    18d4:	fe 01       	movw	r30, r28
    18d6:	ff 96       	adiw	r30, 0x3f	; 63
    18d8:	91 83       	std	Z+1, r25	; 0x01
    18da:	80 83       	st	Z, r24
    /* Delay for 32 Ms*/
    _delay_ms(31);

    /* Send The INntialixation Command*/
    HLCD_VoidLcdWriteCmd(0x38);
    18dc:	88 e3       	ldi	r24, 0x38	; 56
    18de:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <HLCD_VoidLcdWriteCmd>
    18e2:	80 e0       	ldi	r24, 0x00	; 0
    18e4:	90 e0       	ldi	r25, 0x00	; 0
    18e6:	a0 e2       	ldi	r26, 0x20	; 32
    18e8:	b2 e4       	ldi	r27, 0x42	; 66
    18ea:	8b af       	std	Y+59, r24	; 0x3b
    18ec:	9c af       	std	Y+60, r25	; 0x3c
    18ee:	ad af       	std	Y+61, r26	; 0x3d
    18f0:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    18f2:	6b ad       	ldd	r22, Y+59	; 0x3b
    18f4:	7c ad       	ldd	r23, Y+60	; 0x3c
    18f6:	8d ad       	ldd	r24, Y+61	; 0x3d
    18f8:	9e ad       	ldd	r25, Y+62	; 0x3e
    18fa:	2b ea       	ldi	r18, 0xAB	; 171
    18fc:	3a ea       	ldi	r19, 0xAA	; 170
    18fe:	4a e2       	ldi	r20, 0x2A	; 42
    1900:	50 e4       	ldi	r21, 0x40	; 64
    1902:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1906:	dc 01       	movw	r26, r24
    1908:	cb 01       	movw	r24, r22
    190a:	8f ab       	std	Y+55, r24	; 0x37
    190c:	98 af       	std	Y+56, r25	; 0x38
    190e:	a9 af       	std	Y+57, r26	; 0x39
    1910:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    1912:	6f a9       	ldd	r22, Y+55	; 0x37
    1914:	78 ad       	ldd	r23, Y+56	; 0x38
    1916:	89 ad       	ldd	r24, Y+57	; 0x39
    1918:	9a ad       	ldd	r25, Y+58	; 0x3a
    191a:	20 e0       	ldi	r18, 0x00	; 0
    191c:	30 e0       	ldi	r19, 0x00	; 0
    191e:	40 e8       	ldi	r20, 0x80	; 128
    1920:	5f e3       	ldi	r21, 0x3F	; 63
    1922:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1926:	88 23       	and	r24, r24
    1928:	1c f4       	brge	.+6      	; 0x1930 <HLCD_VoidLcdIint+0x1ce>
		__ticks = 1;
    192a:	81 e0       	ldi	r24, 0x01	; 1
    192c:	8e ab       	std	Y+54, r24	; 0x36
    192e:	91 c0       	rjmp	.+290    	; 0x1a52 <HLCD_VoidLcdIint+0x2f0>
	else if (__tmp > 255)
    1930:	6f a9       	ldd	r22, Y+55	; 0x37
    1932:	78 ad       	ldd	r23, Y+56	; 0x38
    1934:	89 ad       	ldd	r24, Y+57	; 0x39
    1936:	9a ad       	ldd	r25, Y+58	; 0x3a
    1938:	20 e0       	ldi	r18, 0x00	; 0
    193a:	30 e0       	ldi	r19, 0x00	; 0
    193c:	4f e7       	ldi	r20, 0x7F	; 127
    193e:	53 e4       	ldi	r21, 0x43	; 67
    1940:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1944:	18 16       	cp	r1, r24
    1946:	0c f0       	brlt	.+2      	; 0x194a <HLCD_VoidLcdIint+0x1e8>
    1948:	7b c0       	rjmp	.+246    	; 0x1a40 <HLCD_VoidLcdIint+0x2de>
	{
		_delay_ms(__us / 1000.0);
    194a:	6b ad       	ldd	r22, Y+59	; 0x3b
    194c:	7c ad       	ldd	r23, Y+60	; 0x3c
    194e:	8d ad       	ldd	r24, Y+61	; 0x3d
    1950:	9e ad       	ldd	r25, Y+62	; 0x3e
    1952:	20 e0       	ldi	r18, 0x00	; 0
    1954:	30 e0       	ldi	r19, 0x00	; 0
    1956:	4a e7       	ldi	r20, 0x7A	; 122
    1958:	54 e4       	ldi	r21, 0x44	; 68
    195a:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    195e:	dc 01       	movw	r26, r24
    1960:	cb 01       	movw	r24, r22
    1962:	8a ab       	std	Y+50, r24	; 0x32
    1964:	9b ab       	std	Y+51, r25	; 0x33
    1966:	ac ab       	std	Y+52, r26	; 0x34
    1968:	bd ab       	std	Y+53, r27	; 0x35
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    196a:	6a a9       	ldd	r22, Y+50	; 0x32
    196c:	7b a9       	ldd	r23, Y+51	; 0x33
    196e:	8c a9       	ldd	r24, Y+52	; 0x34
    1970:	9d a9       	ldd	r25, Y+53	; 0x35
    1972:	20 e0       	ldi	r18, 0x00	; 0
    1974:	30 e0       	ldi	r19, 0x00	; 0
    1976:	4a ef       	ldi	r20, 0xFA	; 250
    1978:	54 e4       	ldi	r21, 0x44	; 68
    197a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    197e:	dc 01       	movw	r26, r24
    1980:	cb 01       	movw	r24, r22
    1982:	8e a7       	std	Y+46, r24	; 0x2e
    1984:	9f a7       	std	Y+47, r25	; 0x2f
    1986:	a8 ab       	std	Y+48, r26	; 0x30
    1988:	b9 ab       	std	Y+49, r27	; 0x31
	if (__tmp < 1.0)
    198a:	6e a5       	ldd	r22, Y+46	; 0x2e
    198c:	7f a5       	ldd	r23, Y+47	; 0x2f
    198e:	88 a9       	ldd	r24, Y+48	; 0x30
    1990:	99 a9       	ldd	r25, Y+49	; 0x31
    1992:	20 e0       	ldi	r18, 0x00	; 0
    1994:	30 e0       	ldi	r19, 0x00	; 0
    1996:	40 e8       	ldi	r20, 0x80	; 128
    1998:	5f e3       	ldi	r21, 0x3F	; 63
    199a:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    199e:	88 23       	and	r24, r24
    19a0:	2c f4       	brge	.+10     	; 0x19ac <HLCD_VoidLcdIint+0x24a>
		__ticks = 1;
    19a2:	81 e0       	ldi	r24, 0x01	; 1
    19a4:	90 e0       	ldi	r25, 0x00	; 0
    19a6:	9d a7       	std	Y+45, r25	; 0x2d
    19a8:	8c a7       	std	Y+44, r24	; 0x2c
    19aa:	3f c0       	rjmp	.+126    	; 0x1a2a <HLCD_VoidLcdIint+0x2c8>
	else if (__tmp > 65535)
    19ac:	6e a5       	ldd	r22, Y+46	; 0x2e
    19ae:	7f a5       	ldd	r23, Y+47	; 0x2f
    19b0:	88 a9       	ldd	r24, Y+48	; 0x30
    19b2:	99 a9       	ldd	r25, Y+49	; 0x31
    19b4:	20 e0       	ldi	r18, 0x00	; 0
    19b6:	3f ef       	ldi	r19, 0xFF	; 255
    19b8:	4f e7       	ldi	r20, 0x7F	; 127
    19ba:	57 e4       	ldi	r21, 0x47	; 71
    19bc:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    19c0:	18 16       	cp	r1, r24
    19c2:	4c f5       	brge	.+82     	; 0x1a16 <HLCD_VoidLcdIint+0x2b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19c4:	6a a9       	ldd	r22, Y+50	; 0x32
    19c6:	7b a9       	ldd	r23, Y+51	; 0x33
    19c8:	8c a9       	ldd	r24, Y+52	; 0x34
    19ca:	9d a9       	ldd	r25, Y+53	; 0x35
    19cc:	20 e0       	ldi	r18, 0x00	; 0
    19ce:	30 e0       	ldi	r19, 0x00	; 0
    19d0:	40 e2       	ldi	r20, 0x20	; 32
    19d2:	51 e4       	ldi	r21, 0x41	; 65
    19d4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    19d8:	dc 01       	movw	r26, r24
    19da:	cb 01       	movw	r24, r22
    19dc:	bc 01       	movw	r22, r24
    19de:	cd 01       	movw	r24, r26
    19e0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    19e4:	dc 01       	movw	r26, r24
    19e6:	cb 01       	movw	r24, r22
    19e8:	9d a7       	std	Y+45, r25	; 0x2d
    19ea:	8c a7       	std	Y+44, r24	; 0x2c
    19ec:	0f c0       	rjmp	.+30     	; 0x1a0c <HLCD_VoidLcdIint+0x2aa>
    19ee:	88 ec       	ldi	r24, 0xC8	; 200
    19f0:	90 e0       	ldi	r25, 0x00	; 0
    19f2:	9b a7       	std	Y+43, r25	; 0x2b
    19f4:	8a a7       	std	Y+42, r24	; 0x2a
    19f6:	8a a5       	ldd	r24, Y+42	; 0x2a
    19f8:	9b a5       	ldd	r25, Y+43	; 0x2b
    19fa:	01 97       	sbiw	r24, 0x01	; 1
    19fc:	f1 f7       	brne	.-4      	; 0x19fa <HLCD_VoidLcdIint+0x298>
    19fe:	9b a7       	std	Y+43, r25	; 0x2b
    1a00:	8a a7       	std	Y+42, r24	; 0x2a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a02:	8c a5       	ldd	r24, Y+44	; 0x2c
    1a04:	9d a5       	ldd	r25, Y+45	; 0x2d
    1a06:	01 97       	sbiw	r24, 0x01	; 1
    1a08:	9d a7       	std	Y+45, r25	; 0x2d
    1a0a:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a0c:	8c a5       	ldd	r24, Y+44	; 0x2c
    1a0e:	9d a5       	ldd	r25, Y+45	; 0x2d
    1a10:	00 97       	sbiw	r24, 0x00	; 0
    1a12:	69 f7       	brne	.-38     	; 0x19ee <HLCD_VoidLcdIint+0x28c>
    1a14:	24 c0       	rjmp	.+72     	; 0x1a5e <HLCD_VoidLcdIint+0x2fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a16:	6e a5       	ldd	r22, Y+46	; 0x2e
    1a18:	7f a5       	ldd	r23, Y+47	; 0x2f
    1a1a:	88 a9       	ldd	r24, Y+48	; 0x30
    1a1c:	99 a9       	ldd	r25, Y+49	; 0x31
    1a1e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a22:	dc 01       	movw	r26, r24
    1a24:	cb 01       	movw	r24, r22
    1a26:	9d a7       	std	Y+45, r25	; 0x2d
    1a28:	8c a7       	std	Y+44, r24	; 0x2c
    1a2a:	8c a5       	ldd	r24, Y+44	; 0x2c
    1a2c:	9d a5       	ldd	r25, Y+45	; 0x2d
    1a2e:	99 a7       	std	Y+41, r25	; 0x29
    1a30:	88 a7       	std	Y+40, r24	; 0x28
    1a32:	88 a5       	ldd	r24, Y+40	; 0x28
    1a34:	99 a5       	ldd	r25, Y+41	; 0x29
    1a36:	01 97       	sbiw	r24, 0x01	; 1
    1a38:	f1 f7       	brne	.-4      	; 0x1a36 <HLCD_VoidLcdIint+0x2d4>
    1a3a:	99 a7       	std	Y+41, r25	; 0x29
    1a3c:	88 a7       	std	Y+40, r24	; 0x28
    1a3e:	0f c0       	rjmp	.+30     	; 0x1a5e <HLCD_VoidLcdIint+0x2fc>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1a40:	6f a9       	ldd	r22, Y+55	; 0x37
    1a42:	78 ad       	ldd	r23, Y+56	; 0x38
    1a44:	89 ad       	ldd	r24, Y+57	; 0x39
    1a46:	9a ad       	ldd	r25, Y+58	; 0x3a
    1a48:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a4c:	dc 01       	movw	r26, r24
    1a4e:	cb 01       	movw	r24, r22
    1a50:	8e ab       	std	Y+54, r24	; 0x36
    1a52:	8e a9       	ldd	r24, Y+54	; 0x36
    1a54:	8f a3       	std	Y+39, r24	; 0x27
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1a56:	8f a1       	ldd	r24, Y+39	; 0x27
    1a58:	8a 95       	dec	r24
    1a5a:	f1 f7       	brne	.-4      	; 0x1a58 <HLCD_VoidLcdIint+0x2f6>
    1a5c:	8f a3       	std	Y+39, r24	; 0x27

    /*Delay for 1 Ms*/
    _delay_us(40);

    /* Display ON/OFF Control*/
    HLCD_VoidLcdWriteCmd(0x0f);
    1a5e:	8f e0       	ldi	r24, 0x0F	; 15
    1a60:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <HLCD_VoidLcdWriteCmd>
    1a64:	80 e0       	ldi	r24, 0x00	; 0
    1a66:	90 e0       	ldi	r25, 0x00	; 0
    1a68:	a0 e2       	ldi	r26, 0x20	; 32
    1a6a:	b2 e4       	ldi	r27, 0x42	; 66
    1a6c:	8b a3       	std	Y+35, r24	; 0x23
    1a6e:	9c a3       	std	Y+36, r25	; 0x24
    1a70:	ad a3       	std	Y+37, r26	; 0x25
    1a72:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1a74:	6b a1       	ldd	r22, Y+35	; 0x23
    1a76:	7c a1       	ldd	r23, Y+36	; 0x24
    1a78:	8d a1       	ldd	r24, Y+37	; 0x25
    1a7a:	9e a1       	ldd	r25, Y+38	; 0x26
    1a7c:	2b ea       	ldi	r18, 0xAB	; 171
    1a7e:	3a ea       	ldi	r19, 0xAA	; 170
    1a80:	4a e2       	ldi	r20, 0x2A	; 42
    1a82:	50 e4       	ldi	r21, 0x40	; 64
    1a84:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a88:	dc 01       	movw	r26, r24
    1a8a:	cb 01       	movw	r24, r22
    1a8c:	8f 8f       	std	Y+31, r24	; 0x1f
    1a8e:	98 a3       	std	Y+32, r25	; 0x20
    1a90:	a9 a3       	std	Y+33, r26	; 0x21
    1a92:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    1a94:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1a96:	78 a1       	ldd	r23, Y+32	; 0x20
    1a98:	89 a1       	ldd	r24, Y+33	; 0x21
    1a9a:	9a a1       	ldd	r25, Y+34	; 0x22
    1a9c:	20 e0       	ldi	r18, 0x00	; 0
    1a9e:	30 e0       	ldi	r19, 0x00	; 0
    1aa0:	40 e8       	ldi	r20, 0x80	; 128
    1aa2:	5f e3       	ldi	r21, 0x3F	; 63
    1aa4:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1aa8:	88 23       	and	r24, r24
    1aaa:	1c f4       	brge	.+6      	; 0x1ab2 <HLCD_VoidLcdIint+0x350>
		__ticks = 1;
    1aac:	81 e0       	ldi	r24, 0x01	; 1
    1aae:	8e 8f       	std	Y+30, r24	; 0x1e
    1ab0:	91 c0       	rjmp	.+290    	; 0x1bd4 <HLCD_VoidLcdIint+0x472>
	else if (__tmp > 255)
    1ab2:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1ab4:	78 a1       	ldd	r23, Y+32	; 0x20
    1ab6:	89 a1       	ldd	r24, Y+33	; 0x21
    1ab8:	9a a1       	ldd	r25, Y+34	; 0x22
    1aba:	20 e0       	ldi	r18, 0x00	; 0
    1abc:	30 e0       	ldi	r19, 0x00	; 0
    1abe:	4f e7       	ldi	r20, 0x7F	; 127
    1ac0:	53 e4       	ldi	r21, 0x43	; 67
    1ac2:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1ac6:	18 16       	cp	r1, r24
    1ac8:	0c f0       	brlt	.+2      	; 0x1acc <HLCD_VoidLcdIint+0x36a>
    1aca:	7b c0       	rjmp	.+246    	; 0x1bc2 <HLCD_VoidLcdIint+0x460>
	{
		_delay_ms(__us / 1000.0);
    1acc:	6b a1       	ldd	r22, Y+35	; 0x23
    1ace:	7c a1       	ldd	r23, Y+36	; 0x24
    1ad0:	8d a1       	ldd	r24, Y+37	; 0x25
    1ad2:	9e a1       	ldd	r25, Y+38	; 0x26
    1ad4:	20 e0       	ldi	r18, 0x00	; 0
    1ad6:	30 e0       	ldi	r19, 0x00	; 0
    1ad8:	4a e7       	ldi	r20, 0x7A	; 122
    1ada:	54 e4       	ldi	r21, 0x44	; 68
    1adc:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1ae0:	dc 01       	movw	r26, r24
    1ae2:	cb 01       	movw	r24, r22
    1ae4:	8a 8f       	std	Y+26, r24	; 0x1a
    1ae6:	9b 8f       	std	Y+27, r25	; 0x1b
    1ae8:	ac 8f       	std	Y+28, r26	; 0x1c
    1aea:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1aec:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1aee:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1af0:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1af2:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1af4:	20 e0       	ldi	r18, 0x00	; 0
    1af6:	30 e0       	ldi	r19, 0x00	; 0
    1af8:	4a ef       	ldi	r20, 0xFA	; 250
    1afa:	54 e4       	ldi	r21, 0x44	; 68
    1afc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b00:	dc 01       	movw	r26, r24
    1b02:	cb 01       	movw	r24, r22
    1b04:	8e 8b       	std	Y+22, r24	; 0x16
    1b06:	9f 8b       	std	Y+23, r25	; 0x17
    1b08:	a8 8f       	std	Y+24, r26	; 0x18
    1b0a:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    1b0c:	6e 89       	ldd	r22, Y+22	; 0x16
    1b0e:	7f 89       	ldd	r23, Y+23	; 0x17
    1b10:	88 8d       	ldd	r24, Y+24	; 0x18
    1b12:	99 8d       	ldd	r25, Y+25	; 0x19
    1b14:	20 e0       	ldi	r18, 0x00	; 0
    1b16:	30 e0       	ldi	r19, 0x00	; 0
    1b18:	40 e8       	ldi	r20, 0x80	; 128
    1b1a:	5f e3       	ldi	r21, 0x3F	; 63
    1b1c:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1b20:	88 23       	and	r24, r24
    1b22:	2c f4       	brge	.+10     	; 0x1b2e <HLCD_VoidLcdIint+0x3cc>
		__ticks = 1;
    1b24:	81 e0       	ldi	r24, 0x01	; 1
    1b26:	90 e0       	ldi	r25, 0x00	; 0
    1b28:	9d 8b       	std	Y+21, r25	; 0x15
    1b2a:	8c 8b       	std	Y+20, r24	; 0x14
    1b2c:	3f c0       	rjmp	.+126    	; 0x1bac <HLCD_VoidLcdIint+0x44a>
	else if (__tmp > 65535)
    1b2e:	6e 89       	ldd	r22, Y+22	; 0x16
    1b30:	7f 89       	ldd	r23, Y+23	; 0x17
    1b32:	88 8d       	ldd	r24, Y+24	; 0x18
    1b34:	99 8d       	ldd	r25, Y+25	; 0x19
    1b36:	20 e0       	ldi	r18, 0x00	; 0
    1b38:	3f ef       	ldi	r19, 0xFF	; 255
    1b3a:	4f e7       	ldi	r20, 0x7F	; 127
    1b3c:	57 e4       	ldi	r21, 0x47	; 71
    1b3e:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1b42:	18 16       	cp	r1, r24
    1b44:	4c f5       	brge	.+82     	; 0x1b98 <HLCD_VoidLcdIint+0x436>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b46:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1b48:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1b4a:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1b4c:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1b4e:	20 e0       	ldi	r18, 0x00	; 0
    1b50:	30 e0       	ldi	r19, 0x00	; 0
    1b52:	40 e2       	ldi	r20, 0x20	; 32
    1b54:	51 e4       	ldi	r21, 0x41	; 65
    1b56:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b5a:	dc 01       	movw	r26, r24
    1b5c:	cb 01       	movw	r24, r22
    1b5e:	bc 01       	movw	r22, r24
    1b60:	cd 01       	movw	r24, r26
    1b62:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b66:	dc 01       	movw	r26, r24
    1b68:	cb 01       	movw	r24, r22
    1b6a:	9d 8b       	std	Y+21, r25	; 0x15
    1b6c:	8c 8b       	std	Y+20, r24	; 0x14
    1b6e:	0f c0       	rjmp	.+30     	; 0x1b8e <HLCD_VoidLcdIint+0x42c>
    1b70:	88 ec       	ldi	r24, 0xC8	; 200
    1b72:	90 e0       	ldi	r25, 0x00	; 0
    1b74:	9b 8b       	std	Y+19, r25	; 0x13
    1b76:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b78:	8a 89       	ldd	r24, Y+18	; 0x12
    1b7a:	9b 89       	ldd	r25, Y+19	; 0x13
    1b7c:	01 97       	sbiw	r24, 0x01	; 1
    1b7e:	f1 f7       	brne	.-4      	; 0x1b7c <HLCD_VoidLcdIint+0x41a>
    1b80:	9b 8b       	std	Y+19, r25	; 0x13
    1b82:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b84:	8c 89       	ldd	r24, Y+20	; 0x14
    1b86:	9d 89       	ldd	r25, Y+21	; 0x15
    1b88:	01 97       	sbiw	r24, 0x01	; 1
    1b8a:	9d 8b       	std	Y+21, r25	; 0x15
    1b8c:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b8e:	8c 89       	ldd	r24, Y+20	; 0x14
    1b90:	9d 89       	ldd	r25, Y+21	; 0x15
    1b92:	00 97       	sbiw	r24, 0x00	; 0
    1b94:	69 f7       	brne	.-38     	; 0x1b70 <HLCD_VoidLcdIint+0x40e>
    1b96:	24 c0       	rjmp	.+72     	; 0x1be0 <HLCD_VoidLcdIint+0x47e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b98:	6e 89       	ldd	r22, Y+22	; 0x16
    1b9a:	7f 89       	ldd	r23, Y+23	; 0x17
    1b9c:	88 8d       	ldd	r24, Y+24	; 0x18
    1b9e:	99 8d       	ldd	r25, Y+25	; 0x19
    1ba0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ba4:	dc 01       	movw	r26, r24
    1ba6:	cb 01       	movw	r24, r22
    1ba8:	9d 8b       	std	Y+21, r25	; 0x15
    1baa:	8c 8b       	std	Y+20, r24	; 0x14
    1bac:	8c 89       	ldd	r24, Y+20	; 0x14
    1bae:	9d 89       	ldd	r25, Y+21	; 0x15
    1bb0:	99 8b       	std	Y+17, r25	; 0x11
    1bb2:	88 8b       	std	Y+16, r24	; 0x10
    1bb4:	88 89       	ldd	r24, Y+16	; 0x10
    1bb6:	99 89       	ldd	r25, Y+17	; 0x11
    1bb8:	01 97       	sbiw	r24, 0x01	; 1
    1bba:	f1 f7       	brne	.-4      	; 0x1bb8 <HLCD_VoidLcdIint+0x456>
    1bbc:	99 8b       	std	Y+17, r25	; 0x11
    1bbe:	88 8b       	std	Y+16, r24	; 0x10
    1bc0:	0f c0       	rjmp	.+30     	; 0x1be0 <HLCD_VoidLcdIint+0x47e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1bc2:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1bc4:	78 a1       	ldd	r23, Y+32	; 0x20
    1bc6:	89 a1       	ldd	r24, Y+33	; 0x21
    1bc8:	9a a1       	ldd	r25, Y+34	; 0x22
    1bca:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1bce:	dc 01       	movw	r26, r24
    1bd0:	cb 01       	movw	r24, r22
    1bd2:	8e 8f       	std	Y+30, r24	; 0x1e
    1bd4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1bd6:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1bd8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1bda:	8a 95       	dec	r24
    1bdc:	f1 f7       	brne	.-4      	; 0x1bda <HLCD_VoidLcdIint+0x478>
    1bde:	8f 87       	std	Y+15, r24	; 0x0f

    /*Delay for 1 Ms*/
    _delay_us(40);

    /* Display Clear*/
    HLCD_VoidLcdWriteCmd(0x01);
    1be0:	81 e0       	ldi	r24, 0x01	; 1
    1be2:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <HLCD_VoidLcdWriteCmd>
    1be6:	80 e0       	ldi	r24, 0x00	; 0
    1be8:	90 e0       	ldi	r25, 0x00	; 0
    1bea:	a0 e0       	ldi	r26, 0x00	; 0
    1bec:	b0 e4       	ldi	r27, 0x40	; 64
    1bee:	8b 87       	std	Y+11, r24	; 0x0b
    1bf0:	9c 87       	std	Y+12, r25	; 0x0c
    1bf2:	ad 87       	std	Y+13, r26	; 0x0d
    1bf4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1bf6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1bf8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1bfa:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bfc:	9e 85       	ldd	r25, Y+14	; 0x0e
    1bfe:	20 e0       	ldi	r18, 0x00	; 0
    1c00:	30 e0       	ldi	r19, 0x00	; 0
    1c02:	4a ef       	ldi	r20, 0xFA	; 250
    1c04:	54 e4       	ldi	r21, 0x44	; 68
    1c06:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c0a:	dc 01       	movw	r26, r24
    1c0c:	cb 01       	movw	r24, r22
    1c0e:	8f 83       	std	Y+7, r24	; 0x07
    1c10:	98 87       	std	Y+8, r25	; 0x08
    1c12:	a9 87       	std	Y+9, r26	; 0x09
    1c14:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c16:	6f 81       	ldd	r22, Y+7	; 0x07
    1c18:	78 85       	ldd	r23, Y+8	; 0x08
    1c1a:	89 85       	ldd	r24, Y+9	; 0x09
    1c1c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c1e:	20 e0       	ldi	r18, 0x00	; 0
    1c20:	30 e0       	ldi	r19, 0x00	; 0
    1c22:	40 e8       	ldi	r20, 0x80	; 128
    1c24:	5f e3       	ldi	r21, 0x3F	; 63
    1c26:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1c2a:	88 23       	and	r24, r24
    1c2c:	2c f4       	brge	.+10     	; 0x1c38 <HLCD_VoidLcdIint+0x4d6>
		__ticks = 1;
    1c2e:	81 e0       	ldi	r24, 0x01	; 1
    1c30:	90 e0       	ldi	r25, 0x00	; 0
    1c32:	9e 83       	std	Y+6, r25	; 0x06
    1c34:	8d 83       	std	Y+5, r24	; 0x05
    1c36:	3f c0       	rjmp	.+126    	; 0x1cb6 <HLCD_VoidLcdIint+0x554>
	else if (__tmp > 65535)
    1c38:	6f 81       	ldd	r22, Y+7	; 0x07
    1c3a:	78 85       	ldd	r23, Y+8	; 0x08
    1c3c:	89 85       	ldd	r24, Y+9	; 0x09
    1c3e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c40:	20 e0       	ldi	r18, 0x00	; 0
    1c42:	3f ef       	ldi	r19, 0xFF	; 255
    1c44:	4f e7       	ldi	r20, 0x7F	; 127
    1c46:	57 e4       	ldi	r21, 0x47	; 71
    1c48:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1c4c:	18 16       	cp	r1, r24
    1c4e:	4c f5       	brge	.+82     	; 0x1ca2 <HLCD_VoidLcdIint+0x540>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c50:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c52:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c54:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c56:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c58:	20 e0       	ldi	r18, 0x00	; 0
    1c5a:	30 e0       	ldi	r19, 0x00	; 0
    1c5c:	40 e2       	ldi	r20, 0x20	; 32
    1c5e:	51 e4       	ldi	r21, 0x41	; 65
    1c60:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c64:	dc 01       	movw	r26, r24
    1c66:	cb 01       	movw	r24, r22
    1c68:	bc 01       	movw	r22, r24
    1c6a:	cd 01       	movw	r24, r26
    1c6c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c70:	dc 01       	movw	r26, r24
    1c72:	cb 01       	movw	r24, r22
    1c74:	9e 83       	std	Y+6, r25	; 0x06
    1c76:	8d 83       	std	Y+5, r24	; 0x05
    1c78:	0f c0       	rjmp	.+30     	; 0x1c98 <HLCD_VoidLcdIint+0x536>
    1c7a:	88 ec       	ldi	r24, 0xC8	; 200
    1c7c:	90 e0       	ldi	r25, 0x00	; 0
    1c7e:	9c 83       	std	Y+4, r25	; 0x04
    1c80:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1c82:	8b 81       	ldd	r24, Y+3	; 0x03
    1c84:	9c 81       	ldd	r25, Y+4	; 0x04
    1c86:	01 97       	sbiw	r24, 0x01	; 1
    1c88:	f1 f7       	brne	.-4      	; 0x1c86 <HLCD_VoidLcdIint+0x524>
    1c8a:	9c 83       	std	Y+4, r25	; 0x04
    1c8c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c8e:	8d 81       	ldd	r24, Y+5	; 0x05
    1c90:	9e 81       	ldd	r25, Y+6	; 0x06
    1c92:	01 97       	sbiw	r24, 0x01	; 1
    1c94:	9e 83       	std	Y+6, r25	; 0x06
    1c96:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c98:	8d 81       	ldd	r24, Y+5	; 0x05
    1c9a:	9e 81       	ldd	r25, Y+6	; 0x06
    1c9c:	00 97       	sbiw	r24, 0x00	; 0
    1c9e:	69 f7       	brne	.-38     	; 0x1c7a <HLCD_VoidLcdIint+0x518>
    1ca0:	14 c0       	rjmp	.+40     	; 0x1cca <HLCD_VoidLcdIint+0x568>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ca2:	6f 81       	ldd	r22, Y+7	; 0x07
    1ca4:	78 85       	ldd	r23, Y+8	; 0x08
    1ca6:	89 85       	ldd	r24, Y+9	; 0x09
    1ca8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1caa:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1cae:	dc 01       	movw	r26, r24
    1cb0:	cb 01       	movw	r24, r22
    1cb2:	9e 83       	std	Y+6, r25	; 0x06
    1cb4:	8d 83       	std	Y+5, r24	; 0x05
    1cb6:	8d 81       	ldd	r24, Y+5	; 0x05
    1cb8:	9e 81       	ldd	r25, Y+6	; 0x06
    1cba:	9a 83       	std	Y+2, r25	; 0x02
    1cbc:	89 83       	std	Y+1, r24	; 0x01
    1cbe:	89 81       	ldd	r24, Y+1	; 0x01
    1cc0:	9a 81       	ldd	r25, Y+2	; 0x02
    1cc2:	01 97       	sbiw	r24, 0x01	; 1
    1cc4:	f1 f7       	brne	.-4      	; 0x1cc2 <HLCD_VoidLcdIint+0x560>
    1cc6:	9a 83       	std	Y+2, r25	; 0x02
    1cc8:	89 83       	std	Y+1, r24	; 0x01

    /*Delay for 1 Ms*/
    _delay_ms(2);

    /* Display Entery Mode Set*/
    HLCD_VoidLcdWriteCmd(0x06);
    1cca:	86 e0       	ldi	r24, 0x06	; 6
    1ccc:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <HLCD_VoidLcdWriteCmd>
}
    1cd0:	c4 5b       	subi	r28, 0xB4	; 180
    1cd2:	df 4f       	sbci	r29, 0xFF	; 255
    1cd4:	0f b6       	in	r0, 0x3f	; 63
    1cd6:	f8 94       	cli
    1cd8:	de bf       	out	0x3e, r29	; 62
    1cda:	0f be       	out	0x3f, r0	; 63
    1cdc:	cd bf       	out	0x3d, r28	; 61
    1cde:	cf 91       	pop	r28
    1ce0:	df 91       	pop	r29
    1ce2:	1f 91       	pop	r17
    1ce4:	0f 91       	pop	r16
    1ce6:	08 95       	ret

00001ce8 <HLCD_VoidLcdWriteCmd>:

void HLCD_VoidLcdWriteCmd(u8 Copy_u8Cmd)
{
    1ce8:	df 93       	push	r29
    1cea:	cf 93       	push	r28
    1cec:	cd b7       	in	r28, 0x3d	; 61
    1cee:	de b7       	in	r29, 0x3e	; 62
    1cf0:	69 97       	sbiw	r28, 0x19	; 25
    1cf2:	0f b6       	in	r0, 0x3f	; 63
    1cf4:	f8 94       	cli
    1cf6:	de bf       	out	0x3e, r29	; 62
    1cf8:	0f be       	out	0x3f, r0	; 63
    1cfa:	cd bf       	out	0x3d, r28	; 61
    1cfc:	89 8f       	std	Y+25, r24	; 0x19

    /*	RS pin  = 0 ==> Select Command Register*/
    MDIO_u8SetPinValue(HLCD_RS_PORT, HLCD_RS_PIN, MDIO_LOW);
    1cfe:	83 e0       	ldi	r24, 0x03	; 3
    1d00:	62 e0       	ldi	r22, 0x02	; 2
    1d02:	40 e0       	ldi	r20, 0x00	; 0
    1d04:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <MDIO_u8SetPinValue>

    /*	R/W pin  = 0 ==> Select Write Mode*/
    MDIO_u8SetPinValue(HLCD_RW_PORT, HLCD_RW_PIN, MDIO_LOW);
    1d08:	83 e0       	ldi	r24, 0x03	; 3
    1d0a:	61 e0       	ldi	r22, 0x01	; 1
    1d0c:	40 e0       	ldi	r20, 0x00	; 0
    1d0e:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <MDIO_u8SetPinValue>

    /*	E pin  = 1 ==> Enable the command */
    MDIO_u8SetPinValue(HLCD_EN_PORT, HLCD_EN_PIN, MDIO_HIGH);
    1d12:	83 e0       	ldi	r24, 0x03	; 3
    1d14:	60 e0       	ldi	r22, 0x00	; 0
    1d16:	41 e0       	ldi	r20, 0x01	; 1
    1d18:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <MDIO_u8SetPinValue>

    /*	Write Command */
    MDIO_u8SetPortValue(HLCD_DATA_PORT, Copy_u8Cmd);
    1d1c:	82 e0       	ldi	r24, 0x02	; 2
    1d1e:	69 8d       	ldd	r22, Y+25	; 0x19
    1d20:	0e 94 71 0a 	call	0x14e2	; 0x14e2 <MDIO_u8SetPortValue>
    1d24:	80 e0       	ldi	r24, 0x00	; 0
    1d26:	90 e0       	ldi	r25, 0x00	; 0
    1d28:	a0 e8       	ldi	r26, 0x80	; 128
    1d2a:	bf e3       	ldi	r27, 0x3F	; 63
    1d2c:	8d 8b       	std	Y+21, r24	; 0x15
    1d2e:	9e 8b       	std	Y+22, r25	; 0x16
    1d30:	af 8b       	std	Y+23, r26	; 0x17
    1d32:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1d34:	6d 89       	ldd	r22, Y+21	; 0x15
    1d36:	7e 89       	ldd	r23, Y+22	; 0x16
    1d38:	8f 89       	ldd	r24, Y+23	; 0x17
    1d3a:	98 8d       	ldd	r25, Y+24	; 0x18
    1d3c:	2b ea       	ldi	r18, 0xAB	; 171
    1d3e:	3a ea       	ldi	r19, 0xAA	; 170
    1d40:	4a e2       	ldi	r20, 0x2A	; 42
    1d42:	50 e4       	ldi	r21, 0x40	; 64
    1d44:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d48:	dc 01       	movw	r26, r24
    1d4a:	cb 01       	movw	r24, r22
    1d4c:	89 8b       	std	Y+17, r24	; 0x11
    1d4e:	9a 8b       	std	Y+18, r25	; 0x12
    1d50:	ab 8b       	std	Y+19, r26	; 0x13
    1d52:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1d54:	69 89       	ldd	r22, Y+17	; 0x11
    1d56:	7a 89       	ldd	r23, Y+18	; 0x12
    1d58:	8b 89       	ldd	r24, Y+19	; 0x13
    1d5a:	9c 89       	ldd	r25, Y+20	; 0x14
    1d5c:	20 e0       	ldi	r18, 0x00	; 0
    1d5e:	30 e0       	ldi	r19, 0x00	; 0
    1d60:	40 e8       	ldi	r20, 0x80	; 128
    1d62:	5f e3       	ldi	r21, 0x3F	; 63
    1d64:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1d68:	88 23       	and	r24, r24
    1d6a:	1c f4       	brge	.+6      	; 0x1d72 <HLCD_VoidLcdWriteCmd+0x8a>
		__ticks = 1;
    1d6c:	81 e0       	ldi	r24, 0x01	; 1
    1d6e:	88 8b       	std	Y+16, r24	; 0x10
    1d70:	91 c0       	rjmp	.+290    	; 0x1e94 <HLCD_VoidLcdWriteCmd+0x1ac>
	else if (__tmp > 255)
    1d72:	69 89       	ldd	r22, Y+17	; 0x11
    1d74:	7a 89       	ldd	r23, Y+18	; 0x12
    1d76:	8b 89       	ldd	r24, Y+19	; 0x13
    1d78:	9c 89       	ldd	r25, Y+20	; 0x14
    1d7a:	20 e0       	ldi	r18, 0x00	; 0
    1d7c:	30 e0       	ldi	r19, 0x00	; 0
    1d7e:	4f e7       	ldi	r20, 0x7F	; 127
    1d80:	53 e4       	ldi	r21, 0x43	; 67
    1d82:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1d86:	18 16       	cp	r1, r24
    1d88:	0c f0       	brlt	.+2      	; 0x1d8c <HLCD_VoidLcdWriteCmd+0xa4>
    1d8a:	7b c0       	rjmp	.+246    	; 0x1e82 <HLCD_VoidLcdWriteCmd+0x19a>
	{
		_delay_ms(__us / 1000.0);
    1d8c:	6d 89       	ldd	r22, Y+21	; 0x15
    1d8e:	7e 89       	ldd	r23, Y+22	; 0x16
    1d90:	8f 89       	ldd	r24, Y+23	; 0x17
    1d92:	98 8d       	ldd	r25, Y+24	; 0x18
    1d94:	20 e0       	ldi	r18, 0x00	; 0
    1d96:	30 e0       	ldi	r19, 0x00	; 0
    1d98:	4a e7       	ldi	r20, 0x7A	; 122
    1d9a:	54 e4       	ldi	r21, 0x44	; 68
    1d9c:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1da0:	dc 01       	movw	r26, r24
    1da2:	cb 01       	movw	r24, r22
    1da4:	8c 87       	std	Y+12, r24	; 0x0c
    1da6:	9d 87       	std	Y+13, r25	; 0x0d
    1da8:	ae 87       	std	Y+14, r26	; 0x0e
    1daa:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1dac:	6c 85       	ldd	r22, Y+12	; 0x0c
    1dae:	7d 85       	ldd	r23, Y+13	; 0x0d
    1db0:	8e 85       	ldd	r24, Y+14	; 0x0e
    1db2:	9f 85       	ldd	r25, Y+15	; 0x0f
    1db4:	20 e0       	ldi	r18, 0x00	; 0
    1db6:	30 e0       	ldi	r19, 0x00	; 0
    1db8:	4a ef       	ldi	r20, 0xFA	; 250
    1dba:	54 e4       	ldi	r21, 0x44	; 68
    1dbc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1dc0:	dc 01       	movw	r26, r24
    1dc2:	cb 01       	movw	r24, r22
    1dc4:	88 87       	std	Y+8, r24	; 0x08
    1dc6:	99 87       	std	Y+9, r25	; 0x09
    1dc8:	aa 87       	std	Y+10, r26	; 0x0a
    1dca:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1dcc:	68 85       	ldd	r22, Y+8	; 0x08
    1dce:	79 85       	ldd	r23, Y+9	; 0x09
    1dd0:	8a 85       	ldd	r24, Y+10	; 0x0a
    1dd2:	9b 85       	ldd	r25, Y+11	; 0x0b
    1dd4:	20 e0       	ldi	r18, 0x00	; 0
    1dd6:	30 e0       	ldi	r19, 0x00	; 0
    1dd8:	40 e8       	ldi	r20, 0x80	; 128
    1dda:	5f e3       	ldi	r21, 0x3F	; 63
    1ddc:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1de0:	88 23       	and	r24, r24
    1de2:	2c f4       	brge	.+10     	; 0x1dee <HLCD_VoidLcdWriteCmd+0x106>
		__ticks = 1;
    1de4:	81 e0       	ldi	r24, 0x01	; 1
    1de6:	90 e0       	ldi	r25, 0x00	; 0
    1de8:	9f 83       	std	Y+7, r25	; 0x07
    1dea:	8e 83       	std	Y+6, r24	; 0x06
    1dec:	3f c0       	rjmp	.+126    	; 0x1e6c <HLCD_VoidLcdWriteCmd+0x184>
	else if (__tmp > 65535)
    1dee:	68 85       	ldd	r22, Y+8	; 0x08
    1df0:	79 85       	ldd	r23, Y+9	; 0x09
    1df2:	8a 85       	ldd	r24, Y+10	; 0x0a
    1df4:	9b 85       	ldd	r25, Y+11	; 0x0b
    1df6:	20 e0       	ldi	r18, 0x00	; 0
    1df8:	3f ef       	ldi	r19, 0xFF	; 255
    1dfa:	4f e7       	ldi	r20, 0x7F	; 127
    1dfc:	57 e4       	ldi	r21, 0x47	; 71
    1dfe:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1e02:	18 16       	cp	r1, r24
    1e04:	4c f5       	brge	.+82     	; 0x1e58 <HLCD_VoidLcdWriteCmd+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e06:	6c 85       	ldd	r22, Y+12	; 0x0c
    1e08:	7d 85       	ldd	r23, Y+13	; 0x0d
    1e0a:	8e 85       	ldd	r24, Y+14	; 0x0e
    1e0c:	9f 85       	ldd	r25, Y+15	; 0x0f
    1e0e:	20 e0       	ldi	r18, 0x00	; 0
    1e10:	30 e0       	ldi	r19, 0x00	; 0
    1e12:	40 e2       	ldi	r20, 0x20	; 32
    1e14:	51 e4       	ldi	r21, 0x41	; 65
    1e16:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e1a:	dc 01       	movw	r26, r24
    1e1c:	cb 01       	movw	r24, r22
    1e1e:	bc 01       	movw	r22, r24
    1e20:	cd 01       	movw	r24, r26
    1e22:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e26:	dc 01       	movw	r26, r24
    1e28:	cb 01       	movw	r24, r22
    1e2a:	9f 83       	std	Y+7, r25	; 0x07
    1e2c:	8e 83       	std	Y+6, r24	; 0x06
    1e2e:	0f c0       	rjmp	.+30     	; 0x1e4e <HLCD_VoidLcdWriteCmd+0x166>
    1e30:	88 ec       	ldi	r24, 0xC8	; 200
    1e32:	90 e0       	ldi	r25, 0x00	; 0
    1e34:	9d 83       	std	Y+5, r25	; 0x05
    1e36:	8c 83       	std	Y+4, r24	; 0x04
    1e38:	8c 81       	ldd	r24, Y+4	; 0x04
    1e3a:	9d 81       	ldd	r25, Y+5	; 0x05
    1e3c:	01 97       	sbiw	r24, 0x01	; 1
    1e3e:	f1 f7       	brne	.-4      	; 0x1e3c <HLCD_VoidLcdWriteCmd+0x154>
    1e40:	9d 83       	std	Y+5, r25	; 0x05
    1e42:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e44:	8e 81       	ldd	r24, Y+6	; 0x06
    1e46:	9f 81       	ldd	r25, Y+7	; 0x07
    1e48:	01 97       	sbiw	r24, 0x01	; 1
    1e4a:	9f 83       	std	Y+7, r25	; 0x07
    1e4c:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e4e:	8e 81       	ldd	r24, Y+6	; 0x06
    1e50:	9f 81       	ldd	r25, Y+7	; 0x07
    1e52:	00 97       	sbiw	r24, 0x00	; 0
    1e54:	69 f7       	brne	.-38     	; 0x1e30 <HLCD_VoidLcdWriteCmd+0x148>
    1e56:	24 c0       	rjmp	.+72     	; 0x1ea0 <HLCD_VoidLcdWriteCmd+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e58:	68 85       	ldd	r22, Y+8	; 0x08
    1e5a:	79 85       	ldd	r23, Y+9	; 0x09
    1e5c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1e5e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1e60:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e64:	dc 01       	movw	r26, r24
    1e66:	cb 01       	movw	r24, r22
    1e68:	9f 83       	std	Y+7, r25	; 0x07
    1e6a:	8e 83       	std	Y+6, r24	; 0x06
    1e6c:	8e 81       	ldd	r24, Y+6	; 0x06
    1e6e:	9f 81       	ldd	r25, Y+7	; 0x07
    1e70:	9b 83       	std	Y+3, r25	; 0x03
    1e72:	8a 83       	std	Y+2, r24	; 0x02
    1e74:	8a 81       	ldd	r24, Y+2	; 0x02
    1e76:	9b 81       	ldd	r25, Y+3	; 0x03
    1e78:	01 97       	sbiw	r24, 0x01	; 1
    1e7a:	f1 f7       	brne	.-4      	; 0x1e78 <HLCD_VoidLcdWriteCmd+0x190>
    1e7c:	9b 83       	std	Y+3, r25	; 0x03
    1e7e:	8a 83       	std	Y+2, r24	; 0x02
    1e80:	0f c0       	rjmp	.+30     	; 0x1ea0 <HLCD_VoidLcdWriteCmd+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1e82:	69 89       	ldd	r22, Y+17	; 0x11
    1e84:	7a 89       	ldd	r23, Y+18	; 0x12
    1e86:	8b 89       	ldd	r24, Y+19	; 0x13
    1e88:	9c 89       	ldd	r25, Y+20	; 0x14
    1e8a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e8e:	dc 01       	movw	r26, r24
    1e90:	cb 01       	movw	r24, r22
    1e92:	88 8b       	std	Y+16, r24	; 0x10
    1e94:	88 89       	ldd	r24, Y+16	; 0x10
    1e96:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1e98:	89 81       	ldd	r24, Y+1	; 0x01
    1e9a:	8a 95       	dec	r24
    1e9c:	f1 f7       	brne	.-4      	; 0x1e9a <HLCD_VoidLcdWriteCmd+0x1b2>
    1e9e:	89 83       	std	Y+1, r24	; 0x01

    /*	Wait for 230 ns */
    _delay_us(1);

    /*	E pin  = 0 ==> Disable the command*/
    MDIO_u8SetPinValue(HLCD_EN_PORT, HLCD_EN_PIN, MDIO_LOW);
    1ea0:	83 e0       	ldi	r24, 0x03	; 3
    1ea2:	60 e0       	ldi	r22, 0x00	; 0
    1ea4:	40 e0       	ldi	r20, 0x00	; 0
    1ea6:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <MDIO_u8SetPinValue>
}
    1eaa:	69 96       	adiw	r28, 0x19	; 25
    1eac:	0f b6       	in	r0, 0x3f	; 63
    1eae:	f8 94       	cli
    1eb0:	de bf       	out	0x3e, r29	; 62
    1eb2:	0f be       	out	0x3f, r0	; 63
    1eb4:	cd bf       	out	0x3d, r28	; 61
    1eb6:	cf 91       	pop	r28
    1eb8:	df 91       	pop	r29
    1eba:	08 95       	ret

00001ebc <HLCD_VoidLcdWriteChar>:

void HLCD_VoidLcdWriteChar(u8 Copy_u8Char)
{
    1ebc:	df 93       	push	r29
    1ebe:	cf 93       	push	r28
    1ec0:	cd b7       	in	r28, 0x3d	; 61
    1ec2:	de b7       	in	r29, 0x3e	; 62
    1ec4:	69 97       	sbiw	r28, 0x19	; 25
    1ec6:	0f b6       	in	r0, 0x3f	; 63
    1ec8:	f8 94       	cli
    1eca:	de bf       	out	0x3e, r29	; 62
    1ecc:	0f be       	out	0x3f, r0	; 63
    1ece:	cd bf       	out	0x3d, r28	; 61
    1ed0:	89 8f       	std	Y+25, r24	; 0x19

    /*	RS pin  = 0 ==> Select Command Register*/
    MDIO_u8SetPinValue(HLCD_RS_PORT, HLCD_RS_PIN, MDIO_HIGH);
    1ed2:	83 e0       	ldi	r24, 0x03	; 3
    1ed4:	62 e0       	ldi	r22, 0x02	; 2
    1ed6:	41 e0       	ldi	r20, 0x01	; 1
    1ed8:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <MDIO_u8SetPinValue>

    /*	R/W pin  = 0 ==> Select Write Mode*/
    MDIO_u8SetPinValue(HLCD_RW_PORT, HLCD_RW_PIN, MDIO_LOW);
    1edc:	83 e0       	ldi	r24, 0x03	; 3
    1ede:	61 e0       	ldi	r22, 0x01	; 1
    1ee0:	40 e0       	ldi	r20, 0x00	; 0
    1ee2:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <MDIO_u8SetPinValue>

    /*	E pin  = 1 ==> Enable the command */
    MDIO_u8SetPinValue(HLCD_EN_PORT, HLCD_EN_PIN, MDIO_HIGH);
    1ee6:	83 e0       	ldi	r24, 0x03	; 3
    1ee8:	60 e0       	ldi	r22, 0x00	; 0
    1eea:	41 e0       	ldi	r20, 0x01	; 1
    1eec:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <MDIO_u8SetPinValue>

    /*	Write Command */
    MDIO_u8SetPortValue(HLCD_DATA_PORT, Copy_u8Char);
    1ef0:	82 e0       	ldi	r24, 0x02	; 2
    1ef2:	69 8d       	ldd	r22, Y+25	; 0x19
    1ef4:	0e 94 71 0a 	call	0x14e2	; 0x14e2 <MDIO_u8SetPortValue>
    1ef8:	80 e0       	ldi	r24, 0x00	; 0
    1efa:	90 e0       	ldi	r25, 0x00	; 0
    1efc:	a0 e8       	ldi	r26, 0x80	; 128
    1efe:	bf e3       	ldi	r27, 0x3F	; 63
    1f00:	8d 8b       	std	Y+21, r24	; 0x15
    1f02:	9e 8b       	std	Y+22, r25	; 0x16
    1f04:	af 8b       	std	Y+23, r26	; 0x17
    1f06:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1f08:	6d 89       	ldd	r22, Y+21	; 0x15
    1f0a:	7e 89       	ldd	r23, Y+22	; 0x16
    1f0c:	8f 89       	ldd	r24, Y+23	; 0x17
    1f0e:	98 8d       	ldd	r25, Y+24	; 0x18
    1f10:	2b ea       	ldi	r18, 0xAB	; 171
    1f12:	3a ea       	ldi	r19, 0xAA	; 170
    1f14:	4a e2       	ldi	r20, 0x2A	; 42
    1f16:	50 e4       	ldi	r21, 0x40	; 64
    1f18:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f1c:	dc 01       	movw	r26, r24
    1f1e:	cb 01       	movw	r24, r22
    1f20:	89 8b       	std	Y+17, r24	; 0x11
    1f22:	9a 8b       	std	Y+18, r25	; 0x12
    1f24:	ab 8b       	std	Y+19, r26	; 0x13
    1f26:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1f28:	69 89       	ldd	r22, Y+17	; 0x11
    1f2a:	7a 89       	ldd	r23, Y+18	; 0x12
    1f2c:	8b 89       	ldd	r24, Y+19	; 0x13
    1f2e:	9c 89       	ldd	r25, Y+20	; 0x14
    1f30:	20 e0       	ldi	r18, 0x00	; 0
    1f32:	30 e0       	ldi	r19, 0x00	; 0
    1f34:	40 e8       	ldi	r20, 0x80	; 128
    1f36:	5f e3       	ldi	r21, 0x3F	; 63
    1f38:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1f3c:	88 23       	and	r24, r24
    1f3e:	1c f4       	brge	.+6      	; 0x1f46 <HLCD_VoidLcdWriteChar+0x8a>
		__ticks = 1;
    1f40:	81 e0       	ldi	r24, 0x01	; 1
    1f42:	88 8b       	std	Y+16, r24	; 0x10
    1f44:	91 c0       	rjmp	.+290    	; 0x2068 <HLCD_VoidLcdWriteChar+0x1ac>
	else if (__tmp > 255)
    1f46:	69 89       	ldd	r22, Y+17	; 0x11
    1f48:	7a 89       	ldd	r23, Y+18	; 0x12
    1f4a:	8b 89       	ldd	r24, Y+19	; 0x13
    1f4c:	9c 89       	ldd	r25, Y+20	; 0x14
    1f4e:	20 e0       	ldi	r18, 0x00	; 0
    1f50:	30 e0       	ldi	r19, 0x00	; 0
    1f52:	4f e7       	ldi	r20, 0x7F	; 127
    1f54:	53 e4       	ldi	r21, 0x43	; 67
    1f56:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1f5a:	18 16       	cp	r1, r24
    1f5c:	0c f0       	brlt	.+2      	; 0x1f60 <HLCD_VoidLcdWriteChar+0xa4>
    1f5e:	7b c0       	rjmp	.+246    	; 0x2056 <HLCD_VoidLcdWriteChar+0x19a>
	{
		_delay_ms(__us / 1000.0);
    1f60:	6d 89       	ldd	r22, Y+21	; 0x15
    1f62:	7e 89       	ldd	r23, Y+22	; 0x16
    1f64:	8f 89       	ldd	r24, Y+23	; 0x17
    1f66:	98 8d       	ldd	r25, Y+24	; 0x18
    1f68:	20 e0       	ldi	r18, 0x00	; 0
    1f6a:	30 e0       	ldi	r19, 0x00	; 0
    1f6c:	4a e7       	ldi	r20, 0x7A	; 122
    1f6e:	54 e4       	ldi	r21, 0x44	; 68
    1f70:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1f74:	dc 01       	movw	r26, r24
    1f76:	cb 01       	movw	r24, r22
    1f78:	8c 87       	std	Y+12, r24	; 0x0c
    1f7a:	9d 87       	std	Y+13, r25	; 0x0d
    1f7c:	ae 87       	std	Y+14, r26	; 0x0e
    1f7e:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f80:	6c 85       	ldd	r22, Y+12	; 0x0c
    1f82:	7d 85       	ldd	r23, Y+13	; 0x0d
    1f84:	8e 85       	ldd	r24, Y+14	; 0x0e
    1f86:	9f 85       	ldd	r25, Y+15	; 0x0f
    1f88:	20 e0       	ldi	r18, 0x00	; 0
    1f8a:	30 e0       	ldi	r19, 0x00	; 0
    1f8c:	4a ef       	ldi	r20, 0xFA	; 250
    1f8e:	54 e4       	ldi	r21, 0x44	; 68
    1f90:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f94:	dc 01       	movw	r26, r24
    1f96:	cb 01       	movw	r24, r22
    1f98:	88 87       	std	Y+8, r24	; 0x08
    1f9a:	99 87       	std	Y+9, r25	; 0x09
    1f9c:	aa 87       	std	Y+10, r26	; 0x0a
    1f9e:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1fa0:	68 85       	ldd	r22, Y+8	; 0x08
    1fa2:	79 85       	ldd	r23, Y+9	; 0x09
    1fa4:	8a 85       	ldd	r24, Y+10	; 0x0a
    1fa6:	9b 85       	ldd	r25, Y+11	; 0x0b
    1fa8:	20 e0       	ldi	r18, 0x00	; 0
    1faa:	30 e0       	ldi	r19, 0x00	; 0
    1fac:	40 e8       	ldi	r20, 0x80	; 128
    1fae:	5f e3       	ldi	r21, 0x3F	; 63
    1fb0:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1fb4:	88 23       	and	r24, r24
    1fb6:	2c f4       	brge	.+10     	; 0x1fc2 <HLCD_VoidLcdWriteChar+0x106>
		__ticks = 1;
    1fb8:	81 e0       	ldi	r24, 0x01	; 1
    1fba:	90 e0       	ldi	r25, 0x00	; 0
    1fbc:	9f 83       	std	Y+7, r25	; 0x07
    1fbe:	8e 83       	std	Y+6, r24	; 0x06
    1fc0:	3f c0       	rjmp	.+126    	; 0x2040 <HLCD_VoidLcdWriteChar+0x184>
	else if (__tmp > 65535)
    1fc2:	68 85       	ldd	r22, Y+8	; 0x08
    1fc4:	79 85       	ldd	r23, Y+9	; 0x09
    1fc6:	8a 85       	ldd	r24, Y+10	; 0x0a
    1fc8:	9b 85       	ldd	r25, Y+11	; 0x0b
    1fca:	20 e0       	ldi	r18, 0x00	; 0
    1fcc:	3f ef       	ldi	r19, 0xFF	; 255
    1fce:	4f e7       	ldi	r20, 0x7F	; 127
    1fd0:	57 e4       	ldi	r21, 0x47	; 71
    1fd2:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1fd6:	18 16       	cp	r1, r24
    1fd8:	4c f5       	brge	.+82     	; 0x202c <HLCD_VoidLcdWriteChar+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fda:	6c 85       	ldd	r22, Y+12	; 0x0c
    1fdc:	7d 85       	ldd	r23, Y+13	; 0x0d
    1fde:	8e 85       	ldd	r24, Y+14	; 0x0e
    1fe0:	9f 85       	ldd	r25, Y+15	; 0x0f
    1fe2:	20 e0       	ldi	r18, 0x00	; 0
    1fe4:	30 e0       	ldi	r19, 0x00	; 0
    1fe6:	40 e2       	ldi	r20, 0x20	; 32
    1fe8:	51 e4       	ldi	r21, 0x41	; 65
    1fea:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1fee:	dc 01       	movw	r26, r24
    1ff0:	cb 01       	movw	r24, r22
    1ff2:	bc 01       	movw	r22, r24
    1ff4:	cd 01       	movw	r24, r26
    1ff6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ffa:	dc 01       	movw	r26, r24
    1ffc:	cb 01       	movw	r24, r22
    1ffe:	9f 83       	std	Y+7, r25	; 0x07
    2000:	8e 83       	std	Y+6, r24	; 0x06
    2002:	0f c0       	rjmp	.+30     	; 0x2022 <HLCD_VoidLcdWriteChar+0x166>
    2004:	88 ec       	ldi	r24, 0xC8	; 200
    2006:	90 e0       	ldi	r25, 0x00	; 0
    2008:	9d 83       	std	Y+5, r25	; 0x05
    200a:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    200c:	8c 81       	ldd	r24, Y+4	; 0x04
    200e:	9d 81       	ldd	r25, Y+5	; 0x05
    2010:	01 97       	sbiw	r24, 0x01	; 1
    2012:	f1 f7       	brne	.-4      	; 0x2010 <HLCD_VoidLcdWriteChar+0x154>
    2014:	9d 83       	std	Y+5, r25	; 0x05
    2016:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2018:	8e 81       	ldd	r24, Y+6	; 0x06
    201a:	9f 81       	ldd	r25, Y+7	; 0x07
    201c:	01 97       	sbiw	r24, 0x01	; 1
    201e:	9f 83       	std	Y+7, r25	; 0x07
    2020:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2022:	8e 81       	ldd	r24, Y+6	; 0x06
    2024:	9f 81       	ldd	r25, Y+7	; 0x07
    2026:	00 97       	sbiw	r24, 0x00	; 0
    2028:	69 f7       	brne	.-38     	; 0x2004 <HLCD_VoidLcdWriteChar+0x148>
    202a:	24 c0       	rjmp	.+72     	; 0x2074 <HLCD_VoidLcdWriteChar+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    202c:	68 85       	ldd	r22, Y+8	; 0x08
    202e:	79 85       	ldd	r23, Y+9	; 0x09
    2030:	8a 85       	ldd	r24, Y+10	; 0x0a
    2032:	9b 85       	ldd	r25, Y+11	; 0x0b
    2034:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2038:	dc 01       	movw	r26, r24
    203a:	cb 01       	movw	r24, r22
    203c:	9f 83       	std	Y+7, r25	; 0x07
    203e:	8e 83       	std	Y+6, r24	; 0x06
    2040:	8e 81       	ldd	r24, Y+6	; 0x06
    2042:	9f 81       	ldd	r25, Y+7	; 0x07
    2044:	9b 83       	std	Y+3, r25	; 0x03
    2046:	8a 83       	std	Y+2, r24	; 0x02
    2048:	8a 81       	ldd	r24, Y+2	; 0x02
    204a:	9b 81       	ldd	r25, Y+3	; 0x03
    204c:	01 97       	sbiw	r24, 0x01	; 1
    204e:	f1 f7       	brne	.-4      	; 0x204c <HLCD_VoidLcdWriteChar+0x190>
    2050:	9b 83       	std	Y+3, r25	; 0x03
    2052:	8a 83       	std	Y+2, r24	; 0x02
    2054:	0f c0       	rjmp	.+30     	; 0x2074 <HLCD_VoidLcdWriteChar+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2056:	69 89       	ldd	r22, Y+17	; 0x11
    2058:	7a 89       	ldd	r23, Y+18	; 0x12
    205a:	8b 89       	ldd	r24, Y+19	; 0x13
    205c:	9c 89       	ldd	r25, Y+20	; 0x14
    205e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2062:	dc 01       	movw	r26, r24
    2064:	cb 01       	movw	r24, r22
    2066:	88 8b       	std	Y+16, r24	; 0x10
    2068:	88 89       	ldd	r24, Y+16	; 0x10
    206a:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    206c:	89 81       	ldd	r24, Y+1	; 0x01
    206e:	8a 95       	dec	r24
    2070:	f1 f7       	brne	.-4      	; 0x206e <HLCD_VoidLcdWriteChar+0x1b2>
    2072:	89 83       	std	Y+1, r24	; 0x01

    /*	Wait for 230 ns */
    _delay_us(1);

    /*	E pin  = 0 ==> Disable the command*/
    MDIO_u8SetPinValue(HLCD_EN_PORT, HLCD_EN_PIN, MDIO_LOW);
    2074:	83 e0       	ldi	r24, 0x03	; 3
    2076:	60 e0       	ldi	r22, 0x00	; 0
    2078:	40 e0       	ldi	r20, 0x00	; 0
    207a:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <MDIO_u8SetPinValue>
}
    207e:	69 96       	adiw	r28, 0x19	; 25
    2080:	0f b6       	in	r0, 0x3f	; 63
    2082:	f8 94       	cli
    2084:	de bf       	out	0x3e, r29	; 62
    2086:	0f be       	out	0x3f, r0	; 63
    2088:	cd bf       	out	0x3d, r28	; 61
    208a:	cf 91       	pop	r28
    208c:	df 91       	pop	r29
    208e:	08 95       	ret

00002090 <HLCD_VoidSetCurser>:
u8 HLCD_VoidSetCurser(u8 Copy_u8LineNb, u8 Copy_u8CharNb)
{
    2090:	df 93       	push	r29
    2092:	cf 93       	push	r28
    2094:	00 d0       	rcall	.+0      	; 0x2096 <HLCD_VoidSetCurser+0x6>
    2096:	00 d0       	rcall	.+0      	; 0x2098 <HLCD_VoidSetCurser+0x8>
    2098:	0f 92       	push	r0
    209a:	cd b7       	in	r28, 0x3d	; 61
    209c:	de b7       	in	r29, 0x3e	; 62
    209e:	8a 83       	std	Y+2, r24	; 0x02
    20a0:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ErrorState = STD_TYPE_OK;
    20a2:	81 e0       	ldi	r24, 0x01	; 1
    20a4:	89 83       	std	Y+1, r24	; 0x01

    switch (Copy_u8LineNb)
    20a6:	8a 81       	ldd	r24, Y+2	; 0x02
    20a8:	28 2f       	mov	r18, r24
    20aa:	30 e0       	ldi	r19, 0x00	; 0
    20ac:	3d 83       	std	Y+5, r19	; 0x05
    20ae:	2c 83       	std	Y+4, r18	; 0x04
    20b0:	8c 81       	ldd	r24, Y+4	; 0x04
    20b2:	9d 81       	ldd	r25, Y+5	; 0x05
    20b4:	81 30       	cpi	r24, 0x01	; 1
    20b6:	91 05       	cpc	r25, r1
    20b8:	31 f0       	breq	.+12     	; 0x20c6 <HLCD_VoidSetCurser+0x36>
    20ba:	2c 81       	ldd	r18, Y+4	; 0x04
    20bc:	3d 81       	ldd	r19, Y+5	; 0x05
    20be:	22 30       	cpi	r18, 0x02	; 2
    20c0:	31 05       	cpc	r19, r1
    20c2:	31 f0       	breq	.+12     	; 0x20d0 <HLCD_VoidSetCurser+0x40>
    20c4:	0a c0       	rjmp	.+20     	; 0x20da <HLCD_VoidSetCurser+0x4a>
    {
    case HLCD_LINE_1:
        HLCD_VoidLcdWriteCmd(0x80 + Copy_u8CharNb);
    20c6:	8b 81       	ldd	r24, Y+3	; 0x03
    20c8:	80 58       	subi	r24, 0x80	; 128
    20ca:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <HLCD_VoidLcdWriteCmd>
    20ce:	06 c0       	rjmp	.+12     	; 0x20dc <HLCD_VoidSetCurser+0x4c>
        break;
    case HLCD_LINE_2:
        HLCD_VoidLcdWriteCmd(0xc0 + Copy_u8CharNb);
    20d0:	8b 81       	ldd	r24, Y+3	; 0x03
    20d2:	80 54       	subi	r24, 0x40	; 64
    20d4:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <HLCD_VoidLcdWriteCmd>
    20d8:	01 c0       	rjmp	.+2      	; 0x20dc <HLCD_VoidSetCurser+0x4c>
        break;
    default:
        Local_u8ErrorState = STD_TYPE_NOK;
    20da:	19 82       	std	Y+1, r1	; 0x01
        break;
    }

    return Local_u8ErrorState;
    20dc:	89 81       	ldd	r24, Y+1	; 0x01
}
    20de:	0f 90       	pop	r0
    20e0:	0f 90       	pop	r0
    20e2:	0f 90       	pop	r0
    20e4:	0f 90       	pop	r0
    20e6:	0f 90       	pop	r0
    20e8:	cf 91       	pop	r28
    20ea:	df 91       	pop	r29
    20ec:	08 95       	ret

000020ee <HLCD_u8WriteStr>:
u8 HLCD_u8WriteStr(const char *Copy_pcStr)
{
    20ee:	df 93       	push	r29
    20f0:	cf 93       	push	r28
    20f2:	00 d0       	rcall	.+0      	; 0x20f4 <HLCD_u8WriteStr+0x6>
    20f4:	00 d0       	rcall	.+0      	; 0x20f6 <HLCD_u8WriteStr+0x8>
    20f6:	00 d0       	rcall	.+0      	; 0x20f8 <HLCD_u8WriteStr+0xa>
    20f8:	cd b7       	in	r28, 0x3d	; 61
    20fa:	de b7       	in	r29, 0x3e	; 62
    20fc:	9d 83       	std	Y+5, r25	; 0x05
    20fe:	8c 83       	std	Y+4, r24	; 0x04
    u8 Local_u8ErrorState = STD_TYPE_OK;
    2100:	81 e0       	ldi	r24, 0x01	; 1
    2102:	8b 83       	std	Y+3, r24	; 0x03

    if (Copy_pcStr == STD_TYPE_POINTER_NULL)
    2104:	8c 81       	ldd	r24, Y+4	; 0x04
    2106:	9d 81       	ldd	r25, Y+5	; 0x05
    2108:	00 97       	sbiw	r24, 0x00	; 0
    210a:	11 f4       	brne	.+4      	; 0x2110 <HLCD_u8WriteStr+0x22>
    {
        return STD_TYPE_NOK; // Error if null pointer is passed
    210c:	1e 82       	std	Y+6, r1	; 0x06
    210e:	33 c0       	rjmp	.+102    	; 0x2176 <HLCD_u8WriteStr+0x88>
    }

    // Starting position
    u8 Line = HLCD_LINE_1;
    2110:	81 e0       	ldi	r24, 0x01	; 1
    2112:	8a 83       	std	Y+2, r24	; 0x02
    u8 CharPos = 0;
    2114:	19 82       	std	Y+1, r1	; 0x01
    2116:	28 c0       	rjmp	.+80     	; 0x2168 <HLCD_u8WriteStr+0x7a>

    // Write characters until the end of the string
    while (*Copy_pcStr)
    {
        // If we reach the end of the first line, switch to the second line
        if (CharPos >= 16 && Line == HLCD_LINE_1)
    2118:	89 81       	ldd	r24, Y+1	; 0x01
    211a:	80 31       	cpi	r24, 0x10	; 16
    211c:	50 f0       	brcs	.+20     	; 0x2132 <HLCD_u8WriteStr+0x44>
    211e:	8a 81       	ldd	r24, Y+2	; 0x02
    2120:	81 30       	cpi	r24, 0x01	; 1
    2122:	39 f4       	brne	.+14     	; 0x2132 <HLCD_u8WriteStr+0x44>
        {
            Line = HLCD_LINE_2;
    2124:	82 e0       	ldi	r24, 0x02	; 2
    2126:	8a 83       	std	Y+2, r24	; 0x02
            CharPos = 0;
    2128:	19 82       	std	Y+1, r1	; 0x01
            HLCD_VoidSetCurser(Line, CharPos); // Move cursor to start of the second line
    212a:	8a 81       	ldd	r24, Y+2	; 0x02
    212c:	69 81       	ldd	r22, Y+1	; 0x01
    212e:	0e 94 48 10 	call	0x2090	; 0x2090 <HLCD_VoidSetCurser>
        }

        // If we reach the end of the second line, wrap around to the start of the first line
        if (CharPos >= 16 && Line == HLCD_LINE_2)
    2132:	89 81       	ldd	r24, Y+1	; 0x01
    2134:	80 31       	cpi	r24, 0x10	; 16
    2136:	50 f0       	brcs	.+20     	; 0x214c <HLCD_u8WriteStr+0x5e>
    2138:	8a 81       	ldd	r24, Y+2	; 0x02
    213a:	82 30       	cpi	r24, 0x02	; 2
    213c:	39 f4       	brne	.+14     	; 0x214c <HLCD_u8WriteStr+0x5e>
        {
            Line = HLCD_LINE_1;
    213e:	81 e0       	ldi	r24, 0x01	; 1
    2140:	8a 83       	std	Y+2, r24	; 0x02
            CharPos = 0;
    2142:	19 82       	std	Y+1, r1	; 0x01
            HLCD_VoidSetCurser(Line, CharPos); // Move cursor to start of the first line
    2144:	8a 81       	ldd	r24, Y+2	; 0x02
    2146:	69 81       	ldd	r22, Y+1	; 0x01
    2148:	0e 94 48 10 	call	0x2090	; 0x2090 <HLCD_VoidSetCurser>
        }

        // Write the current character to the LCD
        HLCD_VoidLcdWriteChar(*Copy_pcStr++);
    214c:	ec 81       	ldd	r30, Y+4	; 0x04
    214e:	fd 81       	ldd	r31, Y+5	; 0x05
    2150:	20 81       	ld	r18, Z
    2152:	8c 81       	ldd	r24, Y+4	; 0x04
    2154:	9d 81       	ldd	r25, Y+5	; 0x05
    2156:	01 96       	adiw	r24, 0x01	; 1
    2158:	9d 83       	std	Y+5, r25	; 0x05
    215a:	8c 83       	std	Y+4, r24	; 0x04
    215c:	82 2f       	mov	r24, r18
    215e:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <HLCD_VoidLcdWriteChar>

        // Increment character position
        CharPos++;
    2162:	89 81       	ldd	r24, Y+1	; 0x01
    2164:	8f 5f       	subi	r24, 0xFF	; 255
    2166:	89 83       	std	Y+1, r24	; 0x01
    // Starting position
    u8 Line = HLCD_LINE_1;
    u8 CharPos = 0;

    // Write characters until the end of the string
    while (*Copy_pcStr)
    2168:	ec 81       	ldd	r30, Y+4	; 0x04
    216a:	fd 81       	ldd	r31, Y+5	; 0x05
    216c:	80 81       	ld	r24, Z
    216e:	88 23       	and	r24, r24
    2170:	99 f6       	brne	.-90     	; 0x2118 <HLCD_u8WriteStr+0x2a>

        // Increment character position
        CharPos++;
    }

    return Local_u8ErrorState;
    2172:	8b 81       	ldd	r24, Y+3	; 0x03
    2174:	8e 83       	std	Y+6, r24	; 0x06
    2176:	8e 81       	ldd	r24, Y+6	; 0x06
}
    2178:	26 96       	adiw	r28, 0x06	; 6
    217a:	0f b6       	in	r0, 0x3f	; 63
    217c:	f8 94       	cli
    217e:	de bf       	out	0x3e, r29	; 62
    2180:	0f be       	out	0x3f, r0	; 63
    2182:	cd bf       	out	0x3d, r28	; 61
    2184:	cf 91       	pop	r28
    2186:	df 91       	pop	r29
    2188:	08 95       	ret

0000218a <HLCD_VoidLcdClear>:
void HLCD_VoidLcdClear(void)
{
    218a:	df 93       	push	r29
    218c:	cf 93       	push	r28
    218e:	cd b7       	in	r28, 0x3d	; 61
    2190:	de b7       	in	r29, 0x3e	; 62
    2192:	2e 97       	sbiw	r28, 0x0e	; 14
    2194:	0f b6       	in	r0, 0x3f	; 63
    2196:	f8 94       	cli
    2198:	de bf       	out	0x3e, r29	; 62
    219a:	0f be       	out	0x3f, r0	; 63
    219c:	cd bf       	out	0x3d, r28	; 61
    // Send the clear display command (0x01) to the LCD
    HLCD_VoidLcdWriteCmd(0x01);
    219e:	81 e0       	ldi	r24, 0x01	; 1
    21a0:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <HLCD_VoidLcdWriteCmd>
    21a4:	80 e0       	ldi	r24, 0x00	; 0
    21a6:	90 e0       	ldi	r25, 0x00	; 0
    21a8:	a0 e0       	ldi	r26, 0x00	; 0
    21aa:	b0 e4       	ldi	r27, 0x40	; 64
    21ac:	8b 87       	std	Y+11, r24	; 0x0b
    21ae:	9c 87       	std	Y+12, r25	; 0x0c
    21b0:	ad 87       	std	Y+13, r26	; 0x0d
    21b2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21b4:	6b 85       	ldd	r22, Y+11	; 0x0b
    21b6:	7c 85       	ldd	r23, Y+12	; 0x0c
    21b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    21ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    21bc:	20 e0       	ldi	r18, 0x00	; 0
    21be:	30 e0       	ldi	r19, 0x00	; 0
    21c0:	4a ef       	ldi	r20, 0xFA	; 250
    21c2:	54 e4       	ldi	r21, 0x44	; 68
    21c4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    21c8:	dc 01       	movw	r26, r24
    21ca:	cb 01       	movw	r24, r22
    21cc:	8f 83       	std	Y+7, r24	; 0x07
    21ce:	98 87       	std	Y+8, r25	; 0x08
    21d0:	a9 87       	std	Y+9, r26	; 0x09
    21d2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    21d4:	6f 81       	ldd	r22, Y+7	; 0x07
    21d6:	78 85       	ldd	r23, Y+8	; 0x08
    21d8:	89 85       	ldd	r24, Y+9	; 0x09
    21da:	9a 85       	ldd	r25, Y+10	; 0x0a
    21dc:	20 e0       	ldi	r18, 0x00	; 0
    21de:	30 e0       	ldi	r19, 0x00	; 0
    21e0:	40 e8       	ldi	r20, 0x80	; 128
    21e2:	5f e3       	ldi	r21, 0x3F	; 63
    21e4:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    21e8:	88 23       	and	r24, r24
    21ea:	2c f4       	brge	.+10     	; 0x21f6 <HLCD_VoidLcdClear+0x6c>
		__ticks = 1;
    21ec:	81 e0       	ldi	r24, 0x01	; 1
    21ee:	90 e0       	ldi	r25, 0x00	; 0
    21f0:	9e 83       	std	Y+6, r25	; 0x06
    21f2:	8d 83       	std	Y+5, r24	; 0x05
    21f4:	3f c0       	rjmp	.+126    	; 0x2274 <HLCD_VoidLcdClear+0xea>
	else if (__tmp > 65535)
    21f6:	6f 81       	ldd	r22, Y+7	; 0x07
    21f8:	78 85       	ldd	r23, Y+8	; 0x08
    21fa:	89 85       	ldd	r24, Y+9	; 0x09
    21fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    21fe:	20 e0       	ldi	r18, 0x00	; 0
    2200:	3f ef       	ldi	r19, 0xFF	; 255
    2202:	4f e7       	ldi	r20, 0x7F	; 127
    2204:	57 e4       	ldi	r21, 0x47	; 71
    2206:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    220a:	18 16       	cp	r1, r24
    220c:	4c f5       	brge	.+82     	; 0x2260 <HLCD_VoidLcdClear+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    220e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2210:	7c 85       	ldd	r23, Y+12	; 0x0c
    2212:	8d 85       	ldd	r24, Y+13	; 0x0d
    2214:	9e 85       	ldd	r25, Y+14	; 0x0e
    2216:	20 e0       	ldi	r18, 0x00	; 0
    2218:	30 e0       	ldi	r19, 0x00	; 0
    221a:	40 e2       	ldi	r20, 0x20	; 32
    221c:	51 e4       	ldi	r21, 0x41	; 65
    221e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2222:	dc 01       	movw	r26, r24
    2224:	cb 01       	movw	r24, r22
    2226:	bc 01       	movw	r22, r24
    2228:	cd 01       	movw	r24, r26
    222a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    222e:	dc 01       	movw	r26, r24
    2230:	cb 01       	movw	r24, r22
    2232:	9e 83       	std	Y+6, r25	; 0x06
    2234:	8d 83       	std	Y+5, r24	; 0x05
    2236:	0f c0       	rjmp	.+30     	; 0x2256 <HLCD_VoidLcdClear+0xcc>
    2238:	88 ec       	ldi	r24, 0xC8	; 200
    223a:	90 e0       	ldi	r25, 0x00	; 0
    223c:	9c 83       	std	Y+4, r25	; 0x04
    223e:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2240:	8b 81       	ldd	r24, Y+3	; 0x03
    2242:	9c 81       	ldd	r25, Y+4	; 0x04
    2244:	01 97       	sbiw	r24, 0x01	; 1
    2246:	f1 f7       	brne	.-4      	; 0x2244 <HLCD_VoidLcdClear+0xba>
    2248:	9c 83       	std	Y+4, r25	; 0x04
    224a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    224c:	8d 81       	ldd	r24, Y+5	; 0x05
    224e:	9e 81       	ldd	r25, Y+6	; 0x06
    2250:	01 97       	sbiw	r24, 0x01	; 1
    2252:	9e 83       	std	Y+6, r25	; 0x06
    2254:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2256:	8d 81       	ldd	r24, Y+5	; 0x05
    2258:	9e 81       	ldd	r25, Y+6	; 0x06
    225a:	00 97       	sbiw	r24, 0x00	; 0
    225c:	69 f7       	brne	.-38     	; 0x2238 <HLCD_VoidLcdClear+0xae>
    225e:	14 c0       	rjmp	.+40     	; 0x2288 <HLCD_VoidLcdClear+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2260:	6f 81       	ldd	r22, Y+7	; 0x07
    2262:	78 85       	ldd	r23, Y+8	; 0x08
    2264:	89 85       	ldd	r24, Y+9	; 0x09
    2266:	9a 85       	ldd	r25, Y+10	; 0x0a
    2268:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    226c:	dc 01       	movw	r26, r24
    226e:	cb 01       	movw	r24, r22
    2270:	9e 83       	std	Y+6, r25	; 0x06
    2272:	8d 83       	std	Y+5, r24	; 0x05
    2274:	8d 81       	ldd	r24, Y+5	; 0x05
    2276:	9e 81       	ldd	r25, Y+6	; 0x06
    2278:	9a 83       	std	Y+2, r25	; 0x02
    227a:	89 83       	std	Y+1, r24	; 0x01
    227c:	89 81       	ldd	r24, Y+1	; 0x01
    227e:	9a 81       	ldd	r25, Y+2	; 0x02
    2280:	01 97       	sbiw	r24, 0x01	; 1
    2282:	f1 f7       	brne	.-4      	; 0x2280 <HLCD_VoidLcdClear+0xf6>
    2284:	9a 83       	std	Y+2, r25	; 0x02
    2286:	89 83       	std	Y+1, r24	; 0x01

    // Delay to allow the LCD to process the command and clear the screen
    _delay_ms(2); // 2 ms is typically enough for clearing the screen
}
    2288:	2e 96       	adiw	r28, 0x0e	; 14
    228a:	0f b6       	in	r0, 0x3f	; 63
    228c:	f8 94       	cli
    228e:	de bf       	out	0x3e, r29	; 62
    2290:	0f be       	out	0x3f, r0	; 63
    2292:	cd bf       	out	0x3d, r28	; 61
    2294:	cf 91       	pop	r28
    2296:	df 91       	pop	r29
    2298:	08 95       	ret

0000229a <HLCD_VoidLcdWriteInt>:
void HLCD_VoidLcdWriteInt(int Copy_u32Number)
{
    229a:	df 93       	push	r29
    229c:	cf 93       	push	r28
    229e:	cd b7       	in	r28, 0x3d	; 61
    22a0:	de b7       	in	r29, 0x3e	; 62
    22a2:	a0 97       	sbiw	r28, 0x20	; 32
    22a4:	0f b6       	in	r0, 0x3f	; 63
    22a6:	f8 94       	cli
    22a8:	de bf       	out	0x3e, r29	; 62
    22aa:	0f be       	out	0x3f, r0	; 63
    22ac:	cd bf       	out	0x3d, r28	; 61
    22ae:	98 a3       	std	Y+32, r25	; 0x20
    22b0:	8f 8f       	std	Y+31, r24	; 0x1f
    char buffer[BUFFER_SIZE]; // Buffer to hold the converted string
    char temp[BUFFER_SIZE];   // Temporary buffer for reverse string
    int isNegative = 0;       // Flag to check if number is negative
    22b2:	1e 82       	std	Y+6, r1	; 0x06
    22b4:	1d 82       	std	Y+5, r1	; 0x05
    int i = 0, j;
    22b6:	1c 82       	std	Y+4, r1	; 0x04
    22b8:	1b 82       	std	Y+3, r1	; 0x03

    // Check if the number is negative
    if (Copy_u32Number < 0)
    22ba:	8f 8d       	ldd	r24, Y+31	; 0x1f
    22bc:	98 a1       	ldd	r25, Y+32	; 0x20
    22be:	99 23       	and	r25, r25
    22c0:	5c f4       	brge	.+22     	; 0x22d8 <HLCD_VoidLcdWriteInt+0x3e>
    {
        isNegative = 1;
    22c2:	81 e0       	ldi	r24, 0x01	; 1
    22c4:	90 e0       	ldi	r25, 0x00	; 0
    22c6:	9e 83       	std	Y+6, r25	; 0x06
    22c8:	8d 83       	std	Y+5, r24	; 0x05
        Copy_u32Number = -Copy_u32Number; // Make number positive
    22ca:	8f 8d       	ldd	r24, Y+31	; 0x1f
    22cc:	98 a1       	ldd	r25, Y+32	; 0x20
    22ce:	90 95       	com	r25
    22d0:	81 95       	neg	r24
    22d2:	9f 4f       	sbci	r25, 0xFF	; 255
    22d4:	98 a3       	std	Y+32, r25	; 0x20
    22d6:	8f 8f       	std	Y+31, r24	; 0x1f
    }

    // Convert integer to string
    do
    {
        buffer[i++] = (Copy_u32Number % 10) + '0'; // Get last digit
    22d8:	eb 81       	ldd	r30, Y+3	; 0x03
    22da:	fc 81       	ldd	r31, Y+4	; 0x04
    22dc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    22de:	98 a1       	ldd	r25, Y+32	; 0x20
    22e0:	2a e0       	ldi	r18, 0x0A	; 10
    22e2:	30 e0       	ldi	r19, 0x00	; 0
    22e4:	b9 01       	movw	r22, r18
    22e6:	0e 94 bf 13 	call	0x277e	; 0x277e <__divmodhi4>
    22ea:	28 2f       	mov	r18, r24
    22ec:	20 5d       	subi	r18, 0xD0	; 208
    22ee:	ce 01       	movw	r24, r28
    22f0:	07 96       	adiw	r24, 0x07	; 7
    22f2:	e8 0f       	add	r30, r24
    22f4:	f9 1f       	adc	r31, r25
    22f6:	20 83       	st	Z, r18
    22f8:	8b 81       	ldd	r24, Y+3	; 0x03
    22fa:	9c 81       	ldd	r25, Y+4	; 0x04
    22fc:	01 96       	adiw	r24, 0x01	; 1
    22fe:	9c 83       	std	Y+4, r25	; 0x04
    2300:	8b 83       	std	Y+3, r24	; 0x03
        Copy_u32Number /= 10;                      // Remove last digit
    2302:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2304:	98 a1       	ldd	r25, Y+32	; 0x20
    2306:	2a e0       	ldi	r18, 0x0A	; 10
    2308:	30 e0       	ldi	r19, 0x00	; 0
    230a:	b9 01       	movw	r22, r18
    230c:	0e 94 bf 13 	call	0x277e	; 0x277e <__divmodhi4>
    2310:	cb 01       	movw	r24, r22
    2312:	98 a3       	std	Y+32, r25	; 0x20
    2314:	8f 8f       	std	Y+31, r24	; 0x1f
    } while (Copy_u32Number > 0);
    2316:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2318:	98 a1       	ldd	r25, Y+32	; 0x20
    231a:	18 16       	cp	r1, r24
    231c:	19 06       	cpc	r1, r25
    231e:	e4 f2       	brlt	.-72     	; 0x22d8 <HLCD_VoidLcdWriteInt+0x3e>

    // Add negative sign if needed
    if (isNegative)
    2320:	8d 81       	ldd	r24, Y+5	; 0x05
    2322:	9e 81       	ldd	r25, Y+6	; 0x06
    2324:	00 97       	sbiw	r24, 0x00	; 0
    2326:	71 f0       	breq	.+28     	; 0x2344 <HLCD_VoidLcdWriteInt+0xaa>
    {
        buffer[i++] = '-';
    2328:	2b 81       	ldd	r18, Y+3	; 0x03
    232a:	3c 81       	ldd	r19, Y+4	; 0x04
    232c:	ce 01       	movw	r24, r28
    232e:	07 96       	adiw	r24, 0x07	; 7
    2330:	fc 01       	movw	r30, r24
    2332:	e2 0f       	add	r30, r18
    2334:	f3 1f       	adc	r31, r19
    2336:	8d e2       	ldi	r24, 0x2D	; 45
    2338:	80 83       	st	Z, r24
    233a:	8b 81       	ldd	r24, Y+3	; 0x03
    233c:	9c 81       	ldd	r25, Y+4	; 0x04
    233e:	01 96       	adiw	r24, 0x01	; 1
    2340:	9c 83       	std	Y+4, r25	; 0x04
    2342:	8b 83       	std	Y+3, r24	; 0x03
    }

    // Reverse the string
    buffer[i] = '\0'; // Null-terminate the string
    2344:	8b 81       	ldd	r24, Y+3	; 0x03
    2346:	9c 81       	ldd	r25, Y+4	; 0x04
    2348:	9e 01       	movw	r18, r28
    234a:	29 5f       	subi	r18, 0xF9	; 249
    234c:	3f 4f       	sbci	r19, 0xFF	; 255
    234e:	f9 01       	movw	r30, r18
    2350:	e8 0f       	add	r30, r24
    2352:	f9 1f       	adc	r31, r25
    2354:	10 82       	st	Z, r1
    for (j = 0; j < i; j++)
    2356:	1a 82       	std	Y+2, r1	; 0x02
    2358:	19 82       	std	Y+1, r1	; 0x01
    235a:	1e c0       	rjmp	.+60     	; 0x2398 <HLCD_VoidLcdWriteInt+0xfe>
    {
        temp[j] = buffer[i - j - 1];
    235c:	49 81       	ldd	r20, Y+1	; 0x01
    235e:	5a 81       	ldd	r21, Y+2	; 0x02
    2360:	2b 81       	ldd	r18, Y+3	; 0x03
    2362:	3c 81       	ldd	r19, Y+4	; 0x04
    2364:	89 81       	ldd	r24, Y+1	; 0x01
    2366:	9a 81       	ldd	r25, Y+2	; 0x02
    2368:	b9 01       	movw	r22, r18
    236a:	68 1b       	sub	r22, r24
    236c:	79 0b       	sbc	r23, r25
    236e:	cb 01       	movw	r24, r22
    2370:	9c 01       	movw	r18, r24
    2372:	21 50       	subi	r18, 0x01	; 1
    2374:	30 40       	sbci	r19, 0x00	; 0
    2376:	ce 01       	movw	r24, r28
    2378:	07 96       	adiw	r24, 0x07	; 7
    237a:	fc 01       	movw	r30, r24
    237c:	e2 0f       	add	r30, r18
    237e:	f3 1f       	adc	r31, r19
    2380:	20 81       	ld	r18, Z
    2382:	ce 01       	movw	r24, r28
    2384:	43 96       	adiw	r24, 0x13	; 19
    2386:	fc 01       	movw	r30, r24
    2388:	e4 0f       	add	r30, r20
    238a:	f5 1f       	adc	r31, r21
    238c:	20 83       	st	Z, r18
        buffer[i++] = '-';
    }

    // Reverse the string
    buffer[i] = '\0'; // Null-terminate the string
    for (j = 0; j < i; j++)
    238e:	89 81       	ldd	r24, Y+1	; 0x01
    2390:	9a 81       	ldd	r25, Y+2	; 0x02
    2392:	01 96       	adiw	r24, 0x01	; 1
    2394:	9a 83       	std	Y+2, r25	; 0x02
    2396:	89 83       	std	Y+1, r24	; 0x01
    2398:	29 81       	ldd	r18, Y+1	; 0x01
    239a:	3a 81       	ldd	r19, Y+2	; 0x02
    239c:	8b 81       	ldd	r24, Y+3	; 0x03
    239e:	9c 81       	ldd	r25, Y+4	; 0x04
    23a0:	28 17       	cp	r18, r24
    23a2:	39 07       	cpc	r19, r25
    23a4:	dc f2       	brlt	.-74     	; 0x235c <HLCD_VoidLcdWriteInt+0xc2>
    {
        temp[j] = buffer[i - j - 1];
    }
    temp[i] = '\0'; // Null-terminate the reversed string
    23a6:	2b 81       	ldd	r18, Y+3	; 0x03
    23a8:	3c 81       	ldd	r19, Y+4	; 0x04
    23aa:	ce 01       	movw	r24, r28
    23ac:	43 96       	adiw	r24, 0x13	; 19
    23ae:	fc 01       	movw	r30, r24
    23b0:	e2 0f       	add	r30, r18
    23b2:	f3 1f       	adc	r31, r19
    23b4:	10 82       	st	Z, r1

    // Write the string to the LCD
    HLCD_u8WriteStr(temp);
    23b6:	ce 01       	movw	r24, r28
    23b8:	43 96       	adiw	r24, 0x13	; 19
    23ba:	0e 94 77 10 	call	0x20ee	; 0x20ee <HLCD_u8WriteStr>
}
    23be:	a0 96       	adiw	r28, 0x20	; 32
    23c0:	0f b6       	in	r0, 0x3f	; 63
    23c2:	f8 94       	cli
    23c4:	de bf       	out	0x3e, r29	; 62
    23c6:	0f be       	out	0x3f, r0	; 63
    23c8:	cd bf       	out	0x3d, r28	; 61
    23ca:	cf 91       	pop	r28
    23cc:	df 91       	pop	r29
    23ce:	08 95       	ret

000023d0 <HLCD_VoidLcdWriteFloat>:

/* Draw Special Chars */
/* 1- Sned Command to set CGRAM Address */
/* Draw 1 Special Char into First Char in CGRAM*/

void HLCD_VoidLcdWriteFloat(float Copy_f32Number){
    23d0:	df 93       	push	r29
    23d2:	cf 93       	push	r28
    23d4:	cd b7       	in	r28, 0x3d	; 61
    23d6:	de b7       	in	r29, 0x3e	; 62
    23d8:	2a 97       	sbiw	r28, 0x0a	; 10
    23da:	0f b6       	in	r0, 0x3f	; 63
    23dc:	f8 94       	cli
    23de:	de bf       	out	0x3e, r29	; 62
    23e0:	0f be       	out	0x3f, r0	; 63
    23e2:	cd bf       	out	0x3d, r28	; 61
    23e4:	6f 83       	std	Y+7, r22	; 0x07
    23e6:	78 87       	std	Y+8, r23	; 0x08
    23e8:	89 87       	std	Y+9, r24	; 0x09
    23ea:	9a 87       	std	Y+10, r25	; 0x0a
    int intPart = (int)Copy_f32Number;            // Extract the integer part
    23ec:	6f 81       	ldd	r22, Y+7	; 0x07
    23ee:	78 85       	ldd	r23, Y+8	; 0x08
    23f0:	89 85       	ldd	r24, Y+9	; 0x09
    23f2:	9a 85       	ldd	r25, Y+10	; 0x0a
    23f4:	0e 94 ab 04 	call	0x956	; 0x956 <__fixsfsi>
    23f8:	dc 01       	movw	r26, r24
    23fa:	cb 01       	movw	r24, r22
    23fc:	9e 83       	std	Y+6, r25	; 0x06
    23fe:	8d 83       	std	Y+5, r24	; 0x05
    float fracPart = Copy_f32Number - (float)intPart; // Extract the fractional part
    2400:	8d 81       	ldd	r24, Y+5	; 0x05
    2402:	9e 81       	ldd	r25, Y+6	; 0x06
    2404:	aa 27       	eor	r26, r26
    2406:	97 fd       	sbrc	r25, 7
    2408:	a0 95       	com	r26
    240a:	ba 2f       	mov	r27, r26
    240c:	bc 01       	movw	r22, r24
    240e:	cd 01       	movw	r24, r26
    2410:	0e 94 4d 04 	call	0x89a	; 0x89a <__floatsisf>
    2414:	9b 01       	movw	r18, r22
    2416:	ac 01       	movw	r20, r24
    2418:	6f 81       	ldd	r22, Y+7	; 0x07
    241a:	78 85       	ldd	r23, Y+8	; 0x08
    241c:	89 85       	ldd	r24, Y+9	; 0x09
    241e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2420:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
    2424:	dc 01       	movw	r26, r24
    2426:	cb 01       	movw	r24, r22
    2428:	89 83       	std	Y+1, r24	; 0x01
    242a:	9a 83       	std	Y+2, r25	; 0x02
    242c:	ab 83       	std	Y+3, r26	; 0x03
    242e:	bc 83       	std	Y+4, r27	; 0x04

    if (Copy_f32Number < 0) // Handle negative numbers
    2430:	6f 81       	ldd	r22, Y+7	; 0x07
    2432:	78 85       	ldd	r23, Y+8	; 0x08
    2434:	89 85       	ldd	r24, Y+9	; 0x09
    2436:	9a 85       	ldd	r25, Y+10	; 0x0a
    2438:	20 e0       	ldi	r18, 0x00	; 0
    243a:	30 e0       	ldi	r19, 0x00	; 0
    243c:	40 e0       	ldi	r20, 0x00	; 0
    243e:	50 e0       	ldi	r21, 0x00	; 0
    2440:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    2444:	88 23       	and	r24, r24
    2446:	9c f4       	brge	.+38     	; 0x246e <HLCD_VoidLcdWriteFloat+0x9e>
    {
        HLCD_VoidLcdWriteChar('-'); // Write negative sign
    2448:	8d e2       	ldi	r24, 0x2D	; 45
    244a:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <HLCD_VoidLcdWriteChar>
        intPart = -intPart;         // Make integer part positive
    244e:	8d 81       	ldd	r24, Y+5	; 0x05
    2450:	9e 81       	ldd	r25, Y+6	; 0x06
    2452:	90 95       	com	r25
    2454:	81 95       	neg	r24
    2456:	9f 4f       	sbci	r25, 0xFF	; 255
    2458:	9e 83       	std	Y+6, r25	; 0x06
    245a:	8d 83       	std	Y+5, r24	; 0x05
        fracPart = -fracPart;       // Make fractional part positive
    245c:	89 81       	ldd	r24, Y+1	; 0x01
    245e:	9a 81       	ldd	r25, Y+2	; 0x02
    2460:	ab 81       	ldd	r26, Y+3	; 0x03
    2462:	bc 81       	ldd	r27, Y+4	; 0x04
    2464:	b0 58       	subi	r27, 0x80	; 128
    2466:	89 83       	std	Y+1, r24	; 0x01
    2468:	9a 83       	std	Y+2, r25	; 0x02
    246a:	ab 83       	std	Y+3, r26	; 0x03
    246c:	bc 83       	std	Y+4, r27	; 0x04
    }

    // Write the integer part
    HLCD_VoidLcdWriteInt(intPart);
    246e:	8d 81       	ldd	r24, Y+5	; 0x05
    2470:	9e 81       	ldd	r25, Y+6	; 0x06
    2472:	0e 94 4d 11 	call	0x229a	; 0x229a <HLCD_VoidLcdWriteInt>

    // Write the decimal point
    HLCD_VoidLcdWriteChar('.');
    2476:	8e e2       	ldi	r24, 0x2E	; 46
    2478:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <HLCD_VoidLcdWriteChar>

    // Write two digits of the fractional part
    fracPart = fracPart * 100;           // Shift the decimal places to the right
    247c:	69 81       	ldd	r22, Y+1	; 0x01
    247e:	7a 81       	ldd	r23, Y+2	; 0x02
    2480:	8b 81       	ldd	r24, Y+3	; 0x03
    2482:	9c 81       	ldd	r25, Y+4	; 0x04
    2484:	20 e0       	ldi	r18, 0x00	; 0
    2486:	30 e0       	ldi	r19, 0x00	; 0
    2488:	48 ec       	ldi	r20, 0xC8	; 200
    248a:	52 e4       	ldi	r21, 0x42	; 66
    248c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2490:	dc 01       	movw	r26, r24
    2492:	cb 01       	movw	r24, r22
    2494:	89 83       	std	Y+1, r24	; 0x01
    2496:	9a 83       	std	Y+2, r25	; 0x02
    2498:	ab 83       	std	Y+3, r26	; 0x03
    249a:	bc 83       	std	Y+4, r27	; 0x04
    HLCD_VoidLcdWriteInt((int)fracPart); // Write the fractional part as an integer
    249c:	69 81       	ldd	r22, Y+1	; 0x01
    249e:	7a 81       	ldd	r23, Y+2	; 0x02
    24a0:	8b 81       	ldd	r24, Y+3	; 0x03
    24a2:	9c 81       	ldd	r25, Y+4	; 0x04
    24a4:	0e 94 ab 04 	call	0x956	; 0x956 <__fixsfsi>
    24a8:	dc 01       	movw	r26, r24
    24aa:	cb 01       	movw	r24, r22
    24ac:	0e 94 4d 11 	call	0x229a	; 0x229a <HLCD_VoidLcdWriteInt>
}
    24b0:	2a 96       	adiw	r28, 0x0a	; 10
    24b2:	0f b6       	in	r0, 0x3f	; 63
    24b4:	f8 94       	cli
    24b6:	de bf       	out	0x3e, r29	; 62
    24b8:	0f be       	out	0x3f, r0	; 63
    24ba:	cd bf       	out	0x3d, r28	; 61
    24bc:	cf 91       	pop	r28
    24be:	df 91       	pop	r29
    24c0:	08 95       	ret

000024c2 <MADC_voidInit>:
#include "MADC_Config.h"
#include "MADC_Interface.h"

/* Set Initial ADC Function */
void MADC_voidInit(void)
{
    24c2:	df 93       	push	r29
    24c4:	cf 93       	push	r28
    24c6:	cd b7       	in	r28, 0x3d	; 61
    24c8:	de b7       	in	r29, 0x3e	; 62
    // CLEAR_BIT(PRIVATE_ADCSRA, 0);

    // /* 5- Enable ADC Peripheral */
    // SET_BIT(PRIVATE_ADCSRA, 7);

    PRIVATE_ADCMUX = (MADC_ADJUST_VALUE & MADC_V_REFERENC_MODE);
    24ca:	e7 e2       	ldi	r30, 0x27	; 39
    24cc:	f0 e0       	ldi	r31, 0x00	; 0
    24ce:	8f e5       	ldi	r24, 0x5F	; 95
    24d0:	80 83       	st	Z, r24
    PRIVATE_ADCSRA = (MADC_TRIGGER_MODE & MADC_PRESCALER & MADC_ADC_ENABLE);
    24d2:	e6 e2       	ldi	r30, 0x26	; 38
    24d4:	f0 e0       	ldi	r31, 0x00	; 0
    24d6:	8e ed       	ldi	r24, 0xDE	; 222
    24d8:	80 83       	st	Z, r24
}
    24da:	cf 91       	pop	r28
    24dc:	df 91       	pop	r29
    24de:	08 95       	ret

000024e0 <MADC_u8ADCEnable>:

u8 MADC_u8ADCEnable(u8 Copy_u8ChannelNum)
{
    24e0:	df 93       	push	r29
    24e2:	cf 93       	push	r28
    24e4:	0f 92       	push	r0
    24e6:	cd b7       	in	r28, 0x3d	; 61
    24e8:	de b7       	in	r29, 0x3e	; 62
    24ea:	89 83       	std	Y+1, r24	; 0x01
    /* 1- Enable ADC Peripheral */
    SET_BIT(PRIVATE_ADCSRA, 7);
    24ec:	a6 e2       	ldi	r26, 0x26	; 38
    24ee:	b0 e0       	ldi	r27, 0x00	; 0
    24f0:	e6 e2       	ldi	r30, 0x26	; 38
    24f2:	f0 e0       	ldi	r31, 0x00	; 0
    24f4:	80 81       	ld	r24, Z
    24f6:	80 68       	ori	r24, 0x80	; 128
    24f8:	8c 93       	st	X, r24

    return STD_TYPE_OK; // Missing return type for function
    24fa:	81 e0       	ldi	r24, 0x01	; 1
}
    24fc:	0f 90       	pop	r0
    24fe:	cf 91       	pop	r28
    2500:	df 91       	pop	r29
    2502:	08 95       	ret

00002504 <MADC_u8GetADCValue>:

u8 MADC_u8GetADCValue(u8 Copy_u8ChannelNum, u16 *Copy_Pu16ADCValue)
{
    2504:	df 93       	push	r29
    2506:	cf 93       	push	r28
    2508:	00 d0       	rcall	.+0      	; 0x250a <MADC_u8GetADCValue+0x6>
    250a:	00 d0       	rcall	.+0      	; 0x250c <MADC_u8GetADCValue+0x8>
    250c:	cd b7       	in	r28, 0x3d	; 61
    250e:	de b7       	in	r29, 0x3e	; 62
    2510:	8a 83       	std	Y+2, r24	; 0x02
    2512:	7c 83       	std	Y+4, r23	; 0x04
    2514:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ErrorState = STD_TYPE_NOK;
    2516:	19 82       	std	Y+1, r1	; 0x01

    /* Validate channel number and pointer */
    if ((Copy_u8ChannelNum < 32) && (Copy_Pu16ADCValue != POINTER_NULL))
    2518:	8a 81       	ldd	r24, Y+2	; 0x02
    251a:	80 32       	cpi	r24, 0x20	; 32
    251c:	b0 f5       	brcc	.+108    	; 0x258a <MADC_u8GetADCValue+0x86>
    251e:	8b 81       	ldd	r24, Y+3	; 0x03
    2520:	9c 81       	ldd	r25, Y+4	; 0x04
    2522:	00 97       	sbiw	r24, 0x00	; 0
    2524:	91 f1       	breq	.+100    	; 0x258a <MADC_u8GetADCValue+0x86>
    {
        Local_u8ErrorState = STD_TYPE_OK;
    2526:	81 e0       	ldi	r24, 0x01	; 1
    2528:	89 83       	std	Y+1, r24	; 0x01

        /* Clear Channel Number Bits */
        PRIVATE_ADCMUX &= 0b11100000;
    252a:	a7 e2       	ldi	r26, 0x27	; 39
    252c:	b0 e0       	ldi	r27, 0x00	; 0
    252e:	e7 e2       	ldi	r30, 0x27	; 39
    2530:	f0 e0       	ldi	r31, 0x00	; 0
    2532:	80 81       	ld	r24, Z
    2534:	80 7e       	andi	r24, 0xE0	; 224
    2536:	8c 93       	st	X, r24

        /* Set Channel Number */
        PRIVATE_ADCMUX |= Copy_u8ChannelNum;
    2538:	a7 e2       	ldi	r26, 0x27	; 39
    253a:	b0 e0       	ldi	r27, 0x00	; 0
    253c:	e7 e2       	ldi	r30, 0x27	; 39
    253e:	f0 e0       	ldi	r31, 0x00	; 0
    2540:	90 81       	ld	r25, Z
    2542:	8a 81       	ldd	r24, Y+2	; 0x02
    2544:	89 2b       	or	r24, r25
    2546:	8c 93       	st	X, r24

        /* Start Conversion */
        SET_BIT(PRIVATE_ADCSRA, 6);
    2548:	a6 e2       	ldi	r26, 0x26	; 38
    254a:	b0 e0       	ldi	r27, 0x00	; 0
    254c:	e6 e2       	ldi	r30, 0x26	; 38
    254e:	f0 e0       	ldi	r31, 0x00	; 0
    2550:	80 81       	ld	r24, Z
    2552:	80 64       	ori	r24, 0x40	; 64
    2554:	8c 93       	st	X, r24

        /* Wait for ADC Flag */
        while (!(GET_BIT(PRIVATE_ADCSRA, 4)))
    2556:	e6 e2       	ldi	r30, 0x26	; 38
    2558:	f0 e0       	ldi	r31, 0x00	; 0
    255a:	80 81       	ld	r24, Z
    255c:	82 95       	swap	r24
    255e:	8f 70       	andi	r24, 0x0F	; 15
    2560:	88 2f       	mov	r24, r24
    2562:	90 e0       	ldi	r25, 0x00	; 0
    2564:	81 70       	andi	r24, 0x01	; 1
    2566:	90 70       	andi	r25, 0x00	; 0
    2568:	00 97       	sbiw	r24, 0x00	; 0
    256a:	a9 f3       	breq	.-22     	; 0x2556 <MADC_u8GetADCValue+0x52>
            ;

        /* Read ADC Value */
        *Copy_Pu16ADCValue = PRIVATE_U16_ADC;
    256c:	e4 e2       	ldi	r30, 0x24	; 36
    256e:	f0 e0       	ldi	r31, 0x00	; 0
    2570:	80 81       	ld	r24, Z
    2572:	91 81       	ldd	r25, Z+1	; 0x01
    2574:	eb 81       	ldd	r30, Y+3	; 0x03
    2576:	fc 81       	ldd	r31, Y+4	; 0x04
    2578:	91 83       	std	Z+1, r25	; 0x01
    257a:	80 83       	st	Z, r24

        /* Clear Flag */
        SET_BIT(PRIVATE_ADCSRA, 4);
    257c:	a6 e2       	ldi	r26, 0x26	; 38
    257e:	b0 e0       	ldi	r27, 0x00	; 0
    2580:	e6 e2       	ldi	r30, 0x26	; 38
    2582:	f0 e0       	ldi	r31, 0x00	; 0
    2584:	80 81       	ld	r24, Z
    2586:	80 61       	ori	r24, 0x10	; 16
    2588:	8c 93       	st	X, r24
    }

    return Local_u8ErrorState;
    258a:	89 81       	ldd	r24, Y+1	; 0x01
}
    258c:	0f 90       	pop	r0
    258e:	0f 90       	pop	r0
    2590:	0f 90       	pop	r0
    2592:	0f 90       	pop	r0
    2594:	cf 91       	pop	r28
    2596:	df 91       	pop	r29
    2598:	08 95       	ret

0000259a <main>:
#include "HLCD/HLCD_interface.h"
#include "MADC_Interface.h"
#include <avr/delay.h>

int main(int argc, char const *argv[])
{
    259a:	df 93       	push	r29
    259c:	cf 93       	push	r28
    259e:	cd b7       	in	r28, 0x3d	; 61
    25a0:	de b7       	in	r29, 0x3e	; 62
    25a2:	66 97       	sbiw	r28, 0x16	; 22
    25a4:	0f b6       	in	r0, 0x3f	; 63
    25a6:	f8 94       	cli
    25a8:	de bf       	out	0x3e, r29	; 62
    25aa:	0f be       	out	0x3f, r0	; 63
    25ac:	cd bf       	out	0x3d, r28	; 61
    25ae:	9c 8b       	std	Y+20, r25	; 0x14
    25b0:	8b 8b       	std	Y+19, r24	; 0x13
    25b2:	7e 8b       	std	Y+22, r23	; 0x16
    25b4:	6d 8b       	std	Y+21, r22	; 0x15
    u16 Local_u16Value;
    u16 Local_u16AnalogValue;

    /* Intial MDIO*/
    MDIO_IntialPins();
    25b6:	0e 94 f4 06 	call	0xde8	; 0xde8 <MDIO_IntialPins>
    /* Intial LCD*/
    HLCD_VoidLcdIint();
    25ba:	0e 94 b1 0b 	call	0x1762	; 0x1762 <HLCD_VoidLcdIint>
    /* Intial MADC*/
    MADC_voidInit();
    25be:	0e 94 61 12 	call	0x24c2	; 0x24c2 <MADC_voidInit>
    HLCD_u8WriteStr("Hello");
    25c2:	80 e6       	ldi	r24, 0x60	; 96
    25c4:	90 e0       	ldi	r25, 0x00	; 0
    25c6:	0e 94 77 10 	call	0x20ee	; 0x20ee <HLCD_u8WriteStr>

    while (1)
    {
        MADC_u8GetADCValue(0,&Local_u16Value);
    25ca:	9e 01       	movw	r18, r28
    25cc:	2f 5e       	subi	r18, 0xEF	; 239
    25ce:	3f 4f       	sbci	r19, 0xFF	; 255
    25d0:	80 e0       	ldi	r24, 0x00	; 0
    25d2:	b9 01       	movw	r22, r18
    25d4:	0e 94 82 12 	call	0x2504	; 0x2504 <MADC_u8GetADCValue>
        Local_u16AnalogValue = (Local_u16Value*5000UL)/1024;
    25d8:	89 89       	ldd	r24, Y+17	; 0x11
    25da:	9a 89       	ldd	r25, Y+18	; 0x12
    25dc:	cc 01       	movw	r24, r24
    25de:	a0 e0       	ldi	r26, 0x00	; 0
    25e0:	b0 e0       	ldi	r27, 0x00	; 0
    25e2:	28 e8       	ldi	r18, 0x88	; 136
    25e4:	33 e1       	ldi	r19, 0x13	; 19
    25e6:	40 e0       	ldi	r20, 0x00	; 0
    25e8:	50 e0       	ldi	r21, 0x00	; 0
    25ea:	bc 01       	movw	r22, r24
    25ec:	cd 01       	movw	r24, r26
    25ee:	0e 94 8c 13 	call	0x2718	; 0x2718 <__mulsi3>
    25f2:	dc 01       	movw	r26, r24
    25f4:	cb 01       	movw	r24, r22
    25f6:	07 2e       	mov	r0, r23
    25f8:	7a e0       	ldi	r23, 0x0A	; 10
    25fa:	b6 95       	lsr	r27
    25fc:	a7 95       	ror	r26
    25fe:	97 95       	ror	r25
    2600:	87 95       	ror	r24
    2602:	7a 95       	dec	r23
    2604:	d1 f7       	brne	.-12     	; 0x25fa <main+0x60>
    2606:	70 2d       	mov	r23, r0
    2608:	98 8b       	std	Y+16, r25	; 0x10
    260a:	8f 87       	std	Y+15, r24	; 0x0f


        
        HLCD_VoidLcdClear();
    260c:	0e 94 c5 10 	call	0x218a	; 0x218a <HLCD_VoidLcdClear>
        HLCD_VoidSetCurser(HLCD_LINE_1,Local_u16Value/100);
    2610:	89 89       	ldd	r24, Y+17	; 0x11
    2612:	9a 89       	ldd	r25, Y+18	; 0x12
    2614:	24 e6       	ldi	r18, 0x64	; 100
    2616:	30 e0       	ldi	r19, 0x00	; 0
    2618:	b9 01       	movw	r22, r18
    261a:	0e 94 ab 13 	call	0x2756	; 0x2756 <__udivmodhi4>
    261e:	cb 01       	movw	r24, r22
    2620:	98 2f       	mov	r25, r24
    2622:	81 e0       	ldi	r24, 0x01	; 1
    2624:	69 2f       	mov	r22, r25
    2626:	0e 94 48 10 	call	0x2090	; 0x2090 <HLCD_VoidSetCurser>
        HLCD_u8WriteStr("Hamasa");
    262a:	86 e6       	ldi	r24, 0x66	; 102
    262c:	90 e0       	ldi	r25, 0x00	; 0
    262e:	0e 94 77 10 	call	0x20ee	; 0x20ee <HLCD_u8WriteStr>
    2632:	80 e0       	ldi	r24, 0x00	; 0
    2634:	90 e0       	ldi	r25, 0x00	; 0
    2636:	a8 ec       	ldi	r26, 0xC8	; 200
    2638:	b2 e4       	ldi	r27, 0x42	; 66
    263a:	8b 87       	std	Y+11, r24	; 0x0b
    263c:	9c 87       	std	Y+12, r25	; 0x0c
    263e:	ad 87       	std	Y+13, r26	; 0x0d
    2640:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2642:	6b 85       	ldd	r22, Y+11	; 0x0b
    2644:	7c 85       	ldd	r23, Y+12	; 0x0c
    2646:	8d 85       	ldd	r24, Y+13	; 0x0d
    2648:	9e 85       	ldd	r25, Y+14	; 0x0e
    264a:	20 e0       	ldi	r18, 0x00	; 0
    264c:	30 e0       	ldi	r19, 0x00	; 0
    264e:	4a ef       	ldi	r20, 0xFA	; 250
    2650:	54 e4       	ldi	r21, 0x44	; 68
    2652:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2656:	dc 01       	movw	r26, r24
    2658:	cb 01       	movw	r24, r22
    265a:	8f 83       	std	Y+7, r24	; 0x07
    265c:	98 87       	std	Y+8, r25	; 0x08
    265e:	a9 87       	std	Y+9, r26	; 0x09
    2660:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2662:	6f 81       	ldd	r22, Y+7	; 0x07
    2664:	78 85       	ldd	r23, Y+8	; 0x08
    2666:	89 85       	ldd	r24, Y+9	; 0x09
    2668:	9a 85       	ldd	r25, Y+10	; 0x0a
    266a:	20 e0       	ldi	r18, 0x00	; 0
    266c:	30 e0       	ldi	r19, 0x00	; 0
    266e:	40 e8       	ldi	r20, 0x80	; 128
    2670:	5f e3       	ldi	r21, 0x3F	; 63
    2672:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    2676:	88 23       	and	r24, r24
    2678:	2c f4       	brge	.+10     	; 0x2684 <main+0xea>
		__ticks = 1;
    267a:	81 e0       	ldi	r24, 0x01	; 1
    267c:	90 e0       	ldi	r25, 0x00	; 0
    267e:	9e 83       	std	Y+6, r25	; 0x06
    2680:	8d 83       	std	Y+5, r24	; 0x05
    2682:	3f c0       	rjmp	.+126    	; 0x2702 <main+0x168>
	else if (__tmp > 65535)
    2684:	6f 81       	ldd	r22, Y+7	; 0x07
    2686:	78 85       	ldd	r23, Y+8	; 0x08
    2688:	89 85       	ldd	r24, Y+9	; 0x09
    268a:	9a 85       	ldd	r25, Y+10	; 0x0a
    268c:	20 e0       	ldi	r18, 0x00	; 0
    268e:	3f ef       	ldi	r19, 0xFF	; 255
    2690:	4f e7       	ldi	r20, 0x7F	; 127
    2692:	57 e4       	ldi	r21, 0x47	; 71
    2694:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    2698:	18 16       	cp	r1, r24
    269a:	4c f5       	brge	.+82     	; 0x26ee <main+0x154>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    269c:	6b 85       	ldd	r22, Y+11	; 0x0b
    269e:	7c 85       	ldd	r23, Y+12	; 0x0c
    26a0:	8d 85       	ldd	r24, Y+13	; 0x0d
    26a2:	9e 85       	ldd	r25, Y+14	; 0x0e
    26a4:	20 e0       	ldi	r18, 0x00	; 0
    26a6:	30 e0       	ldi	r19, 0x00	; 0
    26a8:	40 e2       	ldi	r20, 0x20	; 32
    26aa:	51 e4       	ldi	r21, 0x41	; 65
    26ac:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    26b0:	dc 01       	movw	r26, r24
    26b2:	cb 01       	movw	r24, r22
    26b4:	bc 01       	movw	r22, r24
    26b6:	cd 01       	movw	r24, r26
    26b8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    26bc:	dc 01       	movw	r26, r24
    26be:	cb 01       	movw	r24, r22
    26c0:	9e 83       	std	Y+6, r25	; 0x06
    26c2:	8d 83       	std	Y+5, r24	; 0x05
    26c4:	0f c0       	rjmp	.+30     	; 0x26e4 <main+0x14a>
    26c6:	88 ec       	ldi	r24, 0xC8	; 200
    26c8:	90 e0       	ldi	r25, 0x00	; 0
    26ca:	9c 83       	std	Y+4, r25	; 0x04
    26cc:	8b 83       	std	Y+3, r24	; 0x03
    26ce:	8b 81       	ldd	r24, Y+3	; 0x03
    26d0:	9c 81       	ldd	r25, Y+4	; 0x04
    26d2:	01 97       	sbiw	r24, 0x01	; 1
    26d4:	f1 f7       	brne	.-4      	; 0x26d2 <main+0x138>
    26d6:	9c 83       	std	Y+4, r25	; 0x04
    26d8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26da:	8d 81       	ldd	r24, Y+5	; 0x05
    26dc:	9e 81       	ldd	r25, Y+6	; 0x06
    26de:	01 97       	sbiw	r24, 0x01	; 1
    26e0:	9e 83       	std	Y+6, r25	; 0x06
    26e2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26e4:	8d 81       	ldd	r24, Y+5	; 0x05
    26e6:	9e 81       	ldd	r25, Y+6	; 0x06
    26e8:	00 97       	sbiw	r24, 0x00	; 0
    26ea:	69 f7       	brne	.-38     	; 0x26c6 <main+0x12c>
    26ec:	6e cf       	rjmp	.-292    	; 0x25ca <main+0x30>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26ee:	6f 81       	ldd	r22, Y+7	; 0x07
    26f0:	78 85       	ldd	r23, Y+8	; 0x08
    26f2:	89 85       	ldd	r24, Y+9	; 0x09
    26f4:	9a 85       	ldd	r25, Y+10	; 0x0a
    26f6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    26fa:	dc 01       	movw	r26, r24
    26fc:	cb 01       	movw	r24, r22
    26fe:	9e 83       	std	Y+6, r25	; 0x06
    2700:	8d 83       	std	Y+5, r24	; 0x05
    2702:	8d 81       	ldd	r24, Y+5	; 0x05
    2704:	9e 81       	ldd	r25, Y+6	; 0x06
    2706:	9a 83       	std	Y+2, r25	; 0x02
    2708:	89 83       	std	Y+1, r24	; 0x01
    270a:	89 81       	ldd	r24, Y+1	; 0x01
    270c:	9a 81       	ldd	r25, Y+2	; 0x02
    270e:	01 97       	sbiw	r24, 0x01	; 1
    2710:	f1 f7       	brne	.-4      	; 0x270e <main+0x174>
    2712:	9a 83       	std	Y+2, r25	; 0x02
    2714:	89 83       	std	Y+1, r24	; 0x01
    2716:	59 cf       	rjmp	.-334    	; 0x25ca <main+0x30>

00002718 <__mulsi3>:
    2718:	62 9f       	mul	r22, r18
    271a:	d0 01       	movw	r26, r0
    271c:	73 9f       	mul	r23, r19
    271e:	f0 01       	movw	r30, r0
    2720:	82 9f       	mul	r24, r18
    2722:	e0 0d       	add	r30, r0
    2724:	f1 1d       	adc	r31, r1
    2726:	64 9f       	mul	r22, r20
    2728:	e0 0d       	add	r30, r0
    272a:	f1 1d       	adc	r31, r1
    272c:	92 9f       	mul	r25, r18
    272e:	f0 0d       	add	r31, r0
    2730:	83 9f       	mul	r24, r19
    2732:	f0 0d       	add	r31, r0
    2734:	74 9f       	mul	r23, r20
    2736:	f0 0d       	add	r31, r0
    2738:	65 9f       	mul	r22, r21
    273a:	f0 0d       	add	r31, r0
    273c:	99 27       	eor	r25, r25
    273e:	72 9f       	mul	r23, r18
    2740:	b0 0d       	add	r27, r0
    2742:	e1 1d       	adc	r30, r1
    2744:	f9 1f       	adc	r31, r25
    2746:	63 9f       	mul	r22, r19
    2748:	b0 0d       	add	r27, r0
    274a:	e1 1d       	adc	r30, r1
    274c:	f9 1f       	adc	r31, r25
    274e:	bd 01       	movw	r22, r26
    2750:	cf 01       	movw	r24, r30
    2752:	11 24       	eor	r1, r1
    2754:	08 95       	ret

00002756 <__udivmodhi4>:
    2756:	aa 1b       	sub	r26, r26
    2758:	bb 1b       	sub	r27, r27
    275a:	51 e1       	ldi	r21, 0x11	; 17
    275c:	07 c0       	rjmp	.+14     	; 0x276c <__udivmodhi4_ep>

0000275e <__udivmodhi4_loop>:
    275e:	aa 1f       	adc	r26, r26
    2760:	bb 1f       	adc	r27, r27
    2762:	a6 17       	cp	r26, r22
    2764:	b7 07       	cpc	r27, r23
    2766:	10 f0       	brcs	.+4      	; 0x276c <__udivmodhi4_ep>
    2768:	a6 1b       	sub	r26, r22
    276a:	b7 0b       	sbc	r27, r23

0000276c <__udivmodhi4_ep>:
    276c:	88 1f       	adc	r24, r24
    276e:	99 1f       	adc	r25, r25
    2770:	5a 95       	dec	r21
    2772:	a9 f7       	brne	.-22     	; 0x275e <__udivmodhi4_loop>
    2774:	80 95       	com	r24
    2776:	90 95       	com	r25
    2778:	bc 01       	movw	r22, r24
    277a:	cd 01       	movw	r24, r26
    277c:	08 95       	ret

0000277e <__divmodhi4>:
    277e:	97 fb       	bst	r25, 7
    2780:	09 2e       	mov	r0, r25
    2782:	07 26       	eor	r0, r23
    2784:	0a d0       	rcall	.+20     	; 0x279a <__divmodhi4_neg1>
    2786:	77 fd       	sbrc	r23, 7
    2788:	04 d0       	rcall	.+8      	; 0x2792 <__divmodhi4_neg2>
    278a:	e5 df       	rcall	.-54     	; 0x2756 <__udivmodhi4>
    278c:	06 d0       	rcall	.+12     	; 0x279a <__divmodhi4_neg1>
    278e:	00 20       	and	r0, r0
    2790:	1a f4       	brpl	.+6      	; 0x2798 <__divmodhi4_exit>

00002792 <__divmodhi4_neg2>:
    2792:	70 95       	com	r23
    2794:	61 95       	neg	r22
    2796:	7f 4f       	sbci	r23, 0xFF	; 255

00002798 <__divmodhi4_exit>:
    2798:	08 95       	ret

0000279a <__divmodhi4_neg1>:
    279a:	f6 f7       	brtc	.-4      	; 0x2798 <__divmodhi4_exit>
    279c:	90 95       	com	r25
    279e:	81 95       	neg	r24
    27a0:	9f 4f       	sbci	r25, 0xFF	; 255
    27a2:	08 95       	ret

000027a4 <__prologue_saves__>:
    27a4:	2f 92       	push	r2
    27a6:	3f 92       	push	r3
    27a8:	4f 92       	push	r4
    27aa:	5f 92       	push	r5
    27ac:	6f 92       	push	r6
    27ae:	7f 92       	push	r7
    27b0:	8f 92       	push	r8
    27b2:	9f 92       	push	r9
    27b4:	af 92       	push	r10
    27b6:	bf 92       	push	r11
    27b8:	cf 92       	push	r12
    27ba:	df 92       	push	r13
    27bc:	ef 92       	push	r14
    27be:	ff 92       	push	r15
    27c0:	0f 93       	push	r16
    27c2:	1f 93       	push	r17
    27c4:	cf 93       	push	r28
    27c6:	df 93       	push	r29
    27c8:	cd b7       	in	r28, 0x3d	; 61
    27ca:	de b7       	in	r29, 0x3e	; 62
    27cc:	ca 1b       	sub	r28, r26
    27ce:	db 0b       	sbc	r29, r27
    27d0:	0f b6       	in	r0, 0x3f	; 63
    27d2:	f8 94       	cli
    27d4:	de bf       	out	0x3e, r29	; 62
    27d6:	0f be       	out	0x3f, r0	; 63
    27d8:	cd bf       	out	0x3d, r28	; 61
    27da:	09 94       	ijmp

000027dc <__epilogue_restores__>:
    27dc:	2a 88       	ldd	r2, Y+18	; 0x12
    27de:	39 88       	ldd	r3, Y+17	; 0x11
    27e0:	48 88       	ldd	r4, Y+16	; 0x10
    27e2:	5f 84       	ldd	r5, Y+15	; 0x0f
    27e4:	6e 84       	ldd	r6, Y+14	; 0x0e
    27e6:	7d 84       	ldd	r7, Y+13	; 0x0d
    27e8:	8c 84       	ldd	r8, Y+12	; 0x0c
    27ea:	9b 84       	ldd	r9, Y+11	; 0x0b
    27ec:	aa 84       	ldd	r10, Y+10	; 0x0a
    27ee:	b9 84       	ldd	r11, Y+9	; 0x09
    27f0:	c8 84       	ldd	r12, Y+8	; 0x08
    27f2:	df 80       	ldd	r13, Y+7	; 0x07
    27f4:	ee 80       	ldd	r14, Y+6	; 0x06
    27f6:	fd 80       	ldd	r15, Y+5	; 0x05
    27f8:	0c 81       	ldd	r16, Y+4	; 0x04
    27fa:	1b 81       	ldd	r17, Y+3	; 0x03
    27fc:	aa 81       	ldd	r26, Y+2	; 0x02
    27fe:	b9 81       	ldd	r27, Y+1	; 0x01
    2800:	ce 0f       	add	r28, r30
    2802:	d1 1d       	adc	r29, r1
    2804:	0f b6       	in	r0, 0x3f	; 63
    2806:	f8 94       	cli
    2808:	de bf       	out	0x3e, r29	; 62
    280a:	0f be       	out	0x3f, r0	; 63
    280c:	cd bf       	out	0x3d, r28	; 61
    280e:	ed 01       	movw	r28, r26
    2810:	08 95       	ret

00002812 <_exit>:
    2812:	f8 94       	cli

00002814 <__stop_program>:
    2814:	ff cf       	rjmp	.-2      	; 0x2814 <__stop_program>
