$date
	Thu Feb 27 23:29:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! uio_oe [7:0] $end
$var wire 8 " uio_out [7:0] $end
$var wire 8 # uo_out [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % ena $end
$var reg 1 & rst_n $end
$var reg 8 ' ui_in [7:0] $end
$var reg 8 ( uio_in [7:0] $end
$scope module user_project $end
$var wire 1 $ clk $end
$var wire 1 % ena $end
$var wire 1 & rst_n $end
$var wire 8 ) ui_in [7:0] $end
$var wire 8 * uio_in [7:0] $end
$var wire 8 + uio_oe [7:0] $end
$var wire 8 , uio_out [7:0] $end
$var wire 8 - uo_out [7:0] $end
$var wire 1 . _unused $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
1%
1$
b0 #
b0 "
b0 !
$end
#5000000
0$
#10000000
1$
#15000000
0$
#20000000
1$
#25000000
0$
#30000000
1$
#35000000
0$
#40000000
1$
#45000000
0$
#50000000
1$
#55000000
0$
#60000000
1$
#65000000
0$
#70000000
1$
#75000000
0$
#80000000
1$
#85000000
0$
#90000000
b11110 (
b11110 *
b110010 #
b110010 -
b10100 '
b10100 )
1&
1$
#95000000
0$
#100000000
1$
#100000001
