$comment
	File created using the following command:
		vcd file Aula4.msim.vcd -direction
$end
$date
	Tue Sep 06 00:23:57 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [13] $end
$var wire 1 ' LEDR [12] $end
$var wire 1 ( LEDR [11] $end
$var wire 1 ) LEDR [10] $end
$var wire 1 * LEDR [9] $end
$var wire 1 + LEDR [8] $end
$var wire 1 , LEDR [7] $end
$var wire 1 - LEDR [6] $end
$var wire 1 . LEDR [5] $end
$var wire 1 / LEDR [4] $end
$var wire 1 0 LEDR [3] $end
$var wire 1 1 LEDR [2] $end
$var wire 1 2 LEDR [1] $end
$var wire 1 3 LEDR [0] $end
$var wire 1 4 PC_OUT [8] $end
$var wire 1 5 PC_OUT [7] $end
$var wire 1 6 PC_OUT [6] $end
$var wire 1 7 PC_OUT [5] $end
$var wire 1 8 PC_OUT [4] $end
$var wire 1 9 PC_OUT [3] $end
$var wire 1 : PC_OUT [2] $end
$var wire 1 ; PC_OUT [1] $end
$var wire 1 < PC_OUT [0] $end

$scope module i1 $end
$var wire 1 = gnd $end
$var wire 1 > vcc $end
$var wire 1 ? unknown $end
$var wire 1 @ devoe $end
$var wire 1 A devclrn $end
$var wire 1 B devpor $end
$var wire 1 C ww_devoe $end
$var wire 1 D ww_devclrn $end
$var wire 1 E ww_devpor $end
$var wire 1 F ww_CLOCK_50 $end
$var wire 1 G ww_KEY [3] $end
$var wire 1 H ww_KEY [2] $end
$var wire 1 I ww_KEY [1] $end
$var wire 1 J ww_KEY [0] $end
$var wire 1 K ww_PC_OUT [8] $end
$var wire 1 L ww_PC_OUT [7] $end
$var wire 1 M ww_PC_OUT [6] $end
$var wire 1 N ww_PC_OUT [5] $end
$var wire 1 O ww_PC_OUT [4] $end
$var wire 1 P ww_PC_OUT [3] $end
$var wire 1 Q ww_PC_OUT [2] $end
$var wire 1 R ww_PC_OUT [1] $end
$var wire 1 S ww_PC_OUT [0] $end
$var wire 1 T ww_LEDR [13] $end
$var wire 1 U ww_LEDR [12] $end
$var wire 1 V ww_LEDR [11] $end
$var wire 1 W ww_LEDR [10] $end
$var wire 1 X ww_LEDR [9] $end
$var wire 1 Y ww_LEDR [8] $end
$var wire 1 Z ww_LEDR [7] $end
$var wire 1 [ ww_LEDR [6] $end
$var wire 1 \ ww_LEDR [5] $end
$var wire 1 ] ww_LEDR [4] $end
$var wire 1 ^ ww_LEDR [3] $end
$var wire 1 _ ww_LEDR [2] $end
$var wire 1 ` ww_LEDR [1] $end
$var wire 1 a ww_LEDR [0] $end
$var wire 1 b \CLOCK_50~input_o\ $end
$var wire 1 c \KEY[1]~input_o\ $end
$var wire 1 d \KEY[2]~input_o\ $end
$var wire 1 e \KEY[3]~input_o\ $end
$var wire 1 f \PC_OUT[0]~output_o\ $end
$var wire 1 g \PC_OUT[1]~output_o\ $end
$var wire 1 h \PC_OUT[2]~output_o\ $end
$var wire 1 i \PC_OUT[3]~output_o\ $end
$var wire 1 j \PC_OUT[4]~output_o\ $end
$var wire 1 k \PC_OUT[5]~output_o\ $end
$var wire 1 l \PC_OUT[6]~output_o\ $end
$var wire 1 m \PC_OUT[7]~output_o\ $end
$var wire 1 n \PC_OUT[8]~output_o\ $end
$var wire 1 o \LEDR[0]~output_o\ $end
$var wire 1 p \LEDR[1]~output_o\ $end
$var wire 1 q \LEDR[2]~output_o\ $end
$var wire 1 r \LEDR[3]~output_o\ $end
$var wire 1 s \LEDR[4]~output_o\ $end
$var wire 1 t \LEDR[5]~output_o\ $end
$var wire 1 u \LEDR[6]~output_o\ $end
$var wire 1 v \LEDR[7]~output_o\ $end
$var wire 1 w \LEDR[8]~output_o\ $end
$var wire 1 x \LEDR[9]~output_o\ $end
$var wire 1 y \LEDR[10]~output_o\ $end
$var wire 1 z \LEDR[11]~output_o\ $end
$var wire 1 { \LEDR[12]~output_o\ $end
$var wire 1 | \LEDR[13]~output_o\ $end
$var wire 1 } \KEY[0]~input_o\ $end
$var wire 1 ~ \PC|DOUT[0]~0_combout\ $end
$var wire 1 !! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 "! \incrementaPC|Add0~2\ $end
$var wire 1 #! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 $! \incrementaPC|Add0~6\ $end
$var wire 1 %! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 &! \incrementaPC|Add0~10\ $end
$var wire 1 '! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 (! \incrementaPC|Add0~14\ $end
$var wire 1 )! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 *! \incrementaPC|Add0~18\ $end
$var wire 1 +! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 ,! \incrementaPC|Add0~22\ $end
$var wire 1 -! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 .! \incrementaPC|Add0~26\ $end
$var wire 1 /! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 0! \ROM1|memROM~0_combout\ $end
$var wire 1 1! \ROM1|memROM~1_combout\ $end
$var wire 1 2! \ROM1|memROM~2_combout\ $end
$var wire 1 3! \ROM1|memROM~3_combout\ $end
$var wire 1 4! \DECODER|Equal5~2_combout\ $end
$var wire 1 5! \DECODER|saida[3]~1_combout\ $end
$var wire 1 6! \ROM1|memROM~9_combout\ $end
$var wire 1 7! \ROM1|memROM~4_combout\ $end
$var wire 1 8! \DECODER|Equal5~0_combout\ $end
$var wire 1 9! \ROM1|memROM~5_combout\ $end
$var wire 1 :! \ROM1|memROM~6_combout\ $end
$var wire 1 ;! \ROM1|memROM~7_combout\ $end
$var wire 1 <! \ROM1|memROM~8_combout\ $end
$var wire 1 =! \RAM1|ram~4134_combout\ $end
$var wire 1 >! \RAM1|ram~2066_q\ $end
$var wire 1 ?! \RAM1|ram~4135_combout\ $end
$var wire 1 @! \RAM1|ram~2074_q\ $end
$var wire 1 A! \RAM1|ram~4114_combout\ $end
$var wire 1 B! \RAM1|ram~4115_combout\ $end
$var wire 1 C! \DECODER|Equal5~1_combout\ $end
$var wire 1 D! \ULA1|Add0~34_cout\ $end
$var wire 1 E! \ULA1|Add0~1_sumout\ $end
$var wire 1 F! \ULA1|saida[0]~0_combout\ $end
$var wire 1 G! \DECODER|saida~2_combout\ $end
$var wire 1 H! \RAM1|ram~2067_q\ $end
$var wire 1 I! \RAM1|ram~4116_combout\ $end
$var wire 1 J! \RAM1|ram~2075_q\ $end
$var wire 1 K! \RAM1|ram~4117_combout\ $end
$var wire 1 L! \RAM1|ram~4118_combout\ $end
$var wire 1 M! \ULA1|Add0~2\ $end
$var wire 1 N! \ULA1|Add0~5_sumout\ $end
$var wire 1 O! \ULA1|saida[1]~1_combout\ $end
$var wire 1 P! \RAM1|ram~2068_q\ $end
$var wire 1 Q! \RAM1|ram~2076_q\ $end
$var wire 1 R! \RAM1|ram~4119_combout\ $end
$var wire 1 S! \RAM1|ram~4120_combout\ $end
$var wire 1 T! \ULA1|Add0~6\ $end
$var wire 1 U! \ULA1|Add0~9_sumout\ $end
$var wire 1 V! \ULA1|saida[2]~2_combout\ $end
$var wire 1 W! \RAM1|ram~2069_q\ $end
$var wire 1 X! \RAM1|ram~4121_combout\ $end
$var wire 1 Y! \RAM1|ram~2077_q\ $end
$var wire 1 Z! \RAM1|ram~4122_combout\ $end
$var wire 1 [! \RAM1|ram~4123_combout\ $end
$var wire 1 \! \ULA1|saida[3]~3_combout\ $end
$var wire 1 ]! \ULA1|Add0~10\ $end
$var wire 1 ^! \ULA1|Add0~13_sumout\ $end
$var wire 1 _! \ULA1|saida[3]~4_combout\ $end
$var wire 1 `! \RAM1|ram~2070_q\ $end
$var wire 1 a! \RAM1|ram~2078_q\ $end
$var wire 1 b! \RAM1|ram~4124_combout\ $end
$var wire 1 c! \RAM1|ram~4125_combout\ $end
$var wire 1 d! \ULA1|Add0~14\ $end
$var wire 1 e! \ULA1|Add0~17_sumout\ $end
$var wire 1 f! \ULA1|saida[4]~5_combout\ $end
$var wire 1 g! \RAM1|ram~2071_q\ $end
$var wire 1 h! \RAM1|ram~4126_combout\ $end
$var wire 1 i! \RAM1|ram~2079_q\ $end
$var wire 1 j! \RAM1|ram~4127_combout\ $end
$var wire 1 k! \RAM1|ram~4128_combout\ $end
$var wire 1 l! \ULA1|Add0~18\ $end
$var wire 1 m! \ULA1|Add0~21_sumout\ $end
$var wire 1 n! \ULA1|saida[5]~6_combout\ $end
$var wire 1 o! \RAM1|ram~2072_q\ $end
$var wire 1 p! \RAM1|ram~2080_q\ $end
$var wire 1 q! \RAM1|ram~4129_combout\ $end
$var wire 1 r! \RAM1|ram~4130_combout\ $end
$var wire 1 s! \ULA1|Add0~22\ $end
$var wire 1 t! \ULA1|Add0~25_sumout\ $end
$var wire 1 u! \ULA1|saida[6]~7_combout\ $end
$var wire 1 v! \RAM1|ram~2073_q\ $end
$var wire 1 w! \RAM1|ram~4131_combout\ $end
$var wire 1 x! \RAM1|ram~2081_q\ $end
$var wire 1 y! \RAM1|ram~4132_combout\ $end
$var wire 1 z! \RAM1|ram~4133_combout\ $end
$var wire 1 {! \ULA1|Add0~26\ $end
$var wire 1 |! \ULA1|Add0~29_sumout\ $end
$var wire 1 }! \ULA1|saida[7]~8_combout\ $end
$var wire 1 ~! \DECODER|saida~0_combout\ $end
$var wire 1 !" \PC|DOUT\ [8] $end
$var wire 1 "" \PC|DOUT\ [7] $end
$var wire 1 #" \PC|DOUT\ [6] $end
$var wire 1 $" \PC|DOUT\ [5] $end
$var wire 1 %" \PC|DOUT\ [4] $end
$var wire 1 &" \PC|DOUT\ [3] $end
$var wire 1 '" \PC|DOUT\ [2] $end
$var wire 1 (" \PC|DOUT\ [1] $end
$var wire 1 )" \PC|DOUT\ [0] $end
$var wire 1 *" \REGA|DOUT\ [7] $end
$var wire 1 +" \REGA|DOUT\ [6] $end
$var wire 1 ," \REGA|DOUT\ [5] $end
$var wire 1 -" \REGA|DOUT\ [4] $end
$var wire 1 ." \REGA|DOUT\ [3] $end
$var wire 1 /" \REGA|DOUT\ [2] $end
$var wire 1 0" \REGA|DOUT\ [1] $end
$var wire 1 1" \REGA|DOUT\ [0] $end
$var wire 1 2" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 3" \RAM1|ALT_INV_ram~4133_combout\ $end
$var wire 1 4" \RAM1|ALT_INV_ram~4132_combout\ $end
$var wire 1 5" \RAM1|ALT_INV_ram~2081_q\ $end
$var wire 1 6" \RAM1|ALT_INV_ram~4131_combout\ $end
$var wire 1 7" \RAM1|ALT_INV_ram~2073_q\ $end
$var wire 1 8" \RAM1|ALT_INV_ram~4130_combout\ $end
$var wire 1 9" \RAM1|ALT_INV_ram~4129_combout\ $end
$var wire 1 :" \RAM1|ALT_INV_ram~2080_q\ $end
$var wire 1 ;" \RAM1|ALT_INV_ram~2072_q\ $end
$var wire 1 <" \RAM1|ALT_INV_ram~4128_combout\ $end
$var wire 1 =" \RAM1|ALT_INV_ram~4127_combout\ $end
$var wire 1 >" \RAM1|ALT_INV_ram~2079_q\ $end
$var wire 1 ?" \RAM1|ALT_INV_ram~4126_combout\ $end
$var wire 1 @" \RAM1|ALT_INV_ram~2071_q\ $end
$var wire 1 A" \RAM1|ALT_INV_ram~4125_combout\ $end
$var wire 1 B" \RAM1|ALT_INV_ram~4124_combout\ $end
$var wire 1 C" \RAM1|ALT_INV_ram~2078_q\ $end
$var wire 1 D" \RAM1|ALT_INV_ram~2070_q\ $end
$var wire 1 E" \ULA1|ALT_INV_saida[3]~3_combout\ $end
$var wire 1 F" \RAM1|ALT_INV_ram~4123_combout\ $end
$var wire 1 G" \RAM1|ALT_INV_ram~4122_combout\ $end
$var wire 1 H" \RAM1|ALT_INV_ram~2077_q\ $end
$var wire 1 I" \RAM1|ALT_INV_ram~4121_combout\ $end
$var wire 1 J" \RAM1|ALT_INV_ram~2069_q\ $end
$var wire 1 K" \RAM1|ALT_INV_ram~4120_combout\ $end
$var wire 1 L" \RAM1|ALT_INV_ram~4119_combout\ $end
$var wire 1 M" \RAM1|ALT_INV_ram~2076_q\ $end
$var wire 1 N" \RAM1|ALT_INV_ram~2068_q\ $end
$var wire 1 O" \RAM1|ALT_INV_ram~4118_combout\ $end
$var wire 1 P" \RAM1|ALT_INV_ram~4117_combout\ $end
$var wire 1 Q" \RAM1|ALT_INV_ram~2075_q\ $end
$var wire 1 R" \RAM1|ALT_INV_ram~4116_combout\ $end
$var wire 1 S" \RAM1|ALT_INV_ram~2067_q\ $end
$var wire 1 T" \RAM1|ALT_INV_ram~4115_combout\ $end
$var wire 1 U" \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 V" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 W" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 X" \RAM1|ALT_INV_ram~4114_combout\ $end
$var wire 1 Y" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 Z" \RAM1|ALT_INV_ram~2074_q\ $end
$var wire 1 [" \RAM1|ALT_INV_ram~2066_q\ $end
$var wire 1 \" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 ]" \DECODER|ALT_INV_Equal5~2_combout\ $end
$var wire 1 ^" \DECODER|ALT_INV_saida[3]~1_combout\ $end
$var wire 1 _" \DECODER|ALT_INV_Equal5~1_combout\ $end
$var wire 1 `" \DECODER|ALT_INV_Equal5~0_combout\ $end
$var wire 1 a" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 b" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 c" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 d" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 e" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 f" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 g" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 h" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 i" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 j" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 k" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 l" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 m" \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 n" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 o" \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 p" \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 q" \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 r" \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 s" \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 t" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 u" \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 v" \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 w" \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 x" \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 y" \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 z" \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 {" \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 |" \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 }" \ULA1|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0=
1>
x?
1@
1A
1B
1C
1D
1E
xF
xb
xc
xd
xe
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
1z
1{
1|
1}
1~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
11!
02!
13!
14!
15!
06!
07!
08!
09!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
1U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
1|!
0}!
0~!
12"
13"
14"
15"
16"
17"
18"
19"
1:"
1;"
1<"
1="
1>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
0W"
1X"
1Y"
1Z"
1["
1\"
0]"
0^"
1_"
1`"
0a"
1b"
0c"
1d"
0v"
0w"
0x"
0y"
0z"
0{"
1|"
1}"
x"
x#
x$
1%
xG
xH
xI
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
1U
1V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1&
1'
1(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
$end
#20000
0%
0J
0}
#40000
1%
1J
1}
1)"
1/"
0j"
0u"
0~
1!!
10!
16!
0:!
1;!
0U!
1]!
1{"
0V"
1W"
02"
0d"
1q
1f
0^!
1d!
04!
05!
18!
0G!
17!
1U!
1<!
0V!
1z"
1_
1S
0e!
1l!
0U"
0{"
0\"
0`"
1^"
1]"
11
1<
1y"
1f!
1n!
1u!
1}!
1V!
1?!
0m!
1s!
0f!
1x"
0{
1w
0z
0|
0t!
1{!
0n!
1w"
0U
1Y
0V
0T
0|!
1+
0(
0'
0&
0u!
1v"
0}!
#60000
0%
0J
0}
#80000
1%
1J
1}
0)"
1("
1Q!
0M"
0t"
1u"
1~
00!
19!
0;!
1R!
0L"
1V"
0Y"
1d"
1g
0f
14!
15!
08!
1G!
0?!
0R!
0<!
1S!
1R
0S
0K"
1U"
1L"
1`"
0^"
0]"
0<
1;
1E!
0M!
1N!
0T!
1F!
1O!
0S!
0V!
1K"
0|"
0}"
1{
0w
1z
1|
0U!
0N!
1|"
1{"
1U
0Y
1V
1T
0+
1(
1'
1&
#100000
0%
0J
0}
#120000
1%
1J
1}
1)"
11"
10"
0/"
1j"
0k"
0l"
0u"
0~
0!!
1"!
10!
06!
09!
1;!
0E!
1M!
1N!
1U!
0]!
0{"
0|"
1}"
0V"
1Y"
12"
0d"
0q
1p
1o
1f
1^!
0d!
0N!
1T!
1#!
04!
05!
18!
0G!
07!
1N!
1R!
1<!
0O!
1|"
0z"
0_
1`
1a
1S
0U!
1]!
1e!
0l!
0U"
0L"
0|"
1\"
0`"
1^"
1]"
13
12
01
1<
0y"
1{"
1V!
1_!
1E!
0F!
0R!
1O!
1=!
1S!
1m!
0s!
0^!
1d!
0V!
1f!
1z"
0x"
0K"
1L"
0}"
0{
1w
0z
0|
0e!
1l!
1t!
0{!
1F!
0S!
1U!
0]!
1n!
0_!
0w"
1y"
0U
1Y
0V
0T
1|!
0m!
1s!
0{"
1K"
1+
0(
0'
0&
0f!
1u!
1^!
0d!
1x"
0v"
0U!
1]!
1V!
0t!
1{!
0z"
1}!
0n!
1e!
0l!
1w"
1{"
1_!
0|!
0^!
1d!
0y"
0V!
0u!
1m!
0s!
1z"
1v"
1f!
0e!
1l!
0x"
0}!
0_!
1t!
0{!
1y"
1n!
0m!
1s!
0w"
0f!
1|!
1x"
1u!
0t!
1{!
0v"
0n!
1w"
1}!
0|!
0u!
1v"
0}!
#140000
0%
0J
0}
#160000
1%
1J
1}
0)"
0("
1'"
1>!
1H!
0S"
0["
0s"
1t"
1u"
1~
0"!
1:!
0#!
1$!
00!
12!
03!
1A!
1I!
0R"
0X"
1a"
0b"
1d"
0W"
1h
0g
0f
1%!
1#!
0$!
0=!
0I!
08!
0:!
1C!
1G!
1~!
1L!
1Q
0R
0S
0%!
0O"
0_"
1W"
1`"
1R"
0<
0;
1:
0L!
1B!
1I!
0D!
0E!
1U!
0]!
1^!
0d!
1e!
0l!
1m!
0s!
1t!
0{!
1|!
0v"
0w"
0x"
0y"
0z"
0{"
1}"
0R"
0T"
1O"
1x
1{
1y
0w
0|!
0t!
0m!
0e!
0^!
1E!
0M!
0N!
0E!
1M!
1L!
0F!
1V!
1_!
1f!
1n!
1u!
1}!
0}"
1z"
1y"
1x"
1w"
1v"
1X
1U
1W
0Y
1N!
0T!
0O"
1}"
1|"
0+
1*
1)
1'
0}!
0u!
0n!
0f!
0_!
1F!
0N!
1T!
0|"
0F!
1N!
0O!
0U!
1|"
1O!
1U!
1{"
0|"
0O!
0{"
1O!
0V!
1V!
#180000
0%
0J
0}
#200000
1%
1J
1}
1)"
01"
1/"
0j"
1l"
0u"
0~
1!!
1E!
0M!
0U!
1]!
1{"
0}"
1q
0o
1f
1^!
0N!
1F!
0V!
1|"
0z"
1_
0a
1S
03
11
1<
1_!
0O!
#220000
0%
0J
0}
#240000
1%
1J
1}
0)"
1("
11"
00"
0/"
1."
0i"
1j"
1k"
0l"
0t"
1u"
1~
10!
16!
0E!
1M!
1N!
0T!
1U!
0]!
0^!
1d!
1z"
0{"
0|"
1}"
02"
0d"
1r
0q
0p
1o
1g
0f
1e!
1^!
0d!
0U!
0N!
1T!
0C!
17!
0F!
1O!
1V!
0_!
1|"
1{"
0z"
0y"
1^
0_
0`
1a
1R
0S
1U!
0e!
0\"
1_"
13
02
01
10
0<
1;
1f!
1_!
0V!
0O!
1y"
0{"
1D!
1N!
0T!
0U!
1]!
0^!
1d!
1e!
1m!
1t!
1|!
0A!
1E!
0M!
0L!
1R!
1V!
0f!
0L"
1O"
0}"
1X"
0v"
0w"
0x"
0y"
1z"
1{"
0|"
0y
0N!
0e!
1l!
1^!
1U!
0]!
0E!
1M!
0V!
0_!
1f!
1n!
1u!
1}!
0B!
1F!
1N!
1O!
1S!
1}"
0{"
0z"
1y"
1|"
0W
0N!
1T!
0^!
0m!
1s!
0K"
0|"
1T"
0)
0O!
0f!
1_!
1V!
0F!
1x"
1z"
1|"
1E!
1O!
0t!
1{!
0O!
0_!
0n!
1w"
0}"
0|!
1F!
0u!
1v"
0}!
#260000
0%
0J
0}
#280000
1%
1J
1}
1)"
1/"
0."
1i"
0j"
0u"
0~
0!!
1"!
00!
02!
06!
0;!
0U!
1]!
1^!
0d!
0z"
1{"
1V"
12"
1b"
1d"
0r
1q
1f
1e!
0l!
0^!
1d!
0#!
1$!
0G!
0~!
07!
0<!
0V!
1_!
1z"
0y"
0^
1_
1S
1%!
0e!
1l!
1m!
0s!
1U"
1\"
11
00
1<
1f!
0_!
0x"
1y"
1A!
1L!
0R!
0I!
0S!
1t!
0{!
0m!
1s!
0f!
1n!
1x"
0w"
1K"
1R"
1L"
0O"
0X"
0x
0{
0t!
1{!
1|!
1N!
0T!
0L!
1U!
1u!
0n!
0v"
1w"
0X
0U
0|!
0{"
1O"
0|"
0*
0'
0u!
1}!
0U!
1v"
0N!
1T!
1O!
1V!
1{"
0}!
1|"
0V!
1U!
0O!
0{"
1V!
#300000
0%
0J
0}
#320000
1%
1J
1}
0)"
0("
0'"
1&"
0r"
1s"
1t"
1u"
1~
0"!
1#!
0$!
0%!
1&!
1i
0h
0g
0f
1'!
1%!
0&!
0#!
1P
0Q
0R
0S
0'!
0<
0;
0:
19
#340000
0%
0J
0}
#360000
1%
1J
1}
1)"
0u"
0~
1!!
1f
1S
1<
#380000
0%
0J
0}
#400000
1%
1J
1}
0)"
1("
0t"
1u"
1~
1g
0f
1R
0S
0<
1;
#420000
0%
0J
0}
#440000
1%
1J
1}
1)"
0u"
0~
0!!
1"!
1f
1#!
1S
1<
#460000
0%
0J
0}
#480000
1%
1J
1}
0)"
0("
1'"
0s"
1t"
1u"
1~
0"!
0#!
1$!
1h
0g
0f
0%!
1&!
1#!
0$!
1Q
0R
0S
1%!
0&!
1'!
0<
0;
1:
0'!
#500000
0%
0J
0}
#520000
1%
1J
1}
1)"
0u"
0~
1!!
1f
1S
1<
#540000
0%
0J
0}
#560000
1%
1J
1}
0)"
1("
0t"
1u"
1~
1g
0f
1R
0S
0<
1;
#580000
0%
0J
0}
#600000
1%
1J
1}
1)"
0u"
0~
0!!
1"!
1f
0#!
1$!
1S
0%!
1&!
1<
1'!
#620000
0%
0J
0}
#640000
1%
1J
1}
0)"
0("
0'"
0&"
1%"
0q"
1r"
1s"
1t"
1u"
1~
0"!
1#!
0$!
1%!
0&!
13!
0'!
1(!
01!
1c"
0a"
1j
0i
0h
0g
0f
1)!
1'!
0(!
0%!
0#!
1O
0P
0Q
0R
0S
0)!
0<
0;
0:
09
18
#660000
0%
0J
0}
#680000
1%
1J
1}
1)"
0u"
0~
1!!
10!
16!
1;!
0V"
02"
0d"
1f
1S
1<
#700000
0%
0J
0}
#720000
1%
1J
1}
0)"
1("
0t"
1u"
1~
00!
0;!
1V"
1d"
1g
0f
1R
0S
0<
1;
#740000
0%
0J
0}
#760000
1%
1J
1}
1)"
0u"
0~
0!!
1"!
10!
06!
1;!
0V"
12"
0d"
1f
1#!
1S
1<
#780000
0%
0J
0}
#800000
1%
1J
1}
0)"
0("
1'"
0s"
1t"
1u"
1~
0"!
0#!
1$!
00!
12!
03!
1a"
0b"
1d"
1h
0g
0f
1%!
1#!
0$!
1Q
0R
0S
0%!
0<
0;
1:
#820000
0%
0J
0}
#840000
1%
1J
1}
1)"
0u"
0~
1!!
1f
1S
1<
#860000
0%
0J
0}
#880000
1%
1J
1}
0)"
1("
0t"
1u"
1~
10!
16!
02"
0d"
1g
0f
1R
0S
0<
1;
#900000
0%
0J
0}
#920000
1%
1J
1}
1)"
0u"
0~
0!!
1"!
00!
02!
06!
0;!
1V"
12"
1b"
1d"
1f
0#!
1$!
1S
1%!
1<
#940000
0%
0J
0}
#960000
1%
1J
1}
0)"
0("
0'"
1&"
0r"
1s"
1t"
1u"
1~
0"!
1#!
0$!
0%!
1&!
1i
0h
0g
0f
0'!
1(!
1%!
0&!
0#!
1P
0Q
0R
0S
1'!
0(!
1)!
0<
0;
0:
19
0)!
#980000
0%
0J
0}
#1000000
