

================================================================
== Vivado HLS Report for 'Array2hlsStrm54'
================================================================
* Date:           Tue Dec 30 00:00:34 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   13|  921612|   13|  921612|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    2|  921601|         3|          1|          1| 1 ~ 921600 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    192|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    200|
|Register         |        -|      -|     245|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     245|    392|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_i_i_i_i_i_fu_171_p2          |     *    |      3|  0|  20|          32|          32|
    |i_fu_241_p2                        |     +    |      0|  0|  36|          29|           1|
    |p_neg_i_i_i_i_i_fu_195_p2          |     -    |      0|  0|  39|           1|          32|
    |p_neg_t_i_i_i_i_i_fu_215_p2        |     -    |      0|  0|  37|           1|          30|
    |ap_block_state12_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |tmp_14_i_i_i_i_i_fu_236_p2         |   icmp   |      0|  0|  18|          30|          30|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |loop_count_fu_221_p3               |  select  |      0|  0|  30|           1|          30|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      3|  0| 192|         101|         162|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  56|         13|    1|         13|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_srcPtr_V_ARREADY  |   9|          2|    1|          2|
    |dstMat_cols_c_i_blk_n                  |   9|          2|    1|          2|
    |dstMat_cols_out_blk_n                  |   9|          2|    1|          2|
    |dstMat_rows_c_i_blk_n                  |   9|          2|    1|          2|
    |dstMat_rows_out_blk_n                  |   9|          2|    1|          2|
    |i_i_i_i_i_i_reg_150                    |   9|          2|   29|         58|
    |real_start                             |   9|          2|    1|          2|
    |scalar_dstMat_cols_blk_n               |   9|          2|    1|          2|
    |scalar_dstMat_rows_blk_n               |   9|          2|    1|          2|
    |srcPtr_V_blk_n_AR                      |   9|          2|    1|          2|
    |srcPtr_V_blk_n_R                       |   9|          2|    1|          2|
    |srcPtr_V_offset_blk_n                  |   9|          2|    1|          2|
    |strm_V_V_i_blk_n                       |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 200|         45|   45|        101|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  12|   0|   12|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_srcPtr_V_ARREADY   |   1|   0|    1|          0|
    |i_i_i_i_i_i_reg_150                     |  29|   0|   29|          0|
    |loop_count_reg_278                      |  30|   0|   30|          0|
    |scalar_dstMat_cols_r_reg_253            |  32|   0|   32|          0|
    |scalar_dstMat_rows_r_reg_258            |  32|   0|   32|          0|
    |srcPtr_V_addr_reg_247                   |  32|   0|   32|          0|
    |start_once_reg                          |   1|   0|    1|          0|
    |tmp_14_i_i_i_i_i_reg_289                |   1|   0|    1|          0|
    |tmp_14_i_i_i_i_i_reg_289_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_1_i_i_i_i_i_reg_263                 |  32|   0|   32|          0|
    |tmp_8_reg_273                           |   1|   0|    1|          0|
    |tmp_V_reg_298                           |   8|   0|    8|          0|
    |tmp_reg_268                             |  29|   0|   29|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 245|   0|  245|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|ap_done                     | out |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|start_out                   | out |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|start_write                 | out |    1| ap_ctrl_hs |   Array2hlsStrm54  | return value |
|scalar_dstMat_cols_dout     |  in |   32|   ap_fifo  | scalar_dstMat_cols |    pointer   |
|scalar_dstMat_cols_empty_n  |  in |    1|   ap_fifo  | scalar_dstMat_cols |    pointer   |
|scalar_dstMat_cols_read     | out |    1|   ap_fifo  | scalar_dstMat_cols |    pointer   |
|dstMat_cols_out_din         | out |   32|   ap_fifo  |   dstMat_cols_out  |    pointer   |
|dstMat_cols_out_full_n      |  in |    1|   ap_fifo  |   dstMat_cols_out  |    pointer   |
|dstMat_cols_out_write       | out |    1|   ap_fifo  |   dstMat_cols_out  |    pointer   |
|scalar_dstMat_rows_dout     |  in |   32|   ap_fifo  | scalar_dstMat_rows |    pointer   |
|scalar_dstMat_rows_empty_n  |  in |    1|   ap_fifo  | scalar_dstMat_rows |    pointer   |
|scalar_dstMat_rows_read     | out |    1|   ap_fifo  | scalar_dstMat_rows |    pointer   |
|dstMat_rows_out_din         | out |   32|   ap_fifo  |   dstMat_rows_out  |    pointer   |
|dstMat_rows_out_full_n      |  in |    1|   ap_fifo  |   dstMat_rows_out  |    pointer   |
|dstMat_rows_out_write       | out |    1|   ap_fifo  |   dstMat_rows_out  |    pointer   |
|m_axi_srcPtr_V_AWVALID      | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWREADY      |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWADDR       | out |   32|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWID         | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWLEN        | out |   32|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWSIZE       | out |    3|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWBURST      | out |    2|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWLOCK       | out |    2|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWCACHE      | out |    4|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWPROT       | out |    3|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWQOS        | out |    4|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWREGION     | out |    4|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_AWUSER       | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WVALID       | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WREADY       |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WDATA        | out |    8|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WSTRB        | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WLAST        | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WID          | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_WUSER        | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARVALID      | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARREADY      |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARADDR       | out |   32|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARID         | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARLEN        | out |   32|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARSIZE       | out |    3|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARBURST      | out |    2|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARLOCK       | out |    2|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARCACHE      | out |    4|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARPROT       | out |    3|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARQOS        | out |    4|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARREGION     | out |    4|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_ARUSER       | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RVALID       |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RREADY       | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RDATA        |  in |    8|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RLAST        |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RID          |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RUSER        |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_RRESP        |  in |    2|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_BVALID       |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_BREADY       | out |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_BRESP        |  in |    2|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_BID          |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|m_axi_srcPtr_V_BUSER        |  in |    1|    m_axi   |      srcPtr_V      |    pointer   |
|srcPtr_V_offset_dout        |  in |   32|   ap_fifo  |   srcPtr_V_offset  |    pointer   |
|srcPtr_V_offset_empty_n     |  in |    1|   ap_fifo  |   srcPtr_V_offset  |    pointer   |
|srcPtr_V_offset_read        | out |    1|   ap_fifo  |   srcPtr_V_offset  |    pointer   |
|strm_V_V_i_din              | out |    8|   ap_fifo  |     strm_V_V_i     |    pointer   |
|strm_V_V_i_full_n           |  in |    1|   ap_fifo  |     strm_V_V_i     |    pointer   |
|strm_V_V_i_write            | out |    1|   ap_fifo  |     strm_V_V_i     |    pointer   |
|dstMat_rows_c_i_din         | out |   32|   ap_fifo  |   dstMat_rows_c_i  |    pointer   |
|dstMat_rows_c_i_full_n      |  in |    1|   ap_fifo  |   dstMat_rows_c_i  |    pointer   |
|dstMat_rows_c_i_write       | out |    1|   ap_fifo  |   dstMat_rows_c_i  |    pointer   |
|dstMat_cols_c_i_din         | out |   32|   ap_fifo  |   dstMat_cols_c_i  |    pointer   |
|dstMat_cols_c_i_full_n      |  in |    1|   ap_fifo  |   dstMat_cols_c_i  |    pointer   |
|dstMat_cols_c_i_write       | out |    1|   ap_fifo  |   dstMat_cols_c_i  |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

