// Seed: 3187478919
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
);
  logic id_3 = 1;
  logic id_4;
  assign id_3 = id_3 ^ 1;
  logic id_5;
  wor   id_6;
  type_0 id_7 (
      .id_0(id_8),
      .id_1(1)
  );
  assign id_6[1] = id_6;
endmodule
