{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347432178313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347432178315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 12 02:42:57 2012 " "Processing started: Wed Sep 12 02:42:57 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347432178315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347432178315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shift_register -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off shift_register -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347432178315 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1347432179021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/pwner/emb_sys/lab_7/part_3/top.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347432179206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347432179206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "/home/pwner/emb_sys/lab_7/part_3/shift_register.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347432179209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347432179209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_tb " "Found entity 1: shift_reg_tb" {  } { { "shift_reg_tb.v" "" { Text "/home/pwner/emb_sys/lab_7/part_3/shift_reg_tb.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347432179211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347432179211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x top.v(31) " "Verilog HDL Implicit Net warning at top.v(31): created implicit net for \"x\"" {  } { { "top.v" "" { Text "/home/pwner/emb_sys/lab_7/part_3/top.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347432179212 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y top.v(32) " "Verilog HDL Implicit Net warning at top.v(32): created implicit net for \"y\"" {  } { { "top.v" "" { Text "/home/pwner/emb_sys/lab_7/part_3/top.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347432179212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1347432179423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 top.v(31) " "Verilog HDL assignment warning at top.v(31): truncated value with size 4 to match size of target (1)" {  } { { "top.v" "" { Text "/home/pwner/emb_sys/lab_7/part_3/top.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1347432179436 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 top.v(32) " "Verilog HDL assignment warning at top.v(32): truncated value with size 4 to match size of target (1)" {  } { { "top.v" "" { Text "/home/pwner/emb_sys/lab_7/part_3/top.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1347432179436 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:zero " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:zero\"" {  } { { "top.v" "zero" { Text "/home/pwner/emb_sys/lab_7/part_3/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1347432179555 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1347432179812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1347432179858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 12 02:42:59 2012 " "Processing ended: Wed Sep 12 02:42:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1347432179858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1347432179858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1347432179858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347432179858 ""}
