[2025-09-16 21:02:08] START suite=cs trace=classification_phase0_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 4112320 heartbeat IPC: 2.432 cumulative IPC: 2.432 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6245863 heartbeat IPC: 4.687 cumulative IPC: 3.202 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6245863 cumulative IPC: 3.202 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6245863 cumulative IPC: 3.202 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18477374 heartbeat IPC: 0.8176 cumulative IPC: 0.8176 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 31538782 heartbeat IPC: 0.7656 cumulative IPC: 0.7907 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 45169333 heartbeat IPC: 0.7336 cumulative IPC: 0.7707 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 59284476 heartbeat IPC: 0.7085 cumulative IPC: 0.7542 (Simulation time: 00 hr 06 min 34 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 72331304 heartbeat IPC: 0.7665 cumulative IPC: 0.7566 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 80000024 cycles: 85022032 heartbeat IPC: 0.788 cumulative IPC: 0.7617 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 90000028 cycles: 97594808 heartbeat IPC: 0.7954 cumulative IPC: 0.7663 (Simulation time: 00 hr 10 min 19 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000029 cycles: 110066306 heartbeat IPC: 0.8018 cumulative IPC: 0.7706 (Simulation time: 00 hr 11 min 30 sec)
Heartbeat CPU 0 instructions: 110000030 cycles: 125494796 heartbeat IPC: 0.6482 cumulative IPC: 0.7547 (Simulation time: 00 hr 12 min 45 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 134756081 cumulative IPC: 0.7421 (Simulation time: 00 hr 14 min 08 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 134756081 cumulative IPC: 0.7421 (Simulation time: 00 hr 14 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7421 instructions: 100000002 cycles: 134756081
CPU 0 Branch Prediction Accuracy: 99.86% MPKI: 0.00568 Average ROB Occupancy at Mispredict: 3.574e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00181
BRANCH_INDIRECT: 0.00298
BRANCH_CONDITIONAL: 0.00089
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 701033
LQ_STALL: 5745
SQ_STALL: 149632


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 121.56132
REPLAY_LOAD: 69.62379
NON_REPLAY_LOAD: 22.390644

== Total ==
ADDR_TRANS: 128855
REPLAY_LOAD: 307946
NON_REPLAY_LOAD: 264232

== Counts ==
ADDR_TRANS: 1060
REPLAY_LOAD: 4423
NON_REPLAY_LOAD: 11801

cpu0->cpu0_STLB TOTAL        ACCESS:     603442 HIT:     422574 MISS:     180868 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:     603442 HIT:     422574 MISS:     180868 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 154.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1213011 HIT:     341793 MISS:     871218 MSHR_MERGE:          1
cpu0->cpu0_L2C LOAD         ACCESS:     700857 HIT:     159305 MISS:     541552 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:      47852 HIT:      33944 MISS:      13908 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      67237 HIT:      66936 MISS:        301 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     397065 HIT:      81608 MISS:     315457 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 78.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5994281 HIT:    5982955 MISS:      11326 MSHR_MERGE:       3697
cpu0->cpu0_L1I LOAD         ACCESS:    5994281 HIT:    5982955 MISS:      11326 MSHR_MERGE:       3697
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 106.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   10720292 HIT:    9307321 MISS:    1412971 MSHR_MERGE:     274824
cpu0->cpu0_L1D LOAD         ACCESS:    8848985 HIT:    7972101 MISS:     876884 MSHR_MERGE:     183655
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1450813 HIT:    1312201 MISS:     138612 MSHR_MERGE:      90759
cpu0->cpu0_L1D TRANSLATION  ACCESS:     420494 HIT:      23019 MISS:     397475 MSHR_MERGE:        410
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 67.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5015983 HIT:    5013751 MISS:       2232 MSHR_MERGE:       1301
cpu0->cpu0_ITLB LOAD         ACCESS:    5015983 HIT:    5013751 MISS:       2232 MSHR_MERGE:       1301
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 295 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10262447 HIT:    9541778 MISS:     720669 MSHR_MERGE:     118158
cpu0->cpu0_DTLB LOAD         ACCESS:   10262447 HIT:    9541778 MISS:     720669 MSHR_MERGE:     118158
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 50.01 cycles
cpu0->LLC TOTAL        ACCESS:     892158 HIT:     308132 MISS:     584026 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     541551 HIT:     163919 MISS:     377632 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13908 HIT:        239 MISS:      13669 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      21242 HIT:      21109 MISS:        133 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     315457 HIT:     122865 MISS:     192592 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.53 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13125
  ROW_BUFFER_MISS:     570768
  AVG DBUS CONGESTED CYCLE: 7.172
Channel 0 WQ ROW_BUFFER_HIT:       5256
  ROW_BUFFER_MISS:      15446
  FULL:          0
Channel 0 REFRESHES ISSUED:      11230

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       296064        50278        47397        65454
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1089         6454        12405        30611
  STLB miss resolved @ L2C                0         2879        22687        29709        79633
  STLB miss resolved @ LLC                0         2569        16708        58905        80536
  STLB miss resolved @ MEM                0         1123        12515        61262       172235

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                331           23          287           24          447
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            0            1            9          174
  STLB miss resolved @ L2C                2            0            0            2           13
  STLB miss resolved @ LLC                2            1            2           21           57
  STLB miss resolved @ MEM               19            4           10           57          999
[2025-09-16 21:16:16] END   suite=cs trace=classification_phase0_core3 (rc=0)
