
==============================================================================
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:43:11
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.1) on 2022-04-13-17:42:45
   Version:                2.13.466
   Kernels:                dut
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          49965729-efe1-a079-d0fe-58c1ed802b77
   UUID (IINTF):           16e2362f82d2feab35529da27134b76d
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma_5
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3481164)
   Created:                Thu Mar  3 20:48:35 2022
   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.1
   Board Part:             xilinx.com:au50:part0:1.1
   Platform VBNV:          xilinx_u50_gen3x16_xdma_5_202210_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 300 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 300 MHz
   Achieved Freq:  300 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HOST[0]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: dut

Definition
----------
   Signature: dut (unsigned int numVert, unsigned int numEdge, void* offset, void* column, void* btwn, void* tmp0, void* tmp1, void* tmp2, void* tmp3)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x74
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        dut
   Base Address: 0x1400000

   Argument:          numVert
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          numEdge
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          offset
   Register Offset:   0x20
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_HBM)

   Argument:          column
   Register Offset:   0x2C
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          btwn
   Register Offset:   0x38
   Port:              M_AXI_GMEM3
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          tmp0
   Register Offset:   0x44
   Port:              M_AXI_GMEM6
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          tmp1
   Register Offset:   0x50
   Port:              M_AXI_GMEM7
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          tmp2
   Register Offset:   0x5C
   Port:              M_AXI_GMEM8
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          tmp3
   Register Offset:   0x68
   Port:              M_AXI_GMEM9
   Memory:            HBM[6] (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.1 - 2022-04-13-17:42:45 (SW BUILD: 3524075)
   Command Line:  v++ --config /mnt/HLSNAS/02.RwqpZQ/tseng_betweenness/conn_u50.cfg --connectivity.nk dut:1:dut --connectivity.sp dut.offset:HBM[0] --connectivity.sp dut.column:HBM[1] --connectivity.sp dut.btwn:HBM[2] --connectivity.sp dut.tmp0:HBM[3] --connectivity.sp dut.tmp1:HBM[4] --connectivity.sp dut.tmp2:HBM[5] --connectivity.sp dut.tmp3:HBM[6] --include /mnt/HLSNAS/02.RwqpZQ/tseng_betweenness/problems/betweenness/kernel --input_files _x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1/dut.xo --kernel_frequency 300 --link --optimize 2 --output build_dir.hw.u50/dut.xclbin --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm --report_dir /mnt/HLSNAS/02.RwqpZQ/tseng_betweenness/reports/_build.hw.xilinx_u50_gen3x16_xdma_5_202210_1/dut --report_level 2 --save-temps --target hw --temp_dir _x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1 
   Options:       --config /mnt/HLSNAS/02.RwqpZQ/tseng_betweenness/conn_u50.cfg
                  --connectivity.nk dut:1:dut
                  --connectivity.sp dut.offset:HBM[0]
                  --connectivity.sp dut.column:HBM[1]
                  --connectivity.sp dut.btwn:HBM[2]
                  --connectivity.sp dut.tmp0:HBM[3]
                  --connectivity.sp dut.tmp1:HBM[4]
                  --connectivity.sp dut.tmp2:HBM[5]
                  --connectivity.sp dut.tmp3:HBM[6]
                  --include /mnt/HLSNAS/02.RwqpZQ/tseng_betweenness/problems/betweenness/kernel
                  --input_files _x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1/dut.xo
                  --kernel_frequency 300
                  --link
                  --optimize 2
                  --output build_dir.hw.u50/dut.xclbin
                  --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
                  --report_dir /mnt/HLSNAS/02.RwqpZQ/tseng_betweenness/reports/_build.hw.xilinx_u50_gen3x16_xdma_5_202210_1/dut
                  --report_level 2
                  --save-temps
                  --target hw
                  --temp_dir _x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
