{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 14:23:19 2024 " "Info: Processing started: Sat Apr 20 14:23:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off COUNTER-8 -c COUNTER-8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COUNTER-8 -c COUNTER-8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 256 80 248 272 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1 " "Info: Detected ripple clock \"inst1\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register inst2 inst2 360.1 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 360.1 MHz between source register \"inst2\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X2_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns inst2~2 2 COMB LCCOMB_X2_Y11_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y11_N24; Fanout = 1; COMB Node = 'inst2~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { inst2 inst2~2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns inst2 3 REG LCFF_X2_Y11_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X2_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~2 inst2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.599 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 6.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 256 80 248 272 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.970 ns) 3.219 ns inst 2 REG LCFF_X2_Y5_N19 3 " "Info: 2: + IC(1.264 ns) + CELL(0.970 ns) = 3.219 ns; Loc. = LCFF_X2_Y5_N19; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { CP inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.970 ns) 4.584 ns inst1 3 REG LCFF_X2_Y5_N25 3 " "Info: 3: + IC(0.395 ns) + CELL(0.970 ns) = 4.584 ns; Loc. = LCFF_X2_Y5_N25; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { inst inst1 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.666 ns) 6.599 ns inst2 4 REG LCFF_X2_Y11_N25 3 " "Info: 4: + IC(1.349 ns) + CELL(0.666 ns) = 6.599 ns; Loc. = LCFF_X2_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { inst1 inst2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.591 ns ( 54.42 % ) " "Info: Total cell delay = 3.591 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.008 ns ( 45.58 % ) " "Info: Total interconnect delay = 3.008 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.599 ns" { CP inst inst1 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.599 ns" { CP {} CP~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.264ns 0.395ns 1.349ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.599 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 6.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 256 80 248 272 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.970 ns) 3.219 ns inst 2 REG LCFF_X2_Y5_N19 3 " "Info: 2: + IC(1.264 ns) + CELL(0.970 ns) = 3.219 ns; Loc. = LCFF_X2_Y5_N19; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { CP inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.970 ns) 4.584 ns inst1 3 REG LCFF_X2_Y5_N25 3 " "Info: 3: + IC(0.395 ns) + CELL(0.970 ns) = 4.584 ns; Loc. = LCFF_X2_Y5_N25; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { inst inst1 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.666 ns) 6.599 ns inst2 4 REG LCFF_X2_Y11_N25 3 " "Info: 4: + IC(1.349 ns) + CELL(0.666 ns) = 6.599 ns; Loc. = LCFF_X2_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { inst1 inst2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.591 ns ( 54.42 % ) " "Info: Total cell delay = 3.591 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.008 ns ( 45.58 % ) " "Info: Total interconnect delay = 3.008 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.599 ns" { CP inst inst1 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.599 ns" { CP {} CP~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.264ns 0.395ns 1.349ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.599 ns" { CP inst inst1 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.599 ns" { CP {} CP~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.264ns 0.395ns 1.349ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.599 ns" { CP {} CP~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.264ns 0.395ns 1.349ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.599 ns" { CP inst inst1 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.599 ns" { CP {} CP~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.264ns 0.395ns 1.349ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.599 ns" { CP {} CP~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.264ns 0.395ns 1.349ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q3 inst3 12.381 ns register " "Info: tco from clock \"CP\" to destination pin \"Q3\" through register \"inst3\" is 12.381 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.962 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 7.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_32; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 256 80 248 272 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.970 ns) 3.219 ns inst 2 REG LCFF_X2_Y5_N19 3 " "Info: 2: + IC(1.264 ns) + CELL(0.970 ns) = 3.219 ns; Loc. = LCFF_X2_Y5_N19; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { CP inst } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.970 ns) 4.584 ns inst1 3 REG LCFF_X2_Y5_N25 3 " "Info: 3: + IC(0.395 ns) + CELL(0.970 ns) = 4.584 ns; Loc. = LCFF_X2_Y5_N25; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { inst inst1 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.970 ns) 6.903 ns inst2 4 REG LCFF_X2_Y11_N25 3 " "Info: 4: + IC(1.349 ns) + CELL(0.970 ns) = 6.903 ns; Loc. = LCFF_X2_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { inst1 inst2 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 7.962 ns inst3 5 REG LCFF_X2_Y11_N27 2 " "Info: 5: + IC(0.393 ns) + CELL(0.666 ns) = 7.962 ns; Loc. = LCFF_X2_Y11_N27; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { inst2 inst3 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.561 ns ( 57.28 % ) " "Info: Total cell delay = 4.561 ns ( 57.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.401 ns ( 42.72 % ) " "Info: Total interconnect delay = 3.401 ns ( 42.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.962 ns" { CP inst inst1 inst2 inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.962 ns" { CP {} CP~combout {} inst {} inst1 {} inst2 {} inst3 {} } { 0.000ns 0.000ns 1.264ns 0.395ns 1.349ns 0.393ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.115 ns + Longest register pin " "Info: + Longest register to pin delay is 4.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X2_Y11_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N27; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(3.106 ns) 4.115 ns Q3 2 PIN PIN_14 0 " "Info: 2: + IC(1.009 ns) + CELL(3.106 ns) = 4.115 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'Q3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.115 ns" { inst3 Q3 } "NODE_NAME" } } { "COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 96 1000 1176 112 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 75.48 % ) " "Info: Total cell delay = 3.106 ns ( 75.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 24.52 % ) " "Info: Total interconnect delay = 1.009 ns ( 24.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.115 ns" { inst3 Q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.115 ns" { inst3 {} Q3 {} } { 0.000ns 1.009ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.962 ns" { CP inst inst1 inst2 inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.962 ns" { CP {} CP~combout {} inst {} inst1 {} inst2 {} inst3 {} } { 0.000ns 0.000ns 1.264ns 0.395ns 1.349ns 0.393ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.115 ns" { inst3 Q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.115 ns" { inst3 {} Q3 {} } { 0.000ns 1.009ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 14:23:19 2024 " "Info: Processing ended: Sat Apr 20 14:23:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
