/*
 *  @Name:     masks
 *  
 *  @Author:   Brendan Punsky
 *  @Email:    bpunsky@gmail.com
 *  @Creation: 22-06-2018 20:06:57 UTC-5
 *
 *  @Last By:   Brendan Punsky
 *  @Last Time: 26-06-2018 04:16:34 UTC-5
 *  
 *  @Description:
 *  
 */

package riscv



// RV32I

LUI     :: 0b00000000000000000000_00000_0110111;
AUIPC   :: 0b00000000000000000000_00000_0010111;
JAL     :: 0b00000000000000000000_00000_1101111;
JALR    :: 0b00000000000_00000_000_00000_1100111;
BEQ     :: 0b0000000_00000_00000_000_00000_1100011;
BNE     :: 0b0000000_00000_00000_001_00000_1100011;
BLT     :: 0b0000000_00000_00000_100_00000_1100011;
BGE     :: 0b0000000_00000_00000_101_00000_1100011;
BLTU    :: 0b0000000_00000_00000_110_00000_1100011;
BGEU    :: 0b0000000_00000_00000_111_00000_1100011;
LB      :: 0b00000000000_00000_000_00000_0000011;
LH      :: 0b00000000000_00000_001_00000_0000011;
LW      :: 0b00000000000_00000_010_00000_0000011;
LBU     :: 0b00000000000_00000_100_00000_0000011;
LHU     :: 0b00000000000_00000_101_00000_0000011;
SB      :: 0b0000000_00000_00000_000_00000_0100011;
SH      :: 0b0000000_00000_00000_001_00000_0100011;
SW      :: 0b0000000_00000_00000_010_00000_0100011;
ADDI    :: 0b00000000000_00000_000_00000_0010011;
SLTI    :: 0b00000000000_00000_010_00000_0010011;
SLTIU   :: 0b00000000000_00000_011_00000_0010011;
XORI    :: 0b00000000000_00000_100_00000_0010011;
ORI     :: 0b00000000000_00000_110_00000_0010011;
ANDI    :: 0b00000000000_00000_111_00000_0010011;
SLLI    :: 0b000000_00000_00000_001_00000_0010011;
SRLI    :: 0b000000_00000_00000_101_00000_0010011;
SRAI    :: 0b010000_00000_00000_101_00000_0010011;
ADD     :: 0b0000000_00000_00000_000_00000_0110011;
SUB     :: 0b0100000_00000_00000_000_00000_0110011;
SLL     :: 0b0000000_00000_00000_001_00000_0110011;
SLT     :: 0b0000000_00000_00000_010_00000_0110011;
SLTU    :: 0b0000000_00000_00000_011_00000_0110011;
XOR     :: 0b0000000_00000_00000_100_00000_0110011;
SRL     :: 0b0000000_00000_00000_101_00000_0110011;
SRA     :: 0b0100000_00000_00000_101_00000_0110011;
OR      :: 0b0000000_00000_00000_110_00000_0110011;
AND     :: 0b0000000_00000_00000_111_00000_0110011;
CSRRW   :: 0b000000000000_00000_001_00000_1110011;
CSRRS   :: 0b000000000000_00000_010_00000_1110011;
CSRRC   :: 0b000000000000_00000_011_00000_1110011;
CSRRWI  :: 0b000000000000_00000_101_00000_1110011;
CSRRSI  :: 0b000000000000_00000_110_00000_1110011;
CSRRCI  :: 0b000000000000_00000_111_00000_1110011;
FENCE   :: 0b0000_0000_0000_00000_000_00000_0001111;
FENCE_I :: 0b0000_0000_0000_00000_001_00000_0001111;
ECALL   :: 0b000000000000_00000_000_00000_1110011;
EBREAK  :: 0b000000000001_00000_000_00000_1110011;



// RV64I

LWU   :: 0b000000000000_00000_110_00000_0000011;
LD    :: 0b000000000000_00000_011_00000_0000011;
SD    :: 0b0000000_00000_00000_011_00000_0100011;
ADDIW :: 0b000000000000_00000_000_00000_0011011;
SLLIW :: 0b0000000_00000_00000_001_00000_0011011;
SRLIW :: 0b0000000_00000_00000_101_00000_0011011;
SRAIW :: 0b0100000_00000_00000_101_00000_0011011;
ADDW  :: 0b0000000_00000_00000_000_00000_0111011;
SUBW  :: 0b0100000_00000_00000_000_00000_0111011;
SLLW  :: 0b0000000_00000_00000_001_00000_0111011;
SRLW  :: 0b0000000_00000_00000_101_00000_0111011;
SRAW  :: 0b0100000_00000_00000_101_00000_0111011;



// RV32M

MUL    :: 0b0000001_00000_00000_000_00000_0110011;
MULH   :: 0b0000001_00000_00000_001_00000_0110011;
MULHSU :: 0b0000001_00000_00000_010_00000_0110011;
MULHU  :: 0b0000001_00000_00000_011_00000_0110011;
DIV    :: 0b0000001_00000_00000_100_00000_0110011;
DIVU   :: 0b0000001_00000_00000_101_00000_0110011;
REM    :: 0b0000001_00000_00000_110_00000_0110011;
REMU   :: 0b0000001_00000_00000_111_00000_0110011;



// RV64M

MULW  :: 0b0000001_00000_00000_000_00000_0111011;
DIVW  :: 0b0000001_00000_00000_100_00000_0111011;
DIVUW :: 0b0000001_00000_00000_101_00000_0111011;
REMW  :: 0b0000001_00000_00000_110_00000_0111011;
REMUW :: 0b0000001_00000_00000_111_00000_0111011;



// RV32A

LR_W      :: 0b00010_0_0_00000_00000_010_00000_0101111;
SC_W      :: 0b00011_0_0_00000_00000_010_00000_0101111;
AMOSWAP_W :: 0b00001_0_0_00000_00000_010_00000_0101111;
AMOADD_W  :: 0b00000_0_0_00000_00000_010_00000_0101111;
AMOXOR_W  :: 0b00100_0_0_00000_00000_010_00000_0101111;
AMOAND_W  :: 0b01100_0_0_00000_00000_010_00000_0101111;
AMOOR_W   :: 0b01000_0_0_00000_00000_010_00000_0101111;
AMOMIN_W  :: 0b10000_0_0_00000_00000_010_00000_0101111;
AMOMAX_W  :: 0b10100_0_0_00000_00000_010_00000_0101111;
AMOMINU_W :: 0b11000_0_0_00000_00000_010_00000_0101111;
AMOMAXU_W :: 0b11100_0_0_00000_00000_010_00000_0101111;



// RV64A

LR_D      :: 0b00010_0_0_00000_00000_011_00000_0101111;
SC_D      :: 0b00011_0_0_00000_00000_011_00000_0101111;
AMOSWAP_D :: 0b00001_0_0_00000_00000_011_00000_0101111;
AMOADD_D  :: 0b00000_0_0_00000_00000_011_00000_0101111;
AMOXOR_D  :: 0b00100_0_0_00000_00000_011_00000_0101111;
AMOAND_D  :: 0b01100_0_0_00000_00000_011_00000_0101111;
AMOOR_D   :: 0b01000_0_0_00000_00000_011_00000_0101111;
AMOMIN_D  :: 0b10000_0_0_00000_00000_011_00000_0101111;
AMOMAX_D  :: 0b10100_0_0_00000_00000_011_00000_0101111;
AMOMINU_D :: 0b11000_0_0_00000_00000_011_00000_0101111;
AMOMAXU_D :: 0b11100_0_0_00000_00000_011_00000_0101111;



// RV32F

FLW       :: 0b000000000000_00000_010_00000_0000111;
FSW       :: 0b0000000_00000_00000_010_00000_0100111;
FMADD_S   :: 0b00000_00_00000_00000_000_00000_1000011;
FMSUB_S   :: 0b00000_00_00000_00000_000_00000_1000111;
FNMSUB_S  :: 0b00000_00_00000_00000_000_00000_1001011;
FNMADD_S  :: 0b00000_00_00000_00000_000_00000_1001111;
FADD_S    :: 0b0000000_00000_00000_000_00000_1010011;
FSUB_S    :: 0b0000100_00000_00000_000_00000_1010011;
FMUL_S    :: 0b0001000_00000_00000_000_00000_1010011;
FDIV_S    :: 0b0001100_00000_00000_000_00000_1010011;
FSQRT_S   :: 0b0101100_00000_00000_000_00000_1010011;
FSGNJ_S   :: 0b0010000_00000_00000_000_00000_1010011;
FSGNJN_S  :: 0b0010000_00000_00000_001_00000_1010011;
FSGNJX_S  :: 0b0010000_00000_00000_010_00000_1010011;
FMIN_S    :: 0b0010100_00000_00000_000_00000_1010011;
FMAX_S    :: 0b0010100_00000_00000_001_00000_1010011;
FCVT_W_S  :: 0b1100000_00000_00000_000_00000_1010011;
FCVT_WU_S :: 0b1100000_00001_00000_000_00000_1010011;
FMV_X_W   :: 0b1110000_00000_00000_000_00000_1010011;
FEQ_S     :: 0b1010000_00000_00000_010_00000_1010011;
FLT_S     :: 0b1010000_00000_00000_001_00000_1010011;
FLE_S     :: 0b1010000_00000_00000_000_00000_1010011;
FCLASS_S  :: 0b1110000_00000_00000_001_00000_1010011;
FCVT_S_W  :: 0b1101000_00000_00000_000_00000_1010011;
FCVT_S_WU :: 0b1101000_00001_00000_000_00000_1010011;
FMV_W_X   :: 0b1111000_00000_00000_000_00000_1010011;



// RV64F

FCVT_L_S  :: 0b1100000_00010_00000_000_00000_1010011;
FCVT_LU_S :: 0b1100000_00011_00000_000_00000_1010011;
FCVT_S_L  :: 0b1101000_00010_00000_000_00000_1010011;
FCVT_S_LU :: 0b1101000_00011_00000_000_00000_1010011;



// RV32D

FLD       :: 0b000000000000_00000_011_00000_0000111;
FSD       :: 0b0000000_00000_00000_011_00000_0100111;
FMADD_D   :: 0b00000_01_00000_00000_000_00000_1000011;
FMSUB_D   :: 0b00000_01_00000_00000_000_00000_1000111;
FNMSUB_D  :: 0b00000_01_00000_00000_000_00000_1001011;
FNMADD_D  :: 0b00000_01_00000_00000_000_00000_1001111;
FADD_D    :: 0b0000001_00000_00000_000_00000_1010011;
FSUB_D    :: 0b0000101_00000_00000_000_00000_1010011;
FMUL_D    :: 0b0001001_00000_00000_000_00000_1010011;
FDIV_D    :: 0b0001101_00000_00000_000_00000_1010011;
FSQRT_D   :: 0b0101101_00000_00000_000_00000_1010011;
FSGNJ_D   :: 0b0010001_00000_00000_000_00000_1010011;
FSGNJN_D  :: 0b0010001_00000_00000_001_00000_1010011;
FSGNJX_D  :: 0b0010001_00000_00000_010_00000_1010011;
FMIN_D    :: 0b0010101_00000_00000_000_00000_1010011;
FMAX_D    :: 0b0010101_00000_00000_001_00000_1010011;
FCVT_S_D  :: 0b0100000_00001_00000_000_00000_1010011;
FCVT_D_S  :: 0b0100001_00000_00000_000_00000_1010011;
FEQ_D     :: 0b1010001_00000_00000_010_00000_1010011;
FLT_D     :: 0b1010001_00000_00000_001_00000_1010011;
FLE_D     :: 0b1010001_00000_00000_000_00000_1010011;
FCLASS_D  :: 0b1110001_00000_00000_001_00000_1010011;
FCVT_W_D  :: 0b1100001_00000_00000_000_00000_1010011;
FCVT_wU_D :: 0b1100001_00001_00000_000_00000_1010011;
FCVT_D_W  :: 0b1101001_00000_00000_000_00000_1010011;
FCVT_D_WU :: 0b1101001_00001_00000_000_00000_1010011;



// RV64D

FCVT_L_D  :: 0b1100001_00010_00000_000_00000_1010011;
FCVT_LU_D :: 0b1100001_00011_00000_000_00000_1010011;
FMV_X_D   :: 0b1110001_00000_00000_000_00000_1010011;
FCVT_D_L  :: 0b1101001_00010_00000_000_00000_1010011;
FCVT_D_LU :: 0b1101001_00011_00000_000_00000_1010011;
FMV_D_X   :: 0b1111001_00000_00000_000_00000_1010011;
