--------------------------------------------------------------------------------
Release 12.1 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml spart3count.twx spart3count.ncd -o spart3count.twr
spart3count.pcf -ucf spart3count.ucf

Design file:              spart3count.ncd
Physical constraint file: spart3count.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock uclock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buttons<0>  |    1.182(R)|    0.366(R)|uclock_BUFGP      |   0.000|
buttons<1>  |    1.436(R)|    0.175(R)|uclock_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock uclock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |   11.918(R)|uclock_BUFGP      |   0.000|
AN<1>       |   11.054(R)|uclock_BUFGP      |   0.000|
AN<2>       |   11.465(R)|uclock_BUFGP      |   0.000|
AN<3>       |   12.003(R)|uclock_BUFGP      |   0.000|
LED<0>      |   18.283(R)|uclock_BUFGP      |   0.000|
LED<1>      |   18.267(R)|uclock_BUFGP      |   0.000|
LED<2>      |   17.106(R)|uclock_BUFGP      |   0.000|
LED<3>      |   16.734(R)|uclock_BUFGP      |   0.000|
LED<4>      |   17.904(R)|uclock_BUFGP      |   0.000|
LED<5>      |   18.250(R)|uclock_BUFGP      |   0.000|
LED<6>      |   17.641(R)|uclock_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock uclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
uclock         |    5.081|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch         |LED<0>         |   14.105|
switch         |LED<1>         |   14.067|
switch         |LED<2>         |   13.228|
switch         |LED<3>         |   12.856|
switch         |LED<4>         |   13.824|
switch         |LED<5>         |   14.170|
switch         |LED<6>         |   13.370|
---------------+---------------+---------+


Analysis completed Tue Apr 05 13:34:00 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 90 MB



