#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Nov 08 15:38:18 2015
# Process ID: 8476
# Log file: C:/CA_Labs/Lab2/spi_memory/vivado.log
# Journal file: C:/CA_Labs/Lab2/spi_memory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CA_Labs/Lab2/spi_memory/spi_memory.xpr
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
add_files -norecurse {C:/CA_Labs/Lab2/datamemory.v C:/CA_Labs/Lab2/inputconditioner.v C:/CA_Labs/Lab2/fsm.v C:/CA_Labs/Lab2/shiftregister.v C:/CA_Labs/Lab2/spimemory.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files {C:/CA_Labs/Lab2/spi_memory/spi_memory.srcs/sources_1/imports/Lab2/spimemory.v C:/CA_Labs/Lab2/spi_memory/spi_memory.srcs/sources_1/imports/Lab2/shiftregister.v C:/CA_Labs/Lab2/spi_memory/spi_memory.srcs/sources_1/imports/Lab2/inputconditioner.v C:/CA_Labs/Lab2/spi_memory/spi_memory.srcs/sources_1/imports/Lab2/datamemory.v C:/CA_Labs/Lab2/spi_memory/spi_memory.srcs/sources_1/imports/Lab2/fsm.v}
file delete -force C:/CA_Labs/Lab2/spi_memory/spi_memory.srcs/sources_1/imports/Lab2/spimemory.v C:/CA_Labs/Lab2/spi_memory/spi_memory.srcs/sources_1/imports/Lab2/shiftregister.v C:/CA_Labs/Lab2/spi_memory/spi_memory.srcs/sources_1/imports/Lab2/inputconditioner.v C:/CA_Labs/Lab2/spi_memory/spi_memory.srcs/sources_1/imports/Lab2/datamemory.v C:/CA_Labs/Lab2/spi_memory/spi_memory.srcs/sources_1/imports/Lab2/fsm.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse {{C:/Users/reggert/Box Sync/Olin/Year IV/CompArch/support/ZYBO_Master.xdc}}
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1
remove_files -fileset constrs_1 {{C:/Users/reggert/Box Sync/Olin/Year IV/CompArch/support/ZYBO_Master.xdc}}
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
close_design
ipx::package_project -root_dir C:/CA_Labs/Lab2/spi_memory -vendor olin.edu -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/CA_Labs/Lab2/spi_memory/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/CA_Labs/Lab2/spi_memory c:/CA_Labs/Lab2/spi_memory/component.xml
update_compile_order -fileset sim_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/ca_labs/lab2/spi_memory c:/CA_Labs/Lab2/spi_memory/spi_memory.srcs/sources_1/imports/Lab2} [current_project]
update_ip_catalog
close_project
open_project C:/CA_Labs/Lab2/wrapper/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.xpr
open_bd_design {C:/CA_Labs/Lab2/wrapper/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {c:/CA_Labs/Lab2/wrapper/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs C:/CA_Labs/Lab2/spi_memory} [current_project]
update_ip_catalog
update_ip_catalog -rebuild -repo_path c:/CA_Labs/Lab2/spi_memory
startgroup
create_bd_cell -type ip -vlnv olin.edu:user:spiMemory:1.0 spiMemory_0
endgroup
set_property location {2.5 742 448} [get_bd_cells spiMemory_0]
undo
set_property location {3 1091 -92} [get_bd_cells spiMemory_0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins spiMemory_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins spiMemory_0/mosi_pin] [get_bd_pins axi_quad_spi_0/io0_o]
connect_bd_net [get_bd_pins spiMemory_0/miso_pin] [get_bd_pins axi_quad_spi_0/io1_i]
connect_bd_net [get_bd_pins spiMemory_0/sclk_pin] [get_bd_pins axi_quad_spi_0/sck_o]
connect_bd_net [get_bd_pins spiMemory_0/cs_pin] [get_bd_pins axi_quad_spi_0/ss_o]
validate_bd_design
generate_target all [get_files  C:/CA_Labs/Lab2/wrapper/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.srcs/sources_1/bd/design_1/design_1.bd]
save_bd_design
file copy -force C:/CA_Labs/Lab2/wrapper/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.runs/impl_1/design_1_wrapper.sysdef C:/CA_Labs/Lab2/wrapper/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/CA_Labs/Lab2/wrapper/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.sdk -hwspec C:/CA_Labs/Lab2/wrapper/mp2_fpga_wrapper/mp2_fpga_wrapper/spi_fpga/spi_fpga.sdk/design_1_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
