{"hands_on_practices": [{"introduction": "The most fundamental specification of a Digital-to-Analog Converter (DAC) is its resolution, which defines the finest detail it can produce in an analog signal. This practice explores the direct relationship between the number of bits ($N$) a DAC possesses and its smallest possible output voltage step, often called the Least Significant Bit (LSB). By working through this exercise, you will learn to translate a desired level of signal smoothness into the minimum required bit resolution, a foundational skill in selecting the right DAC for any application. [@problem_id:1295639]", "problem": "An electrical engineer is designing a digital arbitrary waveform generator. The core of this generator is a Digital-to-Analog Converter (DAC) that creates an analog voltage signal from a digital input. The output voltage range of the DAC is from $0 \\text{ V}$ to a full-scale reference voltage of $V_{ref} = 3.3 \\text{ V}$. To ensure the generated waveforms are sufficiently smooth for a high-fidelity audio application, the design specification requires that the smallest possible change in the output voltage—the voltage difference between any two consecutive digital input codes—must be no larger than $500~\\mu\\text{V}$.\n\nWhat is the minimum integer number of bits, $N$, that the DAC must have to meet this smoothness requirement?\n\nA. 11\nB. 12\nC. 13\nD. 14\nE. 16", "solution": "The smallest step (LSB) between consecutive codes for an ideal $N$-bit DAC that spans from $0$ to $V_{ref}$ inclusive is\n$$\n\\Delta V=\\frac{V_{ref}}{2^{N}-1}.\n$$\nThe smoothness requirement demands $\\Delta V \\leq 5.0 \\times 10^{-4}\\ \\text{V}$, so\n$$\n\\frac{V_{ref}}{2^{N}-1} \\leq 5.0 \\times 10^{-4}.\n$$\nWith $V_{ref}=3.3\\ \\text{V}$,\n$$\n\\frac{3.3}{2^{N}-1} \\leq 5.0 \\times 10^{-4}\n\\;\\;\\Rightarrow\\;\\;\n2^{N}-1 \\geq \\frac{3.3}{5.0 \\times 10^{-4}}=6600\n\\;\\;\\Rightarrow\\;\\;\n2^{N} \\geq 6601.\n$$\nSince $2^{12}=4096<6601$ and $2^{13}=8192 \\geq 6601$, the minimum integer $N$ is $13$, which corresponds to option C.\n\nNote: Using the alternative convention $\\Delta V=V_{ref}/2^{N}$ gives $2^{N} \\geq 6600$ and the same conclusion $N=13$.", "answer": "$$\\boxed{C}$$", "id": "1295639"}, {"introduction": "While resolution describes an ideal DAC's precision, real-world components are subject to static errors that cause their output to deviate from the theoretical ideal. This exercise introduces two of the most common imperfections: offset error, which shifts the entire output range, and gain error, which alters its slope. You will apply a linear error model to calculate the actual output of a non-ideal DAC, providing insight into how these errors affect a device's accuracy and the importance of calibration. [@problem_id:1295627]", "problem": "An engineer is characterizing a newly fabricated 8-bit Digital-to-Analog Converter (DAC) intended for a precision control system. The DAC uses a fixed reference voltage of $V_{ref} = 2.56 \\, \\text{V}$. The ideal output voltage for a given decimal input code $D$ (where $0 \\leq D \\leq 255$) is given by the relation $V_{\\text{ideal}} = D \\cdot \\frac{V_{\\text{ref}}}{2^8}$.\n\nDuring testing, the DAC exhibits non-ideal behavior. The relationship between the actual output voltage, $V_{actual}$, and the ideal output voltage, $V_{ideal}$, is found to follow the linear model:\n$$V_{actual} = (1 + G_E) V_{ideal} + V_{offset}$$\nwhere $G_E$ is the fractional gain error and $V_{offset}$ is the offset voltage.\n\nTesting reveals an offset error of $+2.0$ Least Significant Bits (LSB). The measured gain error is specified as $-1.0\\%$.\n\nCalculate the actual output voltage of this DAC when the digital input is the full-scale code (i.e., when all input bits are '1'). Express your final answer in volts, rounded to three significant figures.", "solution": "The ideal DAC transfer is $V_{ideal} = D \\left(\\frac{V_{ref}}{2^{8}}\\right)$ with $D \\in \\{0,\\dots,255\\}$. For full-scale input, $D=255$, so\n$$\nV_{ideal,FS} = 255 \\left(\\frac{V_{ref}}{2^{8}}\\right).\n$$\nThe actual output follows $V_{actual} = (1+G_{E})V_{ideal} + V_{offset}$. The offset error of $+2.0$ LSB corresponds to\n$$\nV_{offset} = 2 \\left(\\frac{V_{ref}}{2^{8}}\\right),\n$$\nand the gain error $-1.0$ percent implies\n$$\nG_{E} = -\\frac{1}{100}.\n$$\nTherefore, at full scale,\n$$\nV_{actual,FS} = \\left(1 - \\frac{1}{100}\\right) \\cdot 255 \\left(\\frac{V_{ref}}{2^{8}}\\right) + 2 \\left(\\frac{V_{ref}}{2^{8}}\\right)\n= \\left(\\frac{99}{100} \\cdot 255 + 2\\right)\\left(\\frac{V_{ref}}{2^{8}}\\right).\n$$\nCompute the bracketed factor:\n$$\n\\frac{99}{100}\\cdot 255 = 252.45,\\quad \\Rightarrow \\quad 252.45 + 2 = 254.45,\n$$\nso\n$$\nV_{actual,FS} = 254.45 \\left(\\frac{V_{ref}}{2^{8}}\\right).\n$$\nWith $V_{ref} = 2.56$, note that $\\frac{V_{ref}}{2^{8}} = \\frac{2.56}{256} = 0.01$, hence\n$$\nV_{actual,FS} = 254.45 \\times 0.01 = 2.5445.\n$$\nRounding to three significant figures gives $2.54$.", "answer": "$$\\boxed{2.54}$$", "id": "1295627"}, {"introduction": "Beyond static accuracy, the speed at which a DAC can change its output is a critical dynamic specification, especially in applications like arbitrary waveform generation. This performance is often limited by the slew rate of the DAC's internal or external output amplifier, which defines the maximum possible rate of voltage change. This problem will guide you through calculating the minimum slew rate needed to generate a fast-changing signal without introducing distortion, linking the digital domain of code changes to the analog reality of voltage transitions over time. [@problem_id:1295665]", "problem": "An arbitrary waveform generator (AWG) uses a high-speed 14-bit Digital-to-Analog Converter (DAC) to produce custom electronic signals. The DAC is unipolar, with its output voltage $V_{\\text{out}}$ related to the digital input code $D$ by the expression $V_{\\text{out}} = V_{\\text{FS}} \\frac{D}{2^N}$, where $N$ is the number of bits and $V_{\\text{FS}}$ is the full-scale voltage. The DAC's output is buffered by an operational amplifier, which has a finite slew rate.\n\nFor a specific application, the AWG needs to generate a trapezoidal pulse. A critical part of this pulse is a linear ramp where the DAC's digital input code changes from $D_1 = 4096$ to $D_2 = 12288$. This voltage transition must occur within a maximum time interval of $\\Delta t = 200 \\text{ ns}$. The DAC's full-scale voltage is specified as $V_{FS} = 10.24 \\text{ V}$.\n\nTo ensure the generated ramp is not distorted by the amplifier's limitations, what is the minimum required slew rate of the DAC's output amplifier? Express your answer in Volts per microsecond ($V/\\mu s$), rounded to three significant figures.", "solution": "The DAC output voltage for a digital code $D$ is given by $V_{out} = V_{FS}\\frac{D}{2^{N}}$. For a change in code from $D_{1}$ to $D_{2}$, the voltage change is\n$$\n\\Delta V = V_{FS}\\frac{D_{2}-D_{1}}{2^{N}}.\n$$\nWith $N=14$, $D_{1}=4096$, $D_{2}=12288$, and $V_{FS}=10.24\\,\\text{V}$,\n$$\nD_{2}-D_{1} = 12288 - 4096 = 8192,\\quad 2^{N} = 16384,\n$$\nso\n$$\n\\Delta V = V_{FS}\\frac{8192}{16384} = \\frac{1}{2}V_{FS} = \\frac{1}{2}\\times 10.24\\,\\text{V} = 5.12\\,\\text{V}.\n$$\nTo avoid slew-rate limiting, the amplifier’s minimum required slew rate must satisfy\n$$\nSR_{\\min} \\geq \\frac{\\Delta V}{\\Delta t}.\n$$\nGiven $\\Delta t = 200\\,\\text{ns} = 0.2\\,\\mu\\text{s}$,\n$$\nSR_{\\min} = \\frac{5.12\\,\\text{V}}{0.2\\,\\mu\\text{s}} = 25.6\\,\\text{V}/\\mu\\text{s}.\n$$\nRounded to three significant figures, the required slew rate is $25.6\\,\\text{V}/\\mu\\text{s}$.", "answer": "$$\\boxed{25.6}$$", "id": "1295665"}]}