{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730939616015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730939616015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 19:33:35 2024 " "Processing started: Wed Nov 06 19:33:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730939616015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730939616015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3junktrunk -c lab3junktrunk " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3junktrunk -c lab3junktrunk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730939616015 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730939618218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_4b-struct " "Found design unit 1: comparator_4b-struct" {  } { { "comparator_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/comparator_4b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619001 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_4b " "Found entity 1: comparator_4b" {  } { { "comparator_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/comparator_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939619001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4b-struct " "Found design unit 1: counter_4b-struct" {  } { { "counter_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/counter_4b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619017 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4b " "Found entity 1: counter_4b" {  } { { "counter_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/counter_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939619017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countertb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countertb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterTB-Behavioral " "Found design unit 1: counterTB-Behavioral" {  } { { "counterTB.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/counterTB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619017 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterTB " "Found entity 1: counterTB" {  } { { "counterTB.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/counterTB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939619017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "dFF_2.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619017 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "dFF_2.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939619017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ENDFF-struct " "Found design unit 1: ENDFF-struct" {  } { { "ENDFF.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/ENDFF.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619017 ""} { "Info" "ISGN_ENTITY_NAME" "1 ENDFF " "Found entity 1: ENDFF" {  } { { "ENDFF.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/ENDFF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939619017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMController-struct " "Found design unit 1: FSMController-struct" {  } { { "FSMController.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/FSMController.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619033 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMController " "Found entity 1: FSMController" {  } { { "FSMController.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/FSMController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939619033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2to1_4b-struct " "Found design unit 1: MUX2to1_4b-struct" {  } { { "MUX2to1_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/MUX2to1_4b.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619033 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_4b " "Found entity 1: MUX2to1_4b" {  } { { "MUX2to1_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/MUX2to1_4b.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939619033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4to1_4b-struct " "Found design unit 1: MUX4to1_4b-struct" {  } { { "MUX4to1_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/MUX4to1_4b.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619033 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4to1_4b " "Found entity 1: MUX4to1_4b" {  } { { "MUX4to1_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/MUX4to1_4b.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939619033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619048 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939619048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlightcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trafficLightController-struct " "Found design unit 1: trafficLightController-struct" {  } { { "trafficLightController.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightController.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619048 ""} { "Info" "ISGN_ENTITY_NAME" "1 trafficLightController " "Found entity 1: trafficLightController" {  } { { "trafficLightController.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939619048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightcontrollertb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlightcontrollertb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trafficLightControllerTB-Behavioral " "Found design unit 1: trafficLightControllerTB-Behavioral" {  } { { "trafficLightControllerTB.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightControllerTB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619048 ""} { "Info" "ISGN_ENTITY_NAME" "1 trafficLightControllerTB " "Found entity 1: trafficLightControllerTB" {  } { { "trafficLightControllerTB.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightControllerTB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939619048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939619048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trafficLightController " "Elaborating entity \"trafficLightController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730939619142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FSMController FSMController:FSMController A:struct " "Elaborating entity \"FSMController\" using architecture \"A:struct\" for hierarchy \"FSMController:FSMController\"" {  } { { "trafficLightController.vhd" "FSMController" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightController.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730939619158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y0Bar FSMController.vhd(17) " "Verilog HDL or VHDL warning at FSMController.vhd(17): object \"y0Bar\" assigned a value but never read" {  } { { "FSMController.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/FSMController.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730939619158 "|trafficLightController|FSMController:FSMController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dFF_2 FSMController:FSMController\|dFF_2:DFF2 A:rtl " "Elaborating entity \"dFF_2\" using architecture \"A:rtl\" for hierarchy \"FSMController:FSMController\|dFF_2:DFF2\"" {  } { { "FSMController.vhd" "DFF2" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/FSMController.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730939619158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "comparator_4b comparator_4b:Comparator A:struct " "Elaborating entity \"comparator_4b\" using architecture \"A:struct\" for hierarchy \"comparator_4b:Comparator\"" {  } { { "trafficLightController.vhd" "Comparator" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightController.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730939619173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "oneBitComparator comparator_4b:Comparator\|oneBitComparator:CP3 A:rtl " "Elaborating entity \"oneBitComparator\" using architecture \"A:rtl\" for hierarchy \"comparator_4b:Comparator\|oneBitComparator:CP3\"" {  } { { "comparator_4b.vhd" "CP3" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/comparator_4b.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730939619173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX4to1_4b MUX4to1_4b:cntMUX A:struct " "Elaborating entity \"MUX4to1_4b\" using architecture \"A:struct\" for hierarchy \"MUX4to1_4b:cntMUX\"" {  } { { "trafficLightController.vhd" "cntMUX" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightController.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730939619173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX2to1_4b MUX4to1_4b:cntMUX\|MUX2to1_4b:MUX1 A:struct " "Elaborating entity \"MUX2to1_4b\" using architecture \"A:struct\" for hierarchy \"MUX4to1_4b:cntMUX\|MUX2to1_4b:MUX1\"" {  } { { "MUX4to1_4b.vhd" "MUX1" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/MUX4to1_4b.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730939619173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter_4b counter_4b:MSTcounter A:struct " "Elaborating entity \"counter_4b\" using architecture \"A:struct\" for hierarchy \"counter_4b:MSTcounter\"" {  } { { "trafficLightController.vhd" "MSTcounter" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightController.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730939619189 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y3Bar counter_4b.vhd(15) " "Verilog HDL or VHDL warning at counter_4b.vhd(15): object \"y3Bar\" assigned a value but never read" {  } { { "counter_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/counter_4b.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730939619189 "|trafficLightController|counter_4b:MSTcounter"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1730939620080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730939620595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730939620595 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GReset " "No output dependent on input pin \"GReset\"" {  } { { "trafficLightController.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730939620682 "|trafficLightController|GReset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730939620682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730939620682 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730939620682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730939620682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730939620682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730939620760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 19:33:40 2024 " "Processing ended: Wed Nov 06 19:33:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730939620760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730939620760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730939620760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730939620760 ""}
