INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/pc_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sim_1/new/IF_ID_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_tb
