m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Projects/Quartus/visual_processing_unit/software/nios2_processor/obj/default/runtime/sim/mentor
vbackground_loader
!s110 1750202059
!i10b 1
!s100 ALl;k:zJHlkooEXEE24aC1
I<8VR7kN8i^5HSbzAW9`i30
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
Z2 w1750200452
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_loader.v
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_loader.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1750202059.000000
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_loader.v|
!s90 -reportprogress|300|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_loader.v|-work|background_loader|
!i113 1
Z4 o-work background_loader
Z5 tCvgOpt 0
Efifo_background
R2
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/fifo_background.vhd
Z9 FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/fifo_background.vhd
l0
L42
VQllHAb<f70hnLVj2zO=nk1
!s100 _l1;dbi9@A02o6S^AgL6c2
Z10 OV;C;10.5b;63
32
Z11 !s110 1750202060
!i10b 1
Z12 !s108 1750202060.000000
Z13 !s90 -reportprogress|300|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/fifo_background.vhd|-work|background_loader|
Z14 !s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/fifo_background.vhd|
!i113 1
R4
Z15 tExplicit 1 CvgOpt 0
Asyn
R6
R7
DEx4 work 15 fifo_background 0 22 QllHAb<f70hnLVj2zO=nk1
l91
L57
VNeS]5DiSa3ZeN^kOn1UN51
!s100 c[iGE7UTLGLlXgGFh5T8B3
R10
32
R11
!i10b 1
R12
R13
R14
!i113 1
R4
R15
vmaster_interface
R11
!i10b 1
!s100 95]@7Ve=AebTISnn@Zo8H1
I_TU4QI[gc_[mmMnE_GZ?l2
R1
R0
R2
8C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/master_interface.v
FC:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/master_interface.v
L0 1
R3
r1
!s85 0
31
R12
!s107 C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/master_interface.v|
!s90 -reportprogress|300|C:/Projects/Quartus/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/master_interface.v|-work|background_loader|
!i113 1
R4
R5
