<stg><name>fir_Pipeline_Shift_Accum_Loop</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i8 127, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i19 0, i19 %acc

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln28 = br i1 %tmp, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:1 %zext_ln28 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:4 %add_ln28 = add i8 %i_1, i8 255

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:5 %zext_ln30 = zext i8 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %shift_reg_V_addr = getelementptr i8 %shift_reg_V, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="shift_reg_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:7 %shift_reg_V_load = load i7 %shift_reg_V_addr

]]></Node>
<StgValue><ssdm name="shift_reg_V_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="fir_int_int_c_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:11 %fir_int_int_c_load = load i7 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:18 %store_ln28 = store i8 %add_ln28, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:7 %shift_reg_V_load = load i7 %shift_reg_V_addr

]]></Node>
<StgValue><ssdm name="shift_reg_V_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %shift_reg_V_addr_1 = getelementptr i8 %shift_reg_V, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="shift_reg_V_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split:9 %store_ln30 = store i8 %shift_reg_V_load, i7 %shift_reg_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:11 %fir_int_int_c_load = load i7 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32">
<![CDATA[
for.inc.split:12 %trunc_ln1679 = trunc i32 %fir_int_int_c_load

]]></Node>
<StgValue><ssdm name="trunc_ln1679"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="5">
<![CDATA[
for.inc.split:13 %sext_ln1679 = sext i5 %trunc_ln1679

]]></Node>
<StgValue><ssdm name="sext_ln1679"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="8">
<![CDATA[
for.inc.split:14 %sext_ln31 = sext i8 %shift_reg_V_load

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:15 %mul_ln31 = mul i13 %sext_ln1679, i13 %sext_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:15 %mul_ln31 = mul i13 %sext_ln1679, i13 %sext_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.inc.split:0 %acc_load = load i19 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:15 %mul_ln31 = mul i13 %sext_ln1679, i13 %sext_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="19" op_0_bw="13">
<![CDATA[
for.inc.split:16 %sext_ln31_1 = sext i13 %mul_ln31

]]></Node>
<StgValue><ssdm name="sext_ln31_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.split:17 %acc_1 = add i19 %sext_ln31_1, i19 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %acc_load_1 = load i19 %acc

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="19">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i19P0A, i19 %acc_out, i19 %acc_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
for.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.split:17 %acc_1 = add i19 %sext_ln31_1, i19 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:19 %store_ln28 = store i19 %acc_1, i19 %acc

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:20 %br_ln28 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="acc_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="acc_out"/></StgValue>
</port>
<port id="62" name="shift_reg_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="fir_int_int_c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="acc" fromId="64" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_64" to="i" fromId="64" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="i" to="store_ln0" fromId="9" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="store_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="acc" to="store_ln0" fromId="8" toId="11">
</dataflow>
<dataflow id="73" from="i" to="i_1" fromId="9" toId="13">
</dataflow>
<dataflow id="75" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="74" toId="14">
</dataflow>
<dataflow id="76" from="i_1" to="tmp" fromId="13" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_77" to="tmp" fromId="77" toId="14">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="79" toId="15">
</dataflow>
<dataflow id="82" from="StgValue_81" to="empty" fromId="81" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_81" to="empty" fromId="81" toId="15">
</dataflow>
<dataflow id="84" from="StgValue_81" to="empty" fromId="81" toId="15">
</dataflow>
<dataflow id="85" from="tmp" to="br_ln28" fromId="14" toId="16">
</dataflow>
<dataflow id="86" from="i_1" to="zext_ln28" fromId="13" toId="17">
</dataflow>
<dataflow id="87" from="i_1" to="add_ln28" fromId="13" toId="18">
</dataflow>
<dataflow id="89" from="StgValue_88" to="add_ln28" fromId="88" toId="18">
</dataflow>
<dataflow id="90" from="add_ln28" to="zext_ln30" fromId="18" toId="19">
</dataflow>
<dataflow id="91" from="shift_reg_V" to="shift_reg_V_addr" fromId="62" toId="20">
</dataflow>
<dataflow id="93" from="StgValue_92" to="shift_reg_V_addr" fromId="92" toId="20">
</dataflow>
<dataflow id="94" from="zext_ln30" to="shift_reg_V_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="95" from="shift_reg_V_addr" to="shift_reg_V_load" fromId="20" toId="21">
</dataflow>
<dataflow id="96" from="fir_int_int_c" to="fir_int_int_c_addr" fromId="63" toId="22">
</dataflow>
<dataflow id="97" from="StgValue_92" to="fir_int_int_c_addr" fromId="92" toId="22">
</dataflow>
<dataflow id="98" from="zext_ln28" to="fir_int_int_c_addr" fromId="17" toId="22">
</dataflow>
<dataflow id="99" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="22" toId="23">
</dataflow>
<dataflow id="100" from="add_ln28" to="store_ln28" fromId="18" toId="24">
</dataflow>
<dataflow id="101" from="i" to="store_ln28" fromId="9" toId="24">
</dataflow>
<dataflow id="102" from="shift_reg_V_addr" to="shift_reg_V_load" fromId="20" toId="25">
</dataflow>
<dataflow id="103" from="shift_reg_V" to="shift_reg_V_addr_1" fromId="62" toId="26">
</dataflow>
<dataflow id="104" from="StgValue_92" to="shift_reg_V_addr_1" fromId="92" toId="26">
</dataflow>
<dataflow id="105" from="zext_ln28" to="shift_reg_V_addr_1" fromId="17" toId="26">
</dataflow>
<dataflow id="106" from="shift_reg_V_load" to="store_ln30" fromId="25" toId="27">
</dataflow>
<dataflow id="107" from="shift_reg_V_addr_1" to="store_ln30" fromId="26" toId="27">
</dataflow>
<dataflow id="108" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="22" toId="28">
</dataflow>
<dataflow id="109" from="fir_int_int_c_load" to="trunc_ln1679" fromId="28" toId="29">
</dataflow>
<dataflow id="110" from="trunc_ln1679" to="sext_ln1679" fromId="29" toId="30">
</dataflow>
<dataflow id="111" from="shift_reg_V_load" to="sext_ln31" fromId="25" toId="31">
</dataflow>
<dataflow id="112" from="sext_ln1679" to="mul_ln31" fromId="30" toId="32">
</dataflow>
<dataflow id="113" from="sext_ln31" to="mul_ln31" fromId="31" toId="32">
</dataflow>
<dataflow id="114" from="sext_ln1679" to="mul_ln31" fromId="30" toId="33">
</dataflow>
<dataflow id="115" from="sext_ln31" to="mul_ln31" fromId="31" toId="33">
</dataflow>
<dataflow id="116" from="acc" to="acc_load" fromId="8" toId="34">
</dataflow>
<dataflow id="117" from="sext_ln1679" to="mul_ln31" fromId="30" toId="35">
</dataflow>
<dataflow id="118" from="sext_ln31" to="mul_ln31" fromId="31" toId="35">
</dataflow>
<dataflow id="119" from="mul_ln31" to="sext_ln31_1" fromId="35" toId="36">
</dataflow>
<dataflow id="120" from="sext_ln31_1" to="acc_1" fromId="36" toId="37">
</dataflow>
<dataflow id="121" from="acc_load" to="acc_1" fromId="34" toId="37">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecPipeline" to="specpipeline_ln6" fromId="122" toId="38">
</dataflow>
<dataflow id="124" from="StgValue_64" to="specpipeline_ln6" fromId="64" toId="38">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specpipeline_ln6" fromId="125" toId="38">
</dataflow>
<dataflow id="127" from="StgValue_125" to="specpipeline_ln6" fromId="125" toId="38">
</dataflow>
<dataflow id="128" from="StgValue_125" to="specpipeline_ln6" fromId="125" toId="38">
</dataflow>
<dataflow id="130" from="empty_0" to="specpipeline_ln6" fromId="129" toId="38">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="131" toId="39">
</dataflow>
<dataflow id="134" from="empty_2" to="specloopname_ln24" fromId="133" toId="39">
</dataflow>
<dataflow id="135" from="sext_ln31_1" to="acc_1" fromId="36" toId="40">
</dataflow>
<dataflow id="136" from="acc_load" to="acc_1" fromId="34" toId="40">
</dataflow>
<dataflow id="137" from="acc_1" to="store_ln28" fromId="40" toId="41">
</dataflow>
<dataflow id="138" from="acc" to="store_ln28" fromId="8" toId="41">
</dataflow>
<dataflow id="139" from="acc" to="acc_load_1" fromId="8" toId="43">
</dataflow>
<dataflow id="141" from="_ssdm_op_Write.ap_auto.i19P0A" to="write_ln0" fromId="140" toId="44">
</dataflow>
<dataflow id="142" from="acc_out" to="write_ln0" fromId="61" toId="44">
</dataflow>
<dataflow id="143" from="acc_load_1" to="write_ln0" fromId="43" toId="44">
</dataflow>
<dataflow id="144" from="tmp" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="145" from="tmp" to="StgValue_5" fromId="14" toId="5">
</dataflow>
</dataflows>


</stg>
