{"Arun Raman": [["Scalable Speculative Parallelization on Commodity Clusters", ["Hanjun Kim", "Arun Raman", "Feng Liu", "Jae W. Lee", "David I. August"], "https://doi.org/10.1109/MICRO.2010.19", "micro", 2010]], "Feng Liu": [["Scalable Speculative Parallelization on Commodity Clusters", ["Hanjun Kim", "Arun Raman", "Feng Liu", "Jae W. Lee", "David I. August"], "https://doi.org/10.1109/MICRO.2010.19", "micro", 2010]], "David I. August": [["Scalable Speculative Parallelization on Commodity Clusters", ["Hanjun Kim", "Arun Raman", "Feng Liu", "Jae W. Lee", "David I. August"], "https://doi.org/10.1109/MICRO.2010.19", "micro", 2010]], "Utku Aydonat": [["Hardware Support for Relaxed Concurrency Control in Transactional Memory", ["Utku Aydonat", "Tarek S. Abdelrahman"], "https://doi.org/10.1109/MICRO.2010.25", "micro", 2010]], "Tarek S. Abdelrahman": [["Hardware Support for Relaxed Concurrency Control in Transactional Memory", ["Utku Aydonat", "Tarek S. Abdelrahman"], "https://doi.org/10.1109/MICRO.2010.25", "micro", 2010]], "Marc Lupon": [["A Dynamically Adaptable Hardware Transactional Memory", ["Marc Lupon", "Grigorios Magklis", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2010.23", "micro", 2010]], "Grigorios Magklis": [["A Dynamically Adaptable Hardware Transactional Memory", ["Marc Lupon", "Grigorios Magklis", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2010.23", "micro", 2010]], "Antonio Gonzalez": [["A Dynamically Adaptable Hardware Transactional Memory", ["Marc Lupon", "Grigorios Magklis", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2010.23", "micro", 2010]], "Luke Yen": [["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "Stephan Diestelhorst": [["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "Martin Pohlack": [["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "Michael Hohmuth": [["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "David Christie": [["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "Dan Grossman": [["ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "https://doi.org/10.1109/MICRO.2010.40", "micro", 2010]], "Hsiang-Yun Cheng": [["Memory Latency Reduction via Thread Throttling", ["Hsiang-Yun Cheng", "Chung-Hsiang Lin", "Jian Li", "Chia-Lin Yang"], "https://doi.org/10.1109/MICRO.2010.39", "micro", 2010]], "Chung-Hsiang Lin": [["Memory Latency Reduction via Thread Throttling", ["Hsiang-Yun Cheng", "Chung-Hsiang Lin", "Jian Li", "Chia-Lin Yang"], "https://doi.org/10.1109/MICRO.2010.39", "micro", 2010]], "Jian Li": [["Memory Latency Reduction via Thread Throttling", ["Hsiang-Yun Cheng", "Chung-Hsiang Lin", "Jian Li", "Chia-Lin Yang"], "https://doi.org/10.1109/MICRO.2010.39", "micro", 2010]], "Chia-Lin Yang": [["Memory Latency Reduction via Thread Throttling", ["Hsiang-Yun Cheng", "Chung-Hsiang Lin", "Jian Li", "Chia-Lin Yang"], "https://doi.org/10.1109/MICRO.2010.39", "micro", 2010]], "Michael Papamichael": [["Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior", ["Yoongu Kim", "Michael Papamichael", "Onur Mutlu", "Mor Harchol-Balter"], "https://doi.org/10.1109/MICRO.2010.51", "micro", 2010]], "Onur Mutlu": [["Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior", ["Yoongu Kim", "Michael Papamichael", "Onur Mutlu", "Mor Harchol-Balter"], "https://doi.org/10.1109/MICRO.2010.51", "micro", 2010]], "Mor Harchol-Balter": [["Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior", ["Yoongu Kim", "Michael Papamichael", "Onur Mutlu", "Mor Harchol-Balter"], "https://doi.org/10.1109/MICRO.2010.51", "micro", 2010]], "Vijay Janapa Reddi": [["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "Svilen Kanev": [["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "Simone Campanoni": [["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "Michael D. Smith": [["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "Gu-Yeon Wei": [["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "David M. Brooks": [["Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2010.35", "micro", 2010]], "Yoav Etsion": [["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Felipe Cabarcas": [["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Alejandro Rico": [["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Alex Ramirez": [["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Rosa M. Badia": [["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Eduard Ayguade": [["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Jesus Labarta": [["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010]], "Mateo Valero": [["Task Superscalar: An Out-of-Order Task Pipeline", ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.13", "micro", 2010], ["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Erika Gunadi": [["Combating Aging with the Colt Duty Cycle Equalizer", ["Erika Gunadi", "Abhishek A. Sinkar", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2010.37", "micro", 2010]], "Abhishek A. Sinkar": [["Combating Aging with the Colt Duty Cycle Equalizer", ["Erika Gunadi", "Abhishek A. Sinkar", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2010.37", "micro", 2010]], "Mikko H. Lipasti": [["Combating Aging with the Colt Duty Cycle Equalizer", ["Erika Gunadi", "Abhishek A. Sinkar", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2010.37", "micro", 2010]], "Nak Hee Seong": [["SAFER: Stuck-At-Fault Error Recovery for Memories", ["Nak Hee Seong", "Dong Hyuk Woo", "Vijayalakshmi Srinivasan", "Jude A. Rivers", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2010.46", "micro", 2010]], "Vijayalakshmi Srinivasan": [["SAFER: Stuck-At-Fault Error Recovery for Memories", ["Nak Hee Seong", "Dong Hyuk Woo", "Vijayalakshmi Srinivasan", "Jude A. Rivers", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2010.46", "micro", 2010]], "Jude A. Rivers": [["SAFER: Stuck-At-Fault Error Recovery for Memories", ["Nak Hee Seong", "Dong Hyuk Woo", "Vijayalakshmi Srinivasan", "Jude A. Rivers", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2010.46", "micro", 2010]], "Hsien-Hsin S. Lee": [["SAFER: Stuck-At-Fault Error Recovery for Memories", ["Nak Hee Seong", "Dong Hyuk Woo", "Vijayalakshmi Srinivasan", "Jude A. Rivers", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2010.46", "micro", 2010]], "Arun A. Nair": [["AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors", ["Arun A. Nair", "Lizy Kurian John", "Lieven Eeckhout"], "https://doi.org/10.1109/MICRO.2010.34", "micro", 2010]], "Lizy Kurian John": [["AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors", ["Arun A. Nair", "Lizy Kurian John", "Lieven Eeckhout"], "https://doi.org/10.1109/MICRO.2010.34", "micro", 2010]], "Lieven Eeckhout": [["AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors", ["Arun A. Nair", "Lizy Kurian John", "Lieven Eeckhout"], "https://doi.org/10.1109/MICRO.2010.34", "micro", 2010]], "Daniel Y. Deng": [["Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric", ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2010.17", "micro", 2010]], "Daniel Lo": [["Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric", ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2010.17", "micro", 2010]], "Greg Malysa": [["Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric", ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2010.17", "micro", 2010]], "Skyler Schneider": [["Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric", ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2010.17", "micro", 2010]], "G. Edward Suh": [["Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric", ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2010.17", "micro", 2010]], "Aamer Jaleel": [["Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies", ["Aamer Jaleel", "Eric Borch", "Malini Bhandaru", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2010.52", "micro", 2010]], "Eric Borch": [["Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies", ["Aamer Jaleel", "Eric Borch", "Malini Bhandaru", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2010.52", "micro", 2010]], "Malini Bhandaru": [["Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies", ["Aamer Jaleel", "Eric Borch", "Malini Bhandaru", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2010.52", "micro", 2010]], "Simon C. Steely Jr.": [["Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies", ["Aamer Jaleel", "Eric Borch", "Malini Bhandaru", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2010.52", "micro", 2010]], "Joel S. Emer": [["Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies", ["Aamer Jaleel", "Eric Borch", "Malini Bhandaru", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2010.52", "micro", 2010]], "Dongyuan Zhan": [["STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches", ["Dongyuan Zhan", "Hong Jiang", "Sharad C. Seth"], "https://doi.org/10.1109/MICRO.2010.31", "micro", 2010]], "Hong Jiang": [["STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches", ["Dongyuan Zhan", "Hong Jiang", "Sharad C. Seth"], "https://doi.org/10.1109/MICRO.2010.31", "micro", 2010]], "Sharad C. Seth": [["STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches", ["Dongyuan Zhan", "Hong Jiang", "Sharad C. Seth"], "https://doi.org/10.1109/MICRO.2010.31", "micro", 2010]], "Samira Manabi Khan": [["Sampling Dead Block Prediction for Last-Level Caches", ["Samira Manabi Khan", "Yingying Tian", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2010.24", "micro", 2010]], "Yingying Tian": [["Sampling Dead Block Prediction for Last-Level Caches", ["Samira Manabi Khan", "Yingying Tian", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2010.24", "micro", 2010]], "Daniel A. Jimenez": [["Sampling Dead Block Prediction for Last-Level Caches", ["Samira Manabi Khan", "Yingying Tian", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2010.24", "micro", 2010]], "Daniel Sanchez": [["The ZCache: Decoupling Ways and Associativity", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1109/MICRO.2010.20", "micro", 2010]], "Christos Kozyrakis": [["The ZCache: Decoupling Ways and Associativity", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1109/MICRO.2010.20", "micro", 2010]], "Rajkishore Barik": [["Efficient Selection of Vector Instructions Using Dynamic Programming", ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"], "https://doi.org/10.1109/MICRO.2010.38", "micro", 2010]], "Jisheng Zhao": [["Efficient Selection of Vector Instructions Using Dynamic Programming", ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"], "https://doi.org/10.1109/MICRO.2010.38", "micro", 2010]], "Vivek Sarkar": [["Efficient Selection of Vector Instructions Using Dynamic Programming", ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"], "https://doi.org/10.1109/MICRO.2010.38", "micro", 2010]], "Nagesh B. Lakshminarayana": [["Many-Thread Aware Prefetching Mechanisms for GPGPU Applications", ["Jaekyu Lee", "Nagesh B. Lakshminarayana", "Hyesoon Kim", "Richard W. Vuduc"], "https://doi.org/10.1109/MICRO.2010.44", "micro", 2010]], "Richard W. Vuduc": [["Many-Thread Aware Prefetching Mechanisms for GPGPU Applications", ["Jaekyu Lee", "Nagesh B. Lakshminarayana", "Hyesoon Kim", "Richard W. Vuduc"], "https://doi.org/10.1109/MICRO.2010.44", "micro", 2010]], "Eric S. Chung": [["Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", ["Eric S. Chung", "Peter A. Milder", "James C. Hoe", "Ken Mai"], "https://doi.org/10.1109/MICRO.2010.36", "micro", 2010]], "Peter A. Milder": [["Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", ["Eric S. Chung", "Peter A. Milder", "James C. Hoe", "Ken Mai"], "https://doi.org/10.1109/MICRO.2010.36", "micro", 2010]], "James C. Hoe": [["Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", ["Eric S. Chung", "Peter A. Milder", "James C. Hoe", "Ken Mai"], "https://doi.org/10.1109/MICRO.2010.36", "micro", 2010]], "Ken Mai": [["Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", ["Eric S. Chung", "Peter A. Milder", "James C. Hoe", "Ken Mai"], "https://doi.org/10.1109/MICRO.2010.36", "micro", 2010]], "Michael Steffen": [["Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels", ["Michael Steffen", "Joseph Zambreno"], "https://doi.org/10.1109/MICRO.2010.45", "micro", 2010]], "Joseph Zambreno": [["Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels", ["Michael Steffen", "Joseph Zambreno"], "https://doi.org/10.1109/MICRO.2010.45", "micro", 2010]], "Adrian Nistor": [["InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing", ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.55", "micro", 2010]], "Darko Marinov": [["InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing", ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.55", "micro", 2010]], "Josep Torrellas": [["InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing", ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.55", "micro", 2010], ["AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection", ["Abdullah Muzahid", "Norimasa Otsuki", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.32", "micro", 2010], ["ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment", ["Xuehai Qian", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.29", "micro", 2010]], "Jie Yu": [["Tolerating Concurrency Bugs Using Transactions as Lifeguards", ["Jie Yu", "Satish Narayanasamy"], "https://doi.org/10.1109/MICRO.2010.56", "micro", 2010]], "Satish Narayanasamy": [["Tolerating Concurrency Bugs Using Transactions as Lifeguards", ["Jie Yu", "Satish Narayanasamy"], "https://doi.org/10.1109/MICRO.2010.56", "micro", 2010]], "Enrique Vallejo": [["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Ramon Beivide": [["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Adrian Cristal": [["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Tim Harris": [["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Fernando Vallejo": [["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Osman S. Unsal": [["Architectural Support for Fair Reader-Writer Locking", ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2010.12", "micro", 2010]], "Abdullah Muzahid": [["AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection", ["Abdullah Muzahid", "Norimasa Otsuki", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.32", "micro", 2010]], "Norimasa Otsuki": [["AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection", ["Abdullah Muzahid", "Norimasa Otsuki", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.32", "micro", 2010]], "Ryota Shioya": [["Register Cache System Not for Latency Reduction Purpose", ["Ryota Shioya", "Kazuo Horio", "Masahiro Goshima", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2010.43", "micro", 2010]], "Kazuo Horio": [["Register Cache System Not for Latency Reduction Purpose", ["Ryota Shioya", "Kazuo Horio", "Masahiro Goshima", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2010.43", "micro", 2010]], "Masahiro Goshima": [["Register Cache System Not for Latency Reduction Purpose", ["Ryota Shioya", "Kazuo Horio", "Masahiro Goshima", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2010.43", "micro", 2010]], "Shuichi Sakai": [["Register Cache System Not for Latency Reduction Purpose", ["Ryota Shioya", "Kazuo Horio", "Masahiro Goshima", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2010.43", "micro", 2010]], "Shekhar Srikantaiah": [["Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors", ["Shekhar Srikantaiah", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2010.26", "micro", 2010]], "Mahmut T. Kandemir": [["Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors", ["Shekhar Srikantaiah", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2010.26", "micro", 2010]], "Shantanu Gupta": [["Erasing Core Boundaries for Robust and Configurable Performance", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2010.30", "micro", 2010]], "Shuguang Feng": [["Erasing Core Boundaries for Robust and Configurable Performance", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2010.30", "micro", 2010]], "Amin Ansari": [["Erasing Core Boundaries for Robust and Configurable Performance", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2010.30", "micro", 2010]], "Scott A. Mahlke": [["Erasing Core Boundaries for Robust and Configurable Performance", ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2010.30", "micro", 2010]], "Guoping Long": [["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Diana Franklin": [["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Susmit Biswas": [["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Pablo J. Ortiz": [["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Jason Oberg": [["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Dongrui Fan": [["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Frederic T. Chong": [["Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2010.41", "micro", 2010]], "Timothy N. Miller": [["Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", ["Timothy N. Miller", "Renji Thomas", "James Dinan", "Bruce M. Adcock", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2010.28", "micro", 2010]], "Renji Thomas": [["Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", ["Timothy N. Miller", "Renji Thomas", "James Dinan", "Bruce M. Adcock", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2010.28", "micro", 2010]], "James Dinan": [["Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", ["Timothy N. Miller", "Renji Thomas", "James Dinan", "Bruce M. Adcock", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2010.28", "micro", 2010]], "Bruce M. Adcock": [["Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", ["Timothy N. Miller", "Renji Thomas", "James Dinan", "Bruce M. Adcock", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2010.28", "micro", 2010]], "Radu Teodorescu": [["Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", ["Timothy N. Miller", "Renji Thomas", "James Dinan", "Bruce M. Adcock", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2010.28", "micro", 2010]], "Thomas Vogelsang": [["Understanding the Energy Consumption of Dynamic Random Access Memories", ["Thomas Vogelsang"], "https://doi.org/10.1109/MICRO.2010.42", "micro", 2010]], "Jeffrey Stuecheli": [["Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1109/MICRO.2010.22", "micro", 2010]], "Dimitris Kaseridis": [["Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1109/MICRO.2010.22", "micro", 2010]], "Hillery C. Hunter": [["Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1109/MICRO.2010.22", "micro", 2010]], "Lizy K. John": [["Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1109/MICRO.2010.22", "micro", 2010]], "Adrian M. Caulfield": [["Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "https://doi.org/10.1109/MICRO.2010.33", "micro", 2010]], "Arup De": [["Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "https://doi.org/10.1109/MICRO.2010.33", "micro", 2010]], "Joel Coburn": [["Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "https://doi.org/10.1109/MICRO.2010.33", "micro", 2010]], "Todor I. Mollow": [["Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "https://doi.org/10.1109/MICRO.2010.33", "micro", 2010]], "Rajesh K. Gupta": [["Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "https://doi.org/10.1109/MICRO.2010.33", "micro", 2010]], "Steven Swanson": [["Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "https://doi.org/10.1109/MICRO.2010.33", "micro", 2010]], "Jin Ouyang": [["LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support", ["Jin Ouyang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2010.21", "micro", 2010]], "Yuan Xie": [["LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support", ["Jin Ouyang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2010.21", "micro", 2010]], "Ali Bakhoda": [["Throughput-Effective On-Chip Networks for Manycore Accelerators", ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2010.50", "micro", 2010]], "Tor M. Aamodt": [["Throughput-Effective On-Chip Networks for Manycore Accelerators", ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2010.50", "micro", 2010]], "Syed Ali Raza Jafri": [["Adaptive Flow Control for Robust Performance and Energy", ["Syed Ali Raza Jafri", "Yu-Ju Hong", "Mithuna Thottethodi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2010.48", "micro", 2010]], "Yu-Ju Hong": [["Adaptive Flow Control for Robust Performance and Energy", ["Syed Ali Raza Jafri", "Yu-Ju Hong", "Mithuna Thottethodi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2010.48", "micro", 2010]], "Mithuna Thottethodi": [["Adaptive Flow Control for Robust Performance and Energy", ["Syed Ali Raza Jafri", "Yu-Ju Hong", "Mithuna Thottethodi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2010.48", "micro", 2010]], "T. N. Vijaykumar": [["Adaptive Flow Control for Robust Performance and Energy", ["Syed Ali Raza Jafri", "Yu-Ju Hong", "Mithuna Thottethodi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2010.48", "micro", 2010]], "Xuehai Qian": [["ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment", ["Xuehai Qian", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2010.29", "micro", 2010]], "Meng Zhang": [["Fractal Coherence: Scalably Verifiable Cache Coherence", ["Meng Zhang", "Alvin R. Lebeck", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2010.11", "micro", 2010]], "Alvin R. Lebeck": [["Fractal Coherence: Scalably Verifiable Cache Coherence", ["Meng Zhang", "Alvin R. Lebeck", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2010.11", "micro", 2010]], "Daniel J. Sorin": [["Fractal Coherence: Scalably Verifiable Cache Coherence", ["Meng Zhang", "Alvin R. Lebeck", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2010.11", "micro", 2010]], "Christophe Dubach": [["A Predictive Model for Dynamic Microarchitectural Adaptivity Control", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Michael F. P. OBoyle"], "https://doi.org/10.1109/MICRO.2010.14", "micro", 2010]], "Timothy M. Jones": [["A Predictive Model for Dynamic Microarchitectural Adaptivity Control", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Michael F. P. OBoyle"], "https://doi.org/10.1109/MICRO.2010.14", "micro", 2010]], "Edwin V. Bonilla": [["A Predictive Model for Dynamic Microarchitectural Adaptivity Control", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Michael F. P. OBoyle"], "https://doi.org/10.1109/MICRO.2010.14", "micro", 2010]], "Michael F. P. OBoyle": [["A Predictive Model for Dynamic Microarchitectural Adaptivity Control", ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Michael F. P. OBoyle"], "https://doi.org/10.1109/MICRO.2010.14", "micro", 2010]], "Matthew A. Watkins": [["ReMAP: A Reconfigurable Heterogeneous Multicore Architecture", ["Matthew A. Watkins", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2010.15", "micro", 2010]], "David H. Albonesi": [["ReMAP: A Reconfigurable Heterogeneous Multicore Architecture", ["Matthew A. Watkins", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2010.15", "micro", 2010]], "Michael Mihn-Jong Lee": [["Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs", ["Michael Mihn-Jong Lee", "John Kim", "Dennis Abts", "Michael R. Marty", "Jae W. Lee"], "https://doi.org/10.1109/MICRO.2010.18", "micro", 2010]], "Dennis Abts": [["Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs", ["Michael Mihn-Jong Lee", "John Kim", "Dennis Abts", "Michael R. Marty", "Jae W. Lee"], "https://doi.org/10.1109/MICRO.2010.18", "micro", 2010]], "Michael R. Marty": [["Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs", ["Michael Mihn-Jong Lee", "John Kim", "Dennis Abts", "Michael R. Marty", "Jae W. Lee"], "https://doi.org/10.1109/MICRO.2010.18", "micro", 2010]], "Jianwei Chen": [["Adaptive and Speculative Slack Simulations of CMPs on CMPs", ["Jianwei Chen", "Lakshmi Kumar Dabbiru", "Daniel Wong", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/MICRO.2010.47", "micro", 2010]], "Lakshmi Kumar Dabbiru": [["Adaptive and Speculative Slack Simulations of CMPs on CMPs", ["Jianwei Chen", "Lakshmi Kumar Dabbiru", "Daniel Wong", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/MICRO.2010.47", "micro", 2010]], "Daniel Wong": [["Adaptive and Speculative Slack Simulations of CMPs on CMPs", ["Jianwei Chen", "Lakshmi Kumar Dabbiru", "Daniel Wong", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/MICRO.2010.47", "micro", 2010]], "Murali Annavaram": [["Adaptive and Speculative Slack Simulations of CMPs on CMPs", ["Jianwei Chen", "Lakshmi Kumar Dabbiru", "Daniel Wong", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/MICRO.2010.47", "micro", 2010]], "Michel Dubois": [["Adaptive and Speculative Slack Simulations of CMPs on CMPs", ["Jianwei Chen", "Lakshmi Kumar Dabbiru", "Daniel Wong", "Murali Annavaram", "Michel Dubois"], "https://doi.org/10.1109/MICRO.2010.47", "micro", 2010]], "Chi-Keung Luk": [["SD3: A Scalable Approach to Dynamic Data-Dependence Profiling", ["Minjang Kim", "Hyesoon Kim", "Chi-Keung Luk"], "https://doi.org/10.1109/MICRO.2010.49", "micro", 2010]], "Aparna Kotha": [["Automatic Parallelization in a Binary Rewriter", ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"], "https://doi.org/10.1109/MICRO.2010.27", "micro", 2010]], "Kapil Anand": [["Automatic Parallelization in a Binary Rewriter", ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"], "https://doi.org/10.1109/MICRO.2010.27", "micro", 2010]], "Matthew Smithson": [["Automatic Parallelization in a Binary Rewriter", ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"], "https://doi.org/10.1109/MICRO.2010.27", "micro", 2010]], "Greeshma Yellareddy": [["Automatic Parallelization in a Binary Rewriter", ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"], "https://doi.org/10.1109/MICRO.2010.27", "micro", 2010]], "Rajeev Barua": [["Automatic Parallelization in a Binary Rewriter", ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"], "https://doi.org/10.1109/MICRO.2010.27", "micro", 2010]]}