$date
	Sun Dec 18 12:38:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_universal_shift_register $end
$var wire 16 ! Q [15:0] $end
$var parameter 32 " WIDTH $end
$var reg 16 # Data [15:0] $end
$var reg 16 $ M [15:0] $end
$var reg 1 % clk $end
$var reg 1 & enable $end
$var reg 1 ' res $end
$var reg 3 ( set [2:0] $end
$scope module DUT $end
$var wire 16 ) D [15:0] $end
$var wire 16 * M [15:0] $end
$var wire 1 % clk $end
$var wire 1 & enable $end
$var wire 16 + out_state [15:0] $end
$var wire 1 ' res $end
$var wire 3 , set [2:0] $end
$var parameter 32 - WIDTH $end
$var parameter 32 . logic_shft_left $end
$var parameter 32 / logic_shft_right $end
$var parameter 32 0 parall_out $end
$var parameter 32 1 ring_shft_left $end
$var parameter 32 2 ring_shft_right $end
$var parameter 32 3 serial_out $end
$var reg 16 4 Q [15:0] $end
$var reg 3 5 next_state [2:0] $end
$var reg 16 6 qQ [15:0] $end
$var reg 3 7 state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 3
b101 2
b100 1
b1 0
b11 /
b10 .
b1111 -
b1111 "
$end
#0
$dumpvars
bx 7
bx 6
b1 5
bx 4
b1 ,
bx +
b10 *
b101001011110 )
b1 (
1'
0&
0%
b10 $
b101001011110 #
bx !
$end
#1
b101001011110 !
b101001011110 +
b101001011110 4
b1 7
b0 6
0'
#2
1'
#5
1%
#10
0%
#15
1%
#20
b10 5
0%
b10 (
b10 ,
#25
b10100101111000 !
b10100101111000 +
b10100101111000 4
b10 7
1%
#30
0%
#35
1%
#40
b11 5
0%
b11 (
b11 ,
#45
b101 5
b1010010111 !
b1010010111 +
b1010010111 4
b11 7
1%
#50
0%
#55
b11 5
b101 7
1%
#60
b100 5
0%
b100 (
b100 ,
#65
b1010010111100 !
b1010010111100 +
b1010010111100 4
b100 7
1%
#70
0%
#75
1%
#80
b101 5
0%
b101 (
b101 ,
#85
b10100101111 !
b10100101111 +
b10100101111 4
b101 7
1%
#90
0%
#95
1%
#100
b110 5
0%
b110 (
b110 ,
1&
#105
b0 !
b0 +
b0 4
b101001011110 6
b110 7
1%
#110
0%
0&
#115
b1 !
b1 +
b1 4
b10100101111 6
1%
#120
0%
#125
b1000001010010111 6
1%
#130
0%
#135
b1100000101001011 6
1%
#140
0%
#145
b1110000010100101 6
1%
#150
b11 5
0%
b11 (
b11 ,
#155
b101 5
b1010010111 !
b1010010111 +
b1010010111 4
b11 7
1%
#160
0%
#165
b11 5
b101 7
1%
#170
b100 5
0%
b100 (
b100 ,
#175
b1010010111100 !
b1010010111100 +
b1010010111100 4
b100 7
1%
#180
0%
#185
1%
#190
0%
#195
1%
#200
0%
