idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
#### wr hqm_pf_cfg_i.sriov_cap_func_bar_l 0x00000000
#### wr hqm_pf_cfg_i.sriov_cap_func_bar_u 0x00000003
###################################
# Enable PF memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
wr config_master.cfg_pm_pmcsr_disable.disable 0x0
rd config_master.cfg_pm_pmcsr_disable.disable 0x0
##
###poll to Wait for reset to be done
poll config_master.cfg_diagnostic_reset_status 0x800003ff 0x800003ff 500
###poll to Wait for unit_idle to be done
poll config_master.cfg_diagnostic_idle_status 0x0007ffff 0x0007ffff 500
###################################
 

###################################
# Setup LUTs used by HCWs

#mem_update      # initialize memories to hqm_cfg defaults using backdoor access
##########################
#Configurations
########################## 
 
#8ldbQID
#8ldbCQ
#
#qid2cq mapping:
#QID[0]=>CQ[0] / CQ[4]
#
#CQ[0].cq_depth=8;    QID4 => CQ[4]
#CQ[4].cq_depth=1024; QID4 => CQ[4] 
 

cfg_begin
   #MSIX programming
   msix_alarm 0 addr=0xbeefcafe0000110 data=0xbeefcace enable=1
  	 
   
  dir qid 8
  dir qid 9
  dir qid 10
  dir qid 11 
      
#  ldb qid 4 qid_ldb_inflight_limit=512 fid_cfg_v=1 fid_limit=512
#  ldb qid 5 qid_ldb_inflight_limit=64 fid_cfg_v=1 fid_limit=512
#  ldb qid 6 qid_ldb_inflight_limit=64 fid_cfg_v=1 fid_limit=512
#  ldb qid 7 qid_ldb_inflight_limit=64 fid_cfg_v=1 fid_limit=512
  
  
       
  ldb qid 0 qid_ldb_inflight_limit=512 fid_cfg_v=1 fid_limit=512   aqed_freelist_base=0     aqed_freelist_limit=0x1ff ord_mode=3 ord_slot=0 ord_grp=0 sn_cfg_v=1
  ldb qid 1 qid_ldb_inflight_limit=512 fid_cfg_v=1 fid_limit=512   aqed_freelist_base=0x200 aqed_freelist_limit=0x3ff ord_mode=3 ord_slot=0 ord_grp=1 sn_cfg_v=1 
  ldb qid 2 qid_ldb_inflight_limit=512 fid_cfg_v=1 fid_limit=512   aqed_freelist_base=0x400 aqed_freelist_limit=0x5ff ord_mode=3 ord_slot=1 ord_grp=0 sn_cfg_v=1 
  ldb qid 3 qid_ldb_inflight_limit=512 fid_cfg_v=1 fid_limit=512   aqed_freelist_base=0x600 aqed_freelist_limit=0x7ff ord_mode=3 ord_slot=1 ord_grp=1 sn_cfg_v=1 
   

  vas 0  credit_cnt=16384  
  
  vas 0  ldb_qidv0=1  ldb_qidv1=1  ldb_qidv2=1  ldb_qidv3=1
#  vas 0  ldb_qidv4=1  ldb_qidv5=1  ldb_qidv6=1  ldb_qidv7=1   
  vas 0  dir_qidv8=1  dir_qidv9=1  dir_qidv10=1 dir_qidv11=1  
   
 
  dir pp 8   vas=0
  dir pp 9   vas=0
  dir pp 10  vas=0
  dir pp 11  vas=0   
      
  dir cq 8   cq_depth=1024 gpa=sm cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 9   cq_depth=1024 gpa=sm cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 10  cq_depth=1024 gpa=sm cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 11  cq_depth=1024 gpa=sm cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
     
  ldb pp 0  vas=0
  ldb pp 1  vas=0
  ldb pp 2  vas=0
  ldb pp 3  vas=0
 
  ldb pp 4  vas=0  exp_replay_cnt=1
  ldb pp 5  vas=0  exp_replay_cnt=1
  ldb pp 6  vas=0  exp_replay_cnt=1
  ldb pp 7  vas=0  exp_replay_cnt=1
   

     
  ldb cq 0   wu_limit=8192  cq_depth=8     gpa=sm hist_list_base=0x000 hist_list_limit=0x1ff qidv0=1 qidix0=0 pri0=0 #qidv1=0 qidix1=1 pri1=0 #qidv2=0 qidix2=2 pri0=0 qidv3=0 qidix3=3 pri3=0 qidv4=0 qidix4=4 pri4=0 qidv5=0 qidix5=5 pri5=0 qidv6=0 qidix6=6 pri6=0 qidv7=0 qidix7=7 pri7=0 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  ldb cq 1   wu_limit=8192  cq_depth=8	   gpa=sm hist_list_base=0x200 hist_list_limit=0x3ff qidv0=1 qidix0=1 pri0=0 #qidv1=0 qidix1=1 pri1=0 #qidv2=0 qidix2=2 pri0=0 qidv3=0 qidix3=3 pri3=0 qidv4=0 qidix4=4 pri4=0 qidv5=0 qidix5=5 pri5=0 qidv6=0 qidix6=6 pri6=0 qidv7=0 qidix7=7 pri7=0 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  #ldb cq 2   wu_limit=8192  cq_depth=8	   gpa=sm hist_list_base=0x400 hist_list_limit=0x5ff qidv0=1 qidix0=2 pri0=0 #qidv1=0 qidix1=1 pri1=0 #qidv2=0 qidix2=2 pri0=0 qidv3=0 qidix3=3 pri3=0 qidv4=0 qidix4=4 pri4=0 qidv5=0 qidix5=5 pri5=0 qidv6=0 qidix6=6 pri6=0 qidv7=0 qidix7=7 pri7=0 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  #ldb cq 3   wu_limit=8192  cq_depth=8	   gpa=sm hist_list_base=0x600 hist_list_limit=0x7ff qidv0=1 qidix0=3 pri0=0 #qidv1=0 qidix1=1 pri1=0 #qidv2=0 qidix2=2 pri0=0 qidv3=0 qidix3=3 pri3=0 qidv4=0 qidix4=4 pri4=0 qidv5=0 qidix5=5 pri5=0 qidv6=0 qidix6=6 pri6=0 qidv7=0 qidix7=7 pri7=0 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1

  ldb cq 4   wu_limit=8192  cq_depth=1024  gpa=sm hist_list_base=0x400 hist_list_limit=0x5ff qidv0=1 qidix0=0 pri0=7  #qidv1=1 qidix1=4 pri1=0 #qidv2=0 qidix2=2 pri0=0 qidv3=0 qidix3=3 pri3=0 qidv4=0 qidix4=4 pri4=0 qidv5=0 qidix5=5 pri5=0 qidv6=0 qidix6=6 pri6=0 qidv7=0 qidix7=7 pri7=0 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  ldb cq 5   wu_limit=8192  cq_depth=1024  gpa=sm hist_list_base=0x600 hist_list_limit=0x7ff qidv0=1 qidix0=1 pri0=7  #qidv1=1 qidix1=5 pri1=0 #qidv2=0 qidix2=2 pri0=0 qidv3=0 qidix3=3 pri3=0 qidv4=0 qidix4=4 pri4=0 qidv5=0 qidix5=5 pri5=0 qidv6=0 qidix6=6 pri6=0 qidv7=0 qidix7=7 pri7=0 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  #use the following hist_list setting, cq[4].hist_list.size=256, can't do replay scenario_4 test
  #ldb cq 4   wu_limit=8192  cq_depth=1024  gpa=sm hist_list_base=0x400 hist_list_limit=0x4ff qidv0=1 qidix0=0 pri0=7  #qidv1=1 qidix1=4 pri1=0 #qidv2=0 qidix2=2 pri0=0 qidv3=0 qidix3=3 pri3=0 qidv4=0 qidix4=4 pri4=0 qidv5=0 qidix5=5 pri5=0 qidv6=0 qidix6=6 pri6=0 qidv7=0 qidix7=7 pri7=0 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  #ldb cq 5   wu_limit=8192  cq_depth=1024  gpa=sm hist_list_base=0x500 hist_list_limit=0x6ff qidv0=1 qidix0=1 pri0=7  #qidv1=1 qidix1=5 pri1=0 #qidv2=0 qidix2=2 pri0=0 qidv3=0 qidix3=3 pri3=0 qidv4=0 qidix4=4 pri4=0 qidv5=0 qidix5=5 pri5=0 qidv6=0 qidix6=6 pri6=0 qidv7=0 qidix7=7 pri7=0 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
 
  #ldb cq 6   wu_limit=8192  cq_depth=1024 gpa=sm hist_list_base=0x408 hist_list_limit=0x5ff qidv0=1 qidix0=2 pri0=7 #qidv1=1 qidix1=6 pri1=0 #qidv2=0 qidix2=2 pri0=0 qidv3=0 qidix3=3 pri3=0 qidv4=0 qidix4=4 pri4=0 qidv5=0 qidix5=5 pri5=0 qidv6=0 qidix6=6 pri6=0 qidv7=0 qidix7=7 pri7=0 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  #ldb cq 7   wu_limit=8192  cq_depth=1024 gpa=sm hist_list_base=0x608 hist_list_limit=0x7ff qidv0=1 qidix0=3 pri0=7 #qidv1=1 qidix1=7 pri1=0 #qidv2=0 qidix2=2 pri0=0 qidv3=0 qidix3=3 pri3=0 qidv4=0 qidix4=4 pri4=0 qidv5=0 qidix5=5 pri5=0 qidv6=0 qidix6=6 pri6=0 qidv7=0 qidix7=7 pri7=0 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
 

cfg_end

##ingress alarm enable
#wr hqm_system_csr.ingress_alarm_enable 0xffffffff
#rd hqm_system_csr.ingress_alarm_enable 0x0000003f



