<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_topLevel_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb_topLevel" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="1,800.400 ns"></ZoomStartTime>
      <ZoomEndTime time="1,888.001 ns"></ZoomEndTime>
      <Cursor1Time time="1,834.900 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="94"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="17" />
   <wvobject fp_name="/tb_topLevel/testTopLevel/interface/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/interface/pi_rts_raw" type="logic">
      <obj_property name="ElementShortName">pi_rts_raw</obj_property>
      <obj_property name="ObjectShortName">pi_rts_raw</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/interface/PMOD" type="array">
      <obj_property name="ElementShortName">PMOD[7:0]</obj_property>
      <obj_property name="ObjectShortName">PMOD[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/interface/dataIn" type="array">
      <obj_property name="ElementShortName">dataIn[70:0]</obj_property>
      <obj_property name="ObjectShortName">dataIn[70:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/interface/write_en" type="logic">
      <obj_property name="ElementShortName">write_en</obj_property>
      <obj_property name="ObjectShortName">write_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/interface/fpga_rtr" type="logic">
      <obj_property name="ElementShortName">fpga_rtr</obj_property>
      <obj_property name="ObjectShortName">fpga_rtr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/interface/pi_rts" type="logic">
      <obj_property name="ElementShortName">pi_rts</obj_property>
      <obj_property name="ObjectShortName">pi_rts</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/interface/pi_rts_p1" type="logic">
      <obj_property name="ElementShortName">pi_rts_p1</obj_property>
      <obj_property name="ObjectShortName">pi_rts_p1</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/interface/counter" type="array">
      <obj_property name="ElementShortName">counter[3:0]</obj_property>
      <obj_property name="ObjectShortName">counter[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/interface/state" type="array">
      <obj_property name="ElementShortName">state[2:0]</obj_property>
      <obj_property name="ObjectShortName">state[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/FIFO/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/FIFO/din" type="array">
      <obj_property name="ElementShortName">din[70:0]</obj_property>
      <obj_property name="ObjectShortName">din[70:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/FIFO/wr_en" type="logic">
      <obj_property name="ElementShortName">wr_en</obj_property>
      <obj_property name="ObjectShortName">wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/FIFO/rd_en" type="logic">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/FIFO/dout" type="array">
      <obj_property name="ElementShortName">dout[70:0]</obj_property>
      <obj_property name="ObjectShortName">dout[70:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/FIFO/full" type="logic">
      <obj_property name="ElementShortName">full</obj_property>
      <obj_property name="ObjectShortName">full</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_topLevel/testTopLevel/FIFO/empty" type="logic">
      <obj_property name="ElementShortName">empty</obj_property>
      <obj_property name="ObjectShortName">empty</obj_property>
   </wvobject>
</wave_config>
