{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711481514464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711481514466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:31:53 2024 " "Processing started: Tue Mar 26 15:31:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711481514466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711481514466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g31_SHA256 -c g31_SHA256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g31_SHA256 -c g31_SHA256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711481514466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711481514952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711481514952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2/g31_sig_ch_maj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2/g31_sig_ch_maj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_SIG_CH_MAJ-Behavioral " "Found design unit 1: g31_SIG_CH_MAJ-Behavioral" {  } { { "lab2/g31_SIG_CH_MAJ.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/lab2/g31_SIG_CH_MAJ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711481518928 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_SIG_CH_MAJ " "Found entity 1: g31_SIG_CH_MAJ" {  } { { "lab2/g31_SIG_CH_MAJ.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/lab2/g31_SIG_CH_MAJ.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711481518928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711481518928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g31_sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_SHA256-lab3 " "Found design unit 1: g31_SHA256-lab3" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711481518966 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_SHA256 " "Found entity 1: g31_SHA256" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711481518966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711481518966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_hash_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g31_hash_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Hash_Core-Behavioral " "Found design unit 1: g31_Hash_Core-Behavioral" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711481518970 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_Hash_Core " "Found entity 1: g31_Hash_Core" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711481518970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711481518970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g31_SHA256 " "Elaborating entity \"g31_SHA256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711481519017 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Kt g31_SHA256.vhd(20) " "VHDL Signal Declaration warning at g31_SHA256.vhd(20): used explicit default value for signal \"Kt\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711481519023 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Wt g31_SHA256.vhd(21) " "VHDL Signal Declaration warning at g31_SHA256.vhd(21): used explicit default value for signal \"Wt\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711481519023 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h0 g31_SHA256.vhd(22) " "VHDL Signal Declaration warning at g31_SHA256.vhd(22): used explicit default value for signal \"h0\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711481519023 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h1 g31_SHA256.vhd(23) " "VHDL Signal Declaration warning at g31_SHA256.vhd(23): used explicit default value for signal \"h1\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711481519023 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h2 g31_SHA256.vhd(24) " "VHDL Signal Declaration warning at g31_SHA256.vhd(24): used explicit default value for signal \"h2\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711481519023 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h3 g31_SHA256.vhd(25) " "VHDL Signal Declaration warning at g31_SHA256.vhd(25): used explicit default value for signal \"h3\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711481519023 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h4 g31_SHA256.vhd(26) " "VHDL Signal Declaration warning at g31_SHA256.vhd(26): used explicit default value for signal \"h4\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711481519023 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h5 g31_SHA256.vhd(27) " "VHDL Signal Declaration warning at g31_SHA256.vhd(27): used explicit default value for signal \"h5\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711481519024 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h6 g31_SHA256.vhd(28) " "VHDL Signal Declaration warning at g31_SHA256.vhd(28): used explicit default value for signal \"h6\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711481519024 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h7 g31_SHA256.vhd(29) " "VHDL Signal Declaration warning at g31_SHA256.vhd(29): used explicit default value for signal \"h7\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711481519024 "|g31_SHA256"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_Hash_Core g31_Hash_Core:i1 " "Elaborating entity \"g31_Hash_Core\" for hierarchy \"g31_Hash_Core:i1\"" {  } { { "g31_SHA256.vhd" "i1" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711481519024 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Kt g31_Hash_Core.vhd(35) " "VHDL Signal Declaration warning at g31_Hash_Core.vhd(35): used implicit default value for signal \"Kt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711481519025 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Wt g31_Hash_Core.vhd(35) " "VHDL Signal Declaration warning at g31_Hash_Core.vhd(35): used implicit default value for signal \"Wt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711481519025 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H_reg g31_Hash_Core.vhd(93) " "VHDL Process Statement warning at g31_Hash_Core.vhd(93): signal \"H_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711481519027 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESTOFSTUFF g31_Hash_Core.vhd(95) " "VHDL Process Statement warning at g31_Hash_Core.vhd(95): signal \"RESTOFSTUFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711481519028 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D_reg g31_Hash_Core.vhd(96) " "VHDL Process Statement warning at g31_Hash_Core.vhd(96): signal \"D_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711481519028 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESTOFSTUFF g31_Hash_Core.vhd(96) " "VHDL Process Statement warning at g31_Hash_Core.vhd(96): signal \"RESTOFSTUFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711481519028 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_SIG_CH_MAJ g31_Hash_Core:i1\|g31_SIG_CH_MAJ:g31_SIG_CH_MAJ_inst " "Elaborating entity \"g31_SIG_CH_MAJ\" for hierarchy \"g31_Hash_Core:i1\|g31_SIG_CH_MAJ:g31_SIG_CH_MAJ_inst\"" {  } { { "g31_Hash_Core.vhd" "g31_SIG_CH_MAJ_inst" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711481519102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711481520130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711481520511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711481520960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711481520960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711481521949 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711481521949 ""} { "Info" "ICUT_CUT_TM_LCELLS" "460 " "Implemented 460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711481521949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711481521949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711481522064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 15:32:02 2024 " "Processing ended: Tue Mar 26 15:32:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711481522064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711481522064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711481522064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711481522064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711481524005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711481524007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:32:03 2024 " "Processing started: Tue Mar 26 15:32:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711481524007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711481524007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g31_SHA256 -c g31_SHA256 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off g31_SHA256 -c g31_SHA256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711481524007 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711481524048 ""}
{ "Info" "0" "" "Project  = g31_SHA256" {  } {  } 0 0 "Project  = g31_SHA256" 0 0 "Fitter" 0 0 1711481524049 ""}
{ "Info" "0" "" "Revision = g31_SHA256" {  } {  } 0 0 "Revision = g31_SHA256" 0 0 "Fitter" 0 0 1711481524049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711481524246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711481524247 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g31_SHA256 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"g31_SHA256\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711481524482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711481524508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711481524508 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711481524743 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711481524823 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "258 258 " "No exact pin location assignment(s) for 258 pins of 258 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1711481524967 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1711481529494 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 265 global CLKCTRL_G14 " "CLK~inputCLKENA0 with 265 fanout uses global clock CLKCTRL_G14" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1711481529737 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1711481529737 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1711481529737 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver CLK~inputCLKENA0 CLKCTRL_G14 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver CLK~inputCLKENA0, placed at CLKCTRL_G14" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad CLK PIN_AB27 " "Refclk input I/O pad CLK is placed onto PIN_AB27" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1711481529738 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1711481529738 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1711481529738 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711481529739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711481529743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711481529743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711481529745 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711481529746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711481529746 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711481529746 ""}
{ "Info" "ISTA_SDC_FOUND" "SHA256.sdc " "Reading SDC File: 'SHA256.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1711481530339 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711481530350 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711481530350 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1711481530351 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711481530353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711481530353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000          CLK " "   6.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711481530353 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1711481530353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711481530374 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711481530374 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711481530374 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711481530439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711481533061 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1711481533449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711481549835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711481610106 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711481612394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711481612394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711481613494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X67_Y11 X77_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22" {  } { { "loc" "" { Generic "H:/My Documents/ECSE325/ECSE-325/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22"} { { 12 { 0 ""} 67 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711481615349 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711481615349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711481616527 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1711481616527 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711481616527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711481616529 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711481617646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711481617673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711481618169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711481618169 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711481618663 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711481621083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/My Documents/ECSE325/ECSE-325/output_files/g31_SHA256.fit.smsg " "Generated suppressed messages file H:/My Documents/ECSE325/ECSE-325/output_files/g31_SHA256.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711481621397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7968 " "Peak virtual memory: 7968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711481623102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 15:33:43 2024 " "Processing ended: Tue Mar 26 15:33:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711481623102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711481623102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711481623102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711481623102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711481626555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711481626558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:33:46 2024 " "Processing started: Tue Mar 26 15:33:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711481626558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711481626558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g31_SHA256 -c g31_SHA256 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off g31_SHA256 -c g31_SHA256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711481626558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711481627060 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711481629569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711481631931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 15:33:51 2024 " "Processing ended: Tue Mar 26 15:33:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711481631931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711481631931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711481631931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711481631931 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711481632647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711481633516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711481633519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:33:52 2024 " "Processing started: Tue Mar 26 15:33:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711481633519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711481633519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta g31_SHA256 -c g31_SHA256 " "Command: quartus_sta g31_SHA256 -c g31_SHA256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711481633519 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711481633564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711481633938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711481633938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481633965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481633965 ""}
{ "Info" "ISTA_SDC_FOUND" "SHA256.sdc " "Reading SDC File: 'SHA256.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1711481634429 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1711481634492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481634492 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711481634493 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711481634555 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711481634630 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711481634630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.244 " "Worst-case setup slack is -0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481634662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481634662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -0.709 CLK  " "   -0.244              -0.709 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481634662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481634662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.230 " "Worst-case hold slack is 0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481634693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481634693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 CLK  " "    0.230               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481634693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481634693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711481634727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711481634747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.392 " "Worst-case minimum pulse width slack is 2.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481634780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481634780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.392               0.000 CLK  " "    2.392               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481634780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481634780 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.244 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.244" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634819 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481634819 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.244 (VIOLATED) " "Path #1: Setup slack is -0.244 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : g31_Hash_Core:i1\|E_reg\[26\] " "From Node    : g31_Hash_Core:i1\|E_reg\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : g31_Hash_Core:i1\|E_reg\[18\] " "To Node      : g31_Hash_Core:i1\|E_reg\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.054      4.054  R        clock network delay " "     4.054      4.054  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.054      0.000     uTco  g31_Hash_Core:i1\|E_reg\[26\] " "     4.054      0.000     uTco  g31_Hash_Core:i1\|E_reg\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.054      0.000 FF  CELL  i1\|E_reg\[26\]\|q " "     4.054      0.000 FF  CELL  i1\|E_reg\[26\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.540      0.486 FF    IC  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|datad " "     4.540      0.486 FF    IC  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.841      0.301 FF  CELL  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|combout " "     4.841      0.301 FF  CELL  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.397      0.556 FF    IC  i1\|Add3~5\|dataa " "     5.397      0.556 FF    IC  i1\|Add3~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.234      0.837 FR  CELL  i1\|Add3~5\|cout " "     6.234      0.837 FR  CELL  i1\|Add3~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.234      0.000 RR    IC  i1\|Add3~9\|cin " "     6.234      0.000 RR    IC  i1\|Add3~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.279      0.045 RR  CELL  i1\|Add3~9\|cout " "     6.279      0.045 RR  CELL  i1\|Add3~9\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.279      0.000 RR    IC  i1\|Add3~13\|cin " "     6.279      0.000 RR    IC  i1\|Add3~13\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.279      0.000 RR  CELL  i1\|Add3~13\|cout " "     6.279      0.000 RR  CELL  i1\|Add3~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.279      0.000 RR    IC  i1\|Add3~17\|cin " "     6.279      0.000 RR    IC  i1\|Add3~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.585      0.306 RF  CELL  i1\|Add3~17\|sumout " "     6.585      0.306 RF  CELL  i1\|Add3~17\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.372      0.787 FF    IC  i1\|Add6~17\|datac " "     7.372      0.787 FF    IC  i1\|Add6~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.155      0.783 FF    IC  i1\|Add6~41\|cin " "     8.155      0.783 FF    IC  i1\|Add6~41\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.258      0.103 FF  CELL  i1\|Add6~41\|cout " "     8.258      0.103 FF  CELL  i1\|Add6~41\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.258      0.000 FF    IC  i1\|Add6~45\|cin " "     8.258      0.000 FF    IC  i1\|Add6~45\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.258      0.000 FF  CELL  i1\|Add6~45\|cout " "     8.258      0.000 FF  CELL  i1\|Add6~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.258      0.000 FF    IC  i1\|Add6~49\|cin " "     8.258      0.000 FF    IC  i1\|Add6~49\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.300      0.042 FF  CELL  i1\|Add6~49\|cout " "     8.300      0.042 FF  CELL  i1\|Add6~49\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.300      0.000 FF    IC  i1\|Add6~53\|cin " "     8.300      0.000 FF    IC  i1\|Add6~53\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.300      0.000 FF  CELL  i1\|Add6~53\|cout " "     8.300      0.000 FF  CELL  i1\|Add6~53\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.300      0.000 FF    IC  i1\|Add6~57\|cin " "     8.300      0.000 FF    IC  i1\|Add6~57\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.342      0.042 FF  CELL  i1\|Add6~57\|cout " "     8.342      0.042 FF  CELL  i1\|Add6~57\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.342      0.000 FF    IC  i1\|Add6~61\|cin " "     8.342      0.000 FF    IC  i1\|Add6~61\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.342      0.000 FF  CELL  i1\|Add6~61\|cout " "     8.342      0.000 FF  CELL  i1\|Add6~61\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.342      0.000 FF    IC  i1\|Add6~65\|cin " "     8.342      0.000 FF    IC  i1\|Add6~65\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.384      0.042 FF  CELL  i1\|Add6~65\|cout " "     8.384      0.042 FF  CELL  i1\|Add6~65\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.384      0.000 FF    IC  i1\|Add6~69\|cin " "     8.384      0.000 FF    IC  i1\|Add6~69\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.384      0.000 FF  CELL  i1\|Add6~69\|cout " "     8.384      0.000 FF  CELL  i1\|Add6~69\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.384      0.000 FF    IC  i1\|Add6~73\|cin " "     8.384      0.000 FF    IC  i1\|Add6~73\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.694      0.310 FF  CELL  i1\|Add6~73\|sumout " "     8.694      0.310 FF  CELL  i1\|Add6~73\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.409      0.715 FF    IC  i1\|E_reg~11\|dataf " "     9.409      0.715 FF    IC  i1\|E_reg~11\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.477      0.068 FF  CELL  i1\|E_reg~11\|combout " "     9.477      0.068 FF  CELL  i1\|E_reg~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.477      0.000 FF    IC  i1\|E_reg\[18\]\|d " "     9.477      0.000 FF    IC  i1\|E_reg\[18\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.696      0.219 FF  CELL  g31_Hash_Core:i1\|E_reg\[18\] " "     9.696      0.219 FF  CELL  g31_Hash_Core:i1\|E_reg\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.566      3.566  R        clock network delay " "     9.566      3.566  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.622      0.056           clock pessimism removed " "     9.622      0.056           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.452     -0.170           clock uncertainty " "     9.452     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.452      0.000     uTsu  g31_Hash_Core:i1\|E_reg\[18\] " "     9.452      0.000     uTsu  g31_Hash_Core:i1\|E_reg\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.696 " "Data Arrival Time  :     9.696" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.452 " "Data Required Time :     9.452" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.244 (VIOLATED) " "Slack              :    -0.244 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634820 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481634820 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.230 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.230" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634824 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481634824 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.230  " "Path #1: Hold slack is 0.230 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : g31_Hash_Core:i1\|B_reg\[24\] " "From Node    : g31_Hash_Core:i1\|B_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : g31_Hash_Core:i1\|C_reg\[24\] " "To Node      : g31_Hash_Core:i1\|C_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.560      3.560  R        clock network delay " "     3.560      3.560  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.560      0.000     uTco  g31_Hash_Core:i1\|B_reg\[24\] " "     3.560      0.000     uTco  g31_Hash_Core:i1\|B_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.560      0.000 FF  CELL  i1\|B_reg\[24\]\|q " "     3.560      0.000 FF  CELL  i1\|B_reg\[24\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.765      0.205 FF    IC  i1\|C_reg\[24\]~feeder\|dataf " "     3.765      0.205 FF    IC  i1\|C_reg\[24\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.810      0.045 FF  CELL  i1\|C_reg\[24\]~feeder\|combout " "     3.810      0.045 FF  CELL  i1\|C_reg\[24\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.810      0.000 FF    IC  i1\|C_reg\[24\]\|d " "     3.810      0.000 FF    IC  i1\|C_reg\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.866      0.056 FF  CELL  g31_Hash_Core:i1\|C_reg\[24\] " "     3.866      0.056 FF  CELL  g31_Hash_Core:i1\|C_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.047      4.047  R        clock network delay " "     4.047      4.047  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.636     -0.411           clock pessimism removed " "     3.636     -0.411           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.636      0.000           clock uncertainty " "     3.636      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.636      0.000      uTh  g31_Hash_Core:i1\|C_reg\[24\] " "     3.636      0.000      uTh  g31_Hash_Core:i1\|C_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.866 " "Data Arrival Time  :     3.866" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.636 " "Data Required Time :     3.636" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.230  " "Slack              :     0.230 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481634825 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481634825 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711481634826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711481634844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711481635523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481635682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711481635717 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711481635717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.325 " "Worst-case setup slack is -0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481635746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481635747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325              -2.083 CLK  " "   -0.325              -2.083 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481635747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481635746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.214 " "Worst-case hold slack is 0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481635777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481635777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 CLK  " "    0.214               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481635777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481635777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711481635806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711481635838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.318 " "Worst-case minimum pulse width slack is 2.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481635866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481635866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.318               0.000 CLK  " "    2.318               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481635866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481635866 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.325 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.325" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635901 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481635901 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.325 (VIOLATED) " "Path #1: Setup slack is -0.325 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : g31_Hash_Core:i1\|E_reg\[26\] " "From Node    : g31_Hash_Core:i1\|E_reg\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : g31_Hash_Core:i1\|E_reg\[18\] " "To Node      : g31_Hash_Core:i1\|E_reg\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.085      4.085  R        clock network delay " "     4.085      4.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.085      0.000     uTco  g31_Hash_Core:i1\|E_reg\[26\] " "     4.085      0.000     uTco  g31_Hash_Core:i1\|E_reg\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.085      0.000 RR  CELL  i1\|E_reg\[26\]\|q " "     4.085      0.000 RR  CELL  i1\|E_reg\[26\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.507      0.422 RR    IC  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|datad " "     4.507      0.422 RR    IC  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.838      0.331 RF  CELL  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|combout " "     4.838      0.331 RF  CELL  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.357      0.519 FF    IC  i1\|Add3~5\|dataa " "     5.357      0.519 FF    IC  i1\|Add3~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.261      0.904 FR  CELL  i1\|Add3~5\|cout " "     6.261      0.904 FR  CELL  i1\|Add3~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.261      0.000 RR    IC  i1\|Add3~9\|cin " "     6.261      0.000 RR    IC  i1\|Add3~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.308      0.047 RR  CELL  i1\|Add3~9\|cout " "     6.308      0.047 RR  CELL  i1\|Add3~9\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.308      0.000 RR    IC  i1\|Add3~13\|cin " "     6.308      0.000 RR    IC  i1\|Add3~13\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.308      0.000 RR  CELL  i1\|Add3~13\|cout " "     6.308      0.000 RR  CELL  i1\|Add3~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.308      0.000 RR    IC  i1\|Add3~17\|cin " "     6.308      0.000 RR    IC  i1\|Add3~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.648      0.340 RF  CELL  i1\|Add3~17\|sumout " "     6.648      0.340 RF  CELL  i1\|Add3~17\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.394      0.746 FF    IC  i1\|Add6~17\|datac " "     7.394      0.746 FF    IC  i1\|Add6~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.247      0.853 FF    IC  i1\|Add6~41\|cin " "     8.247      0.853 FF    IC  i1\|Add6~41\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.358      0.111 FF  CELL  i1\|Add6~41\|cout " "     8.358      0.111 FF  CELL  i1\|Add6~41\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.358      0.000 FF    IC  i1\|Add6~45\|cin " "     8.358      0.000 FF    IC  i1\|Add6~45\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.358      0.000 FF  CELL  i1\|Add6~45\|cout " "     8.358      0.000 FF  CELL  i1\|Add6~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.358      0.000 FF    IC  i1\|Add6~49\|cin " "     8.358      0.000 FF    IC  i1\|Add6~49\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.404      0.046 FF  CELL  i1\|Add6~49\|cout " "     8.404      0.046 FF  CELL  i1\|Add6~49\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.404      0.000 FF    IC  i1\|Add6~53\|cin " "     8.404      0.000 FF    IC  i1\|Add6~53\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.404      0.000 FF  CELL  i1\|Add6~53\|cout " "     8.404      0.000 FF  CELL  i1\|Add6~53\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.404      0.000 FF    IC  i1\|Add6~57\|cin " "     8.404      0.000 FF    IC  i1\|Add6~57\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.450      0.046 FF  CELL  i1\|Add6~57\|cout " "     8.450      0.046 FF  CELL  i1\|Add6~57\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.450      0.000 FF    IC  i1\|Add6~61\|cin " "     8.450      0.000 FF    IC  i1\|Add6~61\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.450      0.000 FF  CELL  i1\|Add6~61\|cout " "     8.450      0.000 FF  CELL  i1\|Add6~61\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.450      0.000 FF    IC  i1\|Add6~65\|cin " "     8.450      0.000 FF    IC  i1\|Add6~65\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.496      0.046 FF  CELL  i1\|Add6~65\|cout " "     8.496      0.046 FF  CELL  i1\|Add6~65\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.496      0.000 FF    IC  i1\|Add6~69\|cin " "     8.496      0.000 FF    IC  i1\|Add6~69\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.496      0.000 FF  CELL  i1\|Add6~69\|cout " "     8.496      0.000 FF  CELL  i1\|Add6~69\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.496      0.000 FF    IC  i1\|Add6~73\|cin " "     8.496      0.000 FF    IC  i1\|Add6~73\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.841      0.345 FF  CELL  i1\|Add6~73\|sumout " "     8.841      0.345 FF  CELL  i1\|Add6~73\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.509      0.668 FF    IC  i1\|E_reg~11\|dataf " "     9.509      0.668 FF    IC  i1\|E_reg~11\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.582      0.073 FF  CELL  i1\|E_reg~11\|combout " "     9.582      0.073 FF  CELL  i1\|E_reg~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.582      0.000 FF    IC  i1\|E_reg\[18\]\|d " "     9.582      0.000 FF    IC  i1\|E_reg\[18\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.806      0.224 FF  CELL  g31_Hash_Core:i1\|E_reg\[18\] " "     9.806      0.224 FF  CELL  g31_Hash_Core:i1\|E_reg\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.604      3.604  R        clock network delay " "     9.604      3.604  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.651      0.047           clock pessimism removed " "     9.651      0.047           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.481     -0.170           clock uncertainty " "     9.481     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.481      0.000     uTsu  g31_Hash_Core:i1\|E_reg\[18\] " "     9.481      0.000     uTsu  g31_Hash_Core:i1\|E_reg\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.806 " "Data Arrival Time  :     9.806" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.481 " "Data Required Time :     9.481" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.325 (VIOLATED) " "Slack              :    -0.325 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635902 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481635902 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.214 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.214" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481635906 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.214  " "Path #1: Hold slack is 0.214 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : g31_Hash_Core:i1\|B_reg\[24\] " "From Node    : g31_Hash_Core:i1\|B_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : g31_Hash_Core:i1\|C_reg\[24\] " "To Node      : g31_Hash_Core:i1\|C_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      3.598  R        clock network delay " "     3.598      3.598  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      0.000     uTco  g31_Hash_Core:i1\|B_reg\[24\] " "     3.598      0.000     uTco  g31_Hash_Core:i1\|B_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      0.000 FF  CELL  i1\|B_reg\[24\]\|q " "     3.598      0.000 FF  CELL  i1\|B_reg\[24\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.781      0.183 FF    IC  i1\|C_reg\[24\]~feeder\|dataf " "     3.781      0.183 FF    IC  i1\|C_reg\[24\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.829      0.048 FF  CELL  i1\|C_reg\[24\]~feeder\|combout " "     3.829      0.048 FF  CELL  i1\|C_reg\[24\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.829      0.000 FF    IC  i1\|C_reg\[24\]\|d " "     3.829      0.000 FF    IC  i1\|C_reg\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.887      0.058 FF  CELL  g31_Hash_Core:i1\|C_reg\[24\] " "     3.887      0.058 FF  CELL  g31_Hash_Core:i1\|C_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082      4.082  R        clock network delay " "     4.082      4.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.673     -0.409           clock pessimism removed " "     3.673     -0.409           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.673      0.000           clock uncertainty " "     3.673      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.673      0.000      uTh  g31_Hash_Core:i1\|C_reg\[24\] " "     3.673      0.000      uTh  g31_Hash_Core:i1\|C_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.887 " "Data Arrival Time  :     3.887" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.673 " "Data Required Time :     3.673" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.214  " "Slack              :     0.214 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481635906 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481635906 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711481635908 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711481636081 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711481636690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481636821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.304 " "Worst-case setup slack is 2.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481636854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481636854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.304               0.000 CLK  " "    2.304               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481636854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481636854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481636887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481636887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 CLK  " "    0.137               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481636887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481636887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711481636917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711481636947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.416 " "Worst-case minimum pulse width slack is 2.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481636975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481636975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.416               0.000 CLK  " "    2.416               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481636975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481636975 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.304 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.304" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481637009 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.304  " "Path #1: Setup slack is 2.304 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : g31_Hash_Core:i1\|E_reg\[12\]~DUPLICATE " "From Node    : g31_Hash_Core:i1\|E_reg\[12\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : g31_Hash_Core:i1\|E_reg\[13\] " "To Node      : g31_Hash_Core:i1\|E_reg\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.207      2.207  R        clock network delay " "     2.207      2.207  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.207      0.000     uTco  g31_Hash_Core:i1\|E_reg\[12\]~DUPLICATE " "     2.207      0.000     uTco  g31_Hash_Core:i1\|E_reg\[12\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.207      0.000 FF  CELL  i1\|E_reg\[12\]~DUPLICATE\|q " "     2.207      0.000 FF  CELL  i1\|E_reg\[12\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.662      0.455 FF    IC  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|dataf " "     2.662      0.455 FF    IC  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.701      0.039 FF  CELL  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|combout " "     2.701      0.039 FF  CELL  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.073      0.372 FF    IC  i1\|Add3~5\|dataa " "     3.073      0.372 FF    IC  i1\|Add3~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.456      0.383 FR  CELL  i1\|Add3~5\|cout " "     3.456      0.383 FR  CELL  i1\|Add3~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.456      0.000 RR    IC  i1\|Add3~9\|cin " "     3.456      0.000 RR    IC  i1\|Add3~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.482      0.026 RR  CELL  i1\|Add3~9\|cout " "     3.482      0.026 RR  CELL  i1\|Add3~9\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.482      0.000 RR    IC  i1\|Add3~13\|cin " "     3.482      0.000 RR    IC  i1\|Add3~13\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.482      0.000 RR  CELL  i1\|Add3~13\|cout " "     3.482      0.000 RR  CELL  i1\|Add3~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.482      0.000 RR    IC  i1\|Add3~17\|cin " "     3.482      0.000 RR    IC  i1\|Add3~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.026 RR  CELL  i1\|Add3~17\|cout " "     3.508      0.026 RR  CELL  i1\|Add3~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.000 RR    IC  i1\|Add3~21\|cin " "     3.508      0.000 RR    IC  i1\|Add3~21\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.000 RR  CELL  i1\|Add3~21\|cout " "     3.508      0.000 RR  CELL  i1\|Add3~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.000 RR    IC  i1\|Add3~25\|cin " "     3.508      0.000 RR    IC  i1\|Add3~25\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.026 RR  CELL  i1\|Add3~25\|cout " "     3.534      0.026 RR  CELL  i1\|Add3~25\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.000 RR    IC  i1\|Add3~29\|cin " "     3.534      0.000 RR    IC  i1\|Add3~29\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.000 RR  CELL  i1\|Add3~29\|cout " "     3.534      0.000 RR  CELL  i1\|Add3~29\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.000 RR    IC  i1\|Add3~33\|cin " "     3.534      0.000 RR    IC  i1\|Add3~33\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.558      0.024 RR  CELL  i1\|Add3~33\|cout " "     3.558      0.024 RR  CELL  i1\|Add3~33\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.558      0.000 RR    IC  i1\|Add3~37\|cin " "     3.558      0.000 RR    IC  i1\|Add3~37\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.701      0.143 RF  CELL  i1\|Add3~37\|sumout " "     3.701      0.143 RF  CELL  i1\|Add3~37\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.244      0.543 FF    IC  i1\|Add6~37\|datac " "     4.244      0.543 FF    IC  i1\|Add6~37\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.558      0.314 FF    IC  i1\|Add6~41\|cin " "     4.558      0.314 FF    IC  i1\|Add6~41\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.611      0.053 FF  CELL  i1\|Add6~41\|cout " "     4.611      0.053 FF  CELL  i1\|Add6~41\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.611      0.000 FF    IC  i1\|Add6~45\|cin " "     4.611      0.000 FF    IC  i1\|Add6~45\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.611      0.000 FF  CELL  i1\|Add6~45\|cout " "     4.611      0.000 FF  CELL  i1\|Add6~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.611      0.000 FF    IC  i1\|Add6~49\|cin " "     4.611      0.000 FF    IC  i1\|Add6~49\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.633      0.022 FF  CELL  i1\|Add6~49\|cout " "     4.633      0.022 FF  CELL  i1\|Add6~49\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.633      0.000 FF    IC  i1\|Add6~53\|cin " "     4.633      0.000 FF    IC  i1\|Add6~53\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.776      0.143 FF  CELL  i1\|Add6~53\|sumout " "     4.776      0.143 FF  CELL  i1\|Add6~53\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.250      0.474 FF    IC  i1\|E_reg\[13\]\|asdata " "     5.250      0.474 FF    IC  i1\|E_reg\[13\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.512      0.262 FF  CELL  g31_Hash_Core:i1\|E_reg\[13\] " "     5.512      0.262 FF  CELL  g31_Hash_Core:i1\|E_reg\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.969      1.969  R        clock network delay " "     7.969      1.969  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.986      0.017           clock pessimism removed " "     7.986      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.816     -0.170           clock uncertainty " "     7.816     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.816      0.000     uTsu  g31_Hash_Core:i1\|E_reg\[13\] " "     7.816      0.000     uTsu  g31_Hash_Core:i1\|E_reg\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.512 " "Data Arrival Time  :     5.512" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.816 " "Data Required Time :     7.816" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.304  " "Slack              :     2.304 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637009 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481637009 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.137 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.137" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481637014 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.137  " "Path #1: Hold slack is 0.137 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : g31_Hash_Core:i1\|B_reg\[24\] " "From Node    : g31_Hash_Core:i1\|B_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : g31_Hash_Core:i1\|C_reg\[24\] " "To Node      : g31_Hash_Core:i1\|C_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.968      1.968  R        clock network delay " "     1.968      1.968  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.968      0.000     uTco  g31_Hash_Core:i1\|B_reg\[24\] " "     1.968      0.000     uTco  g31_Hash_Core:i1\|B_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.968      0.000 FF  CELL  i1\|B_reg\[24\]\|q " "     1.968      0.000 FF  CELL  i1\|B_reg\[24\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.090      0.122 FF    IC  i1\|C_reg\[24\]~feeder\|dataf " "     2.090      0.122 FF    IC  i1\|C_reg\[24\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.115      0.025 FF  CELL  i1\|C_reg\[24\]~feeder\|combout " "     2.115      0.025 FF  CELL  i1\|C_reg\[24\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.115      0.000 FF    IC  i1\|C_reg\[24\]\|d " "     2.115      0.000 FF    IC  i1\|C_reg\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.140      0.025 FF  CELL  g31_Hash_Core:i1\|C_reg\[24\] " "     2.140      0.025 FF  CELL  g31_Hash_Core:i1\|C_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.206      2.206  R        clock network delay " "     2.206      2.206  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.003     -0.203           clock pessimism removed " "     2.003     -0.203           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.003      0.000           clock uncertainty " "     2.003      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.003      0.000      uTh  g31_Hash_Core:i1\|C_reg\[24\] " "     2.003      0.000      uTh  g31_Hash_Core:i1\|C_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.140 " "Data Arrival Time  :     2.140" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.003 " "Data Required Time :     2.003" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.137  " "Slack              :     0.137 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637014 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481637014 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711481637015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481637204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.562 " "Worst-case setup slack is 2.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481637235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481637235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.562               0.000 CLK  " "    2.562               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481637235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481637235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481637267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481637267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 CLK  " "    0.126               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481637267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481637267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711481637296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711481637324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.418 " "Worst-case minimum pulse width slack is 2.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481637352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481637352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.418               0.000 CLK  " "    2.418               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711481637352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711481637352 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.562 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481637386 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.562  " "Path #1: Setup slack is 2.562 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : g31_Hash_Core:i1\|E_reg\[12\]~DUPLICATE " "From Node    : g31_Hash_Core:i1\|E_reg\[12\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : g31_Hash_Core:i1\|E_reg\[13\] " "To Node      : g31_Hash_Core:i1\|E_reg\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.146      2.146  R        clock network delay " "     2.146      2.146  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.146      0.000     uTco  g31_Hash_Core:i1\|E_reg\[12\]~DUPLICATE " "     2.146      0.000     uTco  g31_Hash_Core:i1\|E_reg\[12\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.146      0.000 FF  CELL  i1\|E_reg\[12\]~DUPLICATE\|q " "     2.146      0.000 FF  CELL  i1\|E_reg\[12\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.543      0.397 FF    IC  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|dataf " "     2.543      0.397 FF    IC  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.582      0.039 FF  CELL  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|combout " "     2.582      0.039 FF  CELL  i1\|g31_SIG_CH_MAJ_inst\|SIG1\[1\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.905      0.323 FF    IC  i1\|Add3~5\|dataa " "     2.905      0.323 FF    IC  i1\|Add3~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.284      0.379 FR  CELL  i1\|Add3~5\|cout " "     3.284      0.379 FR  CELL  i1\|Add3~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.284      0.000 RR    IC  i1\|Add3~9\|cin " "     3.284      0.000 RR    IC  i1\|Add3~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.027 RR  CELL  i1\|Add3~9\|cout " "     3.311      0.027 RR  CELL  i1\|Add3~9\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.000 RR    IC  i1\|Add3~13\|cin " "     3.311      0.000 RR    IC  i1\|Add3~13\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.000 RR  CELL  i1\|Add3~13\|cout " "     3.311      0.000 RR  CELL  i1\|Add3~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.000 RR    IC  i1\|Add3~17\|cin " "     3.311      0.000 RR    IC  i1\|Add3~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.027 RR  CELL  i1\|Add3~17\|cout " "     3.338      0.027 RR  CELL  i1\|Add3~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.000 RR    IC  i1\|Add3~21\|cin " "     3.338      0.000 RR    IC  i1\|Add3~21\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.000 RR  CELL  i1\|Add3~21\|cout " "     3.338      0.000 RR  CELL  i1\|Add3~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.000 RR    IC  i1\|Add3~25\|cin " "     3.338      0.000 RR    IC  i1\|Add3~25\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.365      0.027 RR  CELL  i1\|Add3~25\|cout " "     3.365      0.027 RR  CELL  i1\|Add3~25\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.365      0.000 RR    IC  i1\|Add3~29\|cin " "     3.365      0.000 RR    IC  i1\|Add3~29\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.365      0.000 RR  CELL  i1\|Add3~29\|cout " "     3.365      0.000 RR  CELL  i1\|Add3~29\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.365      0.000 RR    IC  i1\|Add3~33\|cin " "     3.365      0.000 RR    IC  i1\|Add3~33\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.390      0.025 RR  CELL  i1\|Add3~33\|cout " "     3.390      0.025 RR  CELL  i1\|Add3~33\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.390      0.000 RR    IC  i1\|Add3~37\|cin " "     3.390      0.000 RR    IC  i1\|Add3~37\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.533      0.143 RF  CELL  i1\|Add3~37\|sumout " "     3.533      0.143 RF  CELL  i1\|Add3~37\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.009      0.476 FF    IC  i1\|Add6~37\|datac " "     4.009      0.476 FF    IC  i1\|Add6~37\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.305      0.296 FF    IC  i1\|Add6~41\|cin " "     4.305      0.296 FF    IC  i1\|Add6~41\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359      0.054 FF  CELL  i1\|Add6~41\|cout " "     4.359      0.054 FF  CELL  i1\|Add6~41\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359      0.000 FF    IC  i1\|Add6~45\|cin " "     4.359      0.000 FF    IC  i1\|Add6~45\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359      0.000 FF  CELL  i1\|Add6~45\|cout " "     4.359      0.000 FF  CELL  i1\|Add6~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359      0.000 FF    IC  i1\|Add6~49\|cin " "     4.359      0.000 FF    IC  i1\|Add6~49\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.383      0.024 FF  CELL  i1\|Add6~49\|cout " "     4.383      0.024 FF  CELL  i1\|Add6~49\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.383      0.000 FF    IC  i1\|Add6~53\|cin " "     4.383      0.000 FF    IC  i1\|Add6~53\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.526      0.143 FF  CELL  i1\|Add6~53\|sumout " "     4.526      0.143 FF  CELL  i1\|Add6~53\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.940      0.414 FF    IC  i1\|E_reg\[13\]\|asdata " "     4.940      0.414 FF    IC  i1\|E_reg\[13\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.197      0.257 FF  CELL  g31_Hash_Core:i1\|E_reg\[13\] " "     5.197      0.257 FF  CELL  g31_Hash_Core:i1\|E_reg\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.911      1.911  R        clock network delay " "     7.911      1.911  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.929      0.018           clock pessimism removed " "     7.929      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.759     -0.170           clock uncertainty " "     7.759     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.759      0.000     uTsu  g31_Hash_Core:i1\|E_reg\[13\] " "     7.759      0.000     uTsu  g31_Hash_Core:i1\|E_reg\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.197 " "Data Arrival Time  :     5.197" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.759 " "Data Required Time :     7.759" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.562  " "Slack              :     2.562 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637386 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481637386 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.126 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.126" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481637391 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.126  " "Path #1: Hold slack is 0.126 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : g31_Hash_Core:i1\|B_reg\[24\] " "From Node    : g31_Hash_Core:i1\|B_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : g31_Hash_Core:i1\|C_reg\[24\] " "To Node      : g31_Hash_Core:i1\|C_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.911      1.911  R        clock network delay " "     1.911      1.911  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.911      0.000     uTco  g31_Hash_Core:i1\|B_reg\[24\] " "     1.911      0.000     uTco  g31_Hash_Core:i1\|B_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.911      0.000 FF  CELL  i1\|B_reg\[24\]\|q " "     1.911      0.000 FF  CELL  i1\|B_reg\[24\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.017      0.106 FF    IC  i1\|C_reg\[24\]~feeder\|dataf " "     2.017      0.106 FF    IC  i1\|C_reg\[24\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.042      0.025 FF  CELL  i1\|C_reg\[24\]~feeder\|combout " "     2.042      0.025 FF  CELL  i1\|C_reg\[24\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.042      0.000 FF    IC  i1\|C_reg\[24\]\|d " "     2.042      0.000 FF    IC  i1\|C_reg\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.066      0.024 FF  CELL  g31_Hash_Core:i1\|C_reg\[24\] " "     2.066      0.024 FF  CELL  g31_Hash_Core:i1\|C_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.145      2.145  R        clock network delay " "     2.145      2.145  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.940     -0.205           clock pessimism removed " "     1.940     -0.205           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.940      0.000           clock uncertainty " "     1.940      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.940      0.000      uTh  g31_Hash_Core:i1\|C_reg\[24\] " "     1.940      0.000      uTh  g31_Hash_Core:i1\|C_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.066 " "Data Arrival Time  :     2.066" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.940 " "Data Required Time :     1.940" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.126  " "Slack              :     0.126 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711481637391 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711481637391 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711481639570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711481639571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5306 " "Peak virtual memory: 5306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711481640170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 15:34:00 2024 " "Processing ended: Tue Mar 26 15:34:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711481640170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711481640170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711481640170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711481640170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1711481644585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711481644586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:34:04 2024 " "Processing started: Tue Mar 26 15:34:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711481644586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711481644586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off g31_SHA256 -c g31_SHA256 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off g31_SHA256 -c g31_SHA256" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711481644586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1711481645196 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "g31_SHA256.vo H:/My Documents/ECSE325/ECSE-325/simulation/questa/ simulation " "Generated file g31_SHA256.vo in folder \"H:/My Documents/ECSE325/ECSE-325/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711481645452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711481645593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 15:34:05 2024 " "Processing ended: Tue Mar 26 15:34:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711481645593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711481645593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711481645593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711481645593 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711481646330 ""}
