/* SPDX-License-Identifier: GPL-2.0-only OR Apache-2.0 */
/*
 * Copyright (C) 2021 Synopsys, Inc. (www.synopsys.com)
 *
 * Author: Vineet Gupta <vgupta@synopsys.com>
 *
 * pseudo-mnemonics for 64-bit load/store when ISA doesn't support natively
 *
 *   - Emulate 64-bit access with two 32-bit load/stores.
 *
 *   - In the non-emulated case, output is register pair r<N>:r<N+1> where
 *     2nd register is implicit. Here though, the 2nd register needs to be
 *     explicitly coded.
 */

.macro ST64.ab d, s, incr
	st.ab	\d, [\s, \incr / 2]
	.ifeqs	"\d", "r4"
		st.ab	r5, [\s, \incr / 2]
	.endif
	.ifeqs	"\d", "r6"
		st.ab	r7, [\s, \incr / 2]
	.endif
	.ifeqs	"\d", "0"
		st.ab	\d, [\s, \incr / 2]
	.endif
.endm

.macro LD64.ab d, s, incr
	ld.ab	\d, [\s, \incr / 2]
	.ifeqs	"\d", "r4"
		ld.ab	r5, [\s, \incr / 2]
	.endif
	.ifeqs	"\d", "r6"
		ld.ab	r7, [\s, \incr / 2]
	.endif
.endm

/*
 * load/store register pair
 *  - Emulate with 2 seperate load/stores
 */

.macro STR2 de, do, s, off=0
	STR.as	\de, \s, \off / REGSZ
	STR.as	\do, \s, (\off + REGSZ) / REGSZ
.endm

.macro LDR2 de, do, s, off=0
	LDR	\de, \s, \off
	LDR	\do, \s, \off + REGSZ
.endm
