--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y3.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y3.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X60Y3.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.203ns (1.233 - 1.030)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y0.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y3.G4       net (fanout=1)        0.358   ftop/clkN210/locked_d
    SLICE_X60Y3.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.553ns (1.195ns logic, 0.358ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.717ns (1.541 - 0.824)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y0.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y3.G4       net (fanout=1)        0.287   ftop/clkN210/locked_d
    SLICE_X60Y3.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.869ns logic, 0.287ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y3.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y3.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X60Y3.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X78Y60.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X78Y60.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X78Y60.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X63Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X63Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X63Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.859ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.332 - 0.469)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_inF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X110Y82.G1     net (fanout=4)        1.142   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X110Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X110Y82.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X110Y82.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X106Y93.G3     net (fanout=23)       1.081   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N4
                                                       ftop/gbe0/gmac/rxfun_inF/d0h1
    SLICE_X102Y90.F1     net (fanout=10)       0.758   ftop/gbe0/gmac/rxfun_inF/d0h
    SLICE_X102Y90.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_inF/N6
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<7>_SW0
    SLICE_X103Y90.SR     net (fanout=1)        0.977   ftop/gbe0/gmac/rxfun_inF/N6
    SLICE_X103Y90.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (3.391ns logic, 4.331ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.624ns (Levels of Logic = 4)
  Clock Path Skew:      -0.150ns (0.319 - 0.469)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X110Y82.G1     net (fanout=4)        1.142   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X110Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X110Y82.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X110Y82.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X107Y90.G2     net (fanout=23)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X107Y90.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N2
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X101Y97.G2     net (fanout=10)       0.934   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X101Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N18
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X101Y96.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_inF/N20
    SLICE_X101Y96.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.624ns (3.296ns logic, 4.328ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.603ns (Levels of Logic = 4)
  Clock Path Skew:      -0.127ns (0.342 - 0.469)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_inF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X110Y82.G1     net (fanout=4)        1.142   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X110Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X110Y82.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X110Y82.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X106Y93.G3     net (fanout=23)       1.081   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N4
                                                       ftop/gbe0/gmac/rxfun_inF/d0h1
    SLICE_X105Y91.G2     net (fanout=10)       0.715   ftop/gbe0/gmac/rxfun_inF/d0h
    SLICE_X105Y91.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N14
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<2>_SW0
    SLICE_X104Y91.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/rxfun_inF/N16
    SLICE_X104Y91.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<2>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.603ns (3.351ns logic, 4.252ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.602ns (Levels of Logic = 4)
  Clock Path Skew:      -0.112ns (0.357 - 0.469)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_outF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X111Y83.G4     net (fanout=4)        1.045   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X111Y83.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X111Y83.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X111Y83.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y79.G4     net (fanout=7)        0.328   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y79.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X105Y82.G4     net (fanout=40)       2.009   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X105Y82.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N42
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<32>_SW0
    SLICE_X104Y82.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/rxfun_outF/N28
    SLICE_X104Y82.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (3.257ns logic, 4.345ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.544ns (Levels of Logic = 4)
  Clock Path Skew:      -0.160ns (0.309 - 0.469)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X111Y83.G4     net (fanout=4)        1.045   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X111Y83.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X111Y83.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X111Y83.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y79.G4     net (fanout=7)        0.328   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y79.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X100Y86.G3     net (fanout=40)       1.788   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X100Y86.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N46
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<30>_SW0
    SLICE_X101Y87.SR     net (fanout=1)        1.049   ftop/gbe0/gmac/rxfun_outF/N32
    SLICE_X101Y87.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (3.312ns logic, 4.232ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.520ns (Levels of Logic = 4)
  Clock Path Skew:      -0.150ns (0.319 - 0.469)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X110Y82.G1     net (fanout=4)        1.142   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X110Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X110Y82.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X110Y82.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X106Y93.G3     net (fanout=23)       1.081   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N4
                                                       ftop/gbe0/gmac/rxfun_inF/d0h1
    SLICE_X101Y97.G4     net (fanout=10)       0.608   ftop/gbe0/gmac/rxfun_inF/d0h
    SLICE_X101Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N18
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X101Y96.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_inF/N20
    SLICE_X101Y96.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.520ns (3.351ns logic, 4.169ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.576ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.253 - 0.309)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X91Y185.F4     net (fanout=11)       0.620   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X91Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N361
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X92Y186.F2     net (fanout=8)        0.515   ftop/gbe0/gmac/gmac/N361
    SLICE_X92Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X94Y188.F3     net (fanout=1)        0.937   ftop/gbe0/gmac/gmac/N501
    SLICE_X94Y188.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X90Y196.G4     net (fanout=12)       0.787   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X90Y196.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X90Y196.F4     net (fanout=3)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X90Y196.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y191.F3     net (fanout=4)        0.504   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y191.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.576ns (4.158ns logic, 3.418ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.444ns (Levels of Logic = 6)
  Clock Path Skew:      -0.107ns (0.523 - 0.630)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X91Y185.F4     net (fanout=11)       0.620   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X91Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N361
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X92Y186.F2     net (fanout=8)        0.515   ftop/gbe0/gmac/gmac/N361
    SLICE_X92Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X94Y188.F3     net (fanout=1)        0.937   ftop/gbe0/gmac/gmac/N501
    SLICE_X94Y188.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X90Y196.G4     net (fanout=12)       0.787   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X90Y196.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X90Y196.F4     net (fanout=3)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X90Y196.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y192.F1     net (fanout=4)        0.372   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y192.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (4.158ns logic, 3.286ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.435ns (Levels of Logic = 6)
  Clock Path Skew:      -0.109ns (0.521 - 0.630)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X91Y185.F4     net (fanout=11)       0.620   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X91Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N361
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X92Y186.F2     net (fanout=8)        0.515   ftop/gbe0/gmac/gmac/N361
    SLICE_X92Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X94Y188.F3     net (fanout=1)        0.937   ftop/gbe0/gmac/gmac/N501
    SLICE_X94Y188.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X90Y196.G4     net (fanout=12)       0.787   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X90Y196.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X90Y196.F4     net (fanout=3)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X90Y196.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y195.G4     net (fanout=4)        0.348   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y195.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.435ns (4.173ns logic, 3.262ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.499ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.253 - 0.294)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y185.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X93Y184.G3     net (fanout=1)        0.546   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X93Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X92Y186.F1     net (fanout=17)       0.438   ftop/gbe0/gmac/gmac/N29
    SLICE_X92Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X94Y188.F3     net (fanout=1)        0.937   ftop/gbe0/gmac/gmac/N501
    SLICE_X94Y188.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X90Y196.G4     net (fanout=12)       0.787   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X90Y196.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X90Y196.F4     net (fanout=3)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X90Y196.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y191.F3     net (fanout=4)        0.504   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y191.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.499ns (4.232ns logic, 3.267ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.476ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.253 - 0.296)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y182.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X93Y184.G4     net (fanout=7)        0.523   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X93Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X92Y186.F1     net (fanout=17)       0.438   ftop/gbe0/gmac/gmac/N29
    SLICE_X92Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X94Y188.F3     net (fanout=1)        0.937   ftop/gbe0/gmac/gmac/N501
    SLICE_X94Y188.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X90Y196.G4     net (fanout=12)       0.787   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X90Y196.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X90Y196.F4     net (fanout=3)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X90Y196.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y191.F3     net (fanout=4)        0.504   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y191.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.476ns (4.232ns logic, 3.244ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.670 - 0.718)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X111Y83.G4     net (fanout=4)        1.045   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X111Y83.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X111Y83.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X111Y83.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y79.G4     net (fanout=7)        0.328   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y79.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X113Y60.F1     net (fanout=40)       1.800   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X113Y60.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF/N68
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<14>_SW0
    SLICE_X113Y61.SR     net (fanout=1)        1.014   ftop/gbe0/gmac/rxfun_outF/N68
    SLICE_X113Y61.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      7.467ns (3.258ns logic, 4.209ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.414ns (Levels of Logic = 6)
  Clock Path Skew:      -0.091ns (0.539 - 0.630)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X91Y185.F4     net (fanout=11)       0.620   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X91Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N361
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X92Y186.F2     net (fanout=8)        0.515   ftop/gbe0/gmac/gmac/N361
    SLICE_X92Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X94Y188.F3     net (fanout=1)        0.937   ftop/gbe0/gmac/gmac/N501
    SLICE_X94Y188.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X90Y196.G4     net (fanout=12)       0.787   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X90Y196.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X90Y196.F4     net (fanout=3)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X90Y196.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X92Y196.F2     net (fanout=4)        0.342   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X92Y196.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.414ns (4.158ns logic, 3.256ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.730 - 0.689)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_0 to ftop/gbe0/gmac/gmac/txRS_iobTxData/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txData<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_0
    E26.O2               net (fanout=2)        2.332   ftop/gbe0/gmac/gmac/txRS_txData<0>
    E26.OTCLK2           Tioock                0.708   gmii_txd<0>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.203ns logic, 2.332ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.437ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.253 - 0.294)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y185.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X93Y184.G3     net (fanout=1)        0.546   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X93Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X94Y188.G2     net (fanout=17)       0.709   ftop/gbe0/gmac/gmac/N29
    SLICE_X94Y188.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X91Y187.F3     net (fanout=11)       0.574   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X91Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X90Y189.G3     net (fanout=3)        0.306   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X90Y189.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X90Y196.F3     net (fanout=9)        0.590   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X90Y196.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y191.F3     net (fanout=4)        0.504   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y191.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.437ns (4.208ns logic, 3.229ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.341ns (Levels of Logic = 4)
  Clock Path Skew:      -0.125ns (0.344 - 0.469)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_inF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X110Y82.G1     net (fanout=4)        1.142   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X110Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X110Y82.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X110Y82.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X107Y90.G2     net (fanout=23)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X107Y90.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N2
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X103Y92.F3     net (fanout=10)       0.650   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X103Y92.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_inF/N10
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<5>_SW0
    SLICE_X103Y93.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_inF/N10
    SLICE_X103Y93.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.341ns (3.297ns logic, 4.044ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.339ns (Levels of Logic = 4)
  Clock Path Skew:      -0.125ns (0.344 - 0.469)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_inF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X110Y82.G1     net (fanout=4)        1.142   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X110Y82.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X110Y82.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X110Y82.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X107Y90.G2     net (fanout=23)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X107Y90.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N2
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X103Y92.G3     net (fanout=10)       0.673   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X103Y92.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N10
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<4>_SW0
    SLICE_X102Y93.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/rxfun_inF/N12
    SLICE_X102Y93.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.339ns (3.296ns logic, 4.043ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.414ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.670 - 0.718)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X111Y83.G4     net (fanout=4)        1.045   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X111Y83.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X111Y83.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X111Y83.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y79.G4     net (fanout=7)        0.328   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y79.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X113Y60.G2     net (fanout=40)       1.990   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X113Y60.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N68
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<4>_SW0
    SLICE_X112Y61.SR     net (fanout=1)        0.772   ftop/gbe0/gmac/rxfun_outF/N10
    SLICE_X112Y61.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.414ns (3.257ns logic, 4.157ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.434ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.253 - 0.278)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_isSOF to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y183.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X91Y185.F3     net (fanout=8)        0.475   ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X91Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N361
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X92Y186.F2     net (fanout=8)        0.515   ftop/gbe0/gmac/gmac/N361
    SLICE_X92Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X94Y188.F3     net (fanout=1)        0.937   ftop/gbe0/gmac/gmac/N501
    SLICE_X94Y188.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X90Y196.G4     net (fanout=12)       0.787   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X90Y196.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X90Y196.F4     net (fanout=3)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X90Y196.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y191.F3     net (fanout=4)        0.504   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y191.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.434ns (4.161ns logic, 3.273ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.367ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.523 - 0.615)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y185.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X93Y184.G3     net (fanout=1)        0.546   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X93Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X92Y186.F1     net (fanout=17)       0.438   ftop/gbe0/gmac/gmac/N29
    SLICE_X92Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X94Y188.F3     net (fanout=1)        0.937   ftop/gbe0/gmac/gmac/N501
    SLICE_X94Y188.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X90Y196.G4     net (fanout=12)       0.787   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X90Y196.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X90Y196.F4     net (fanout=3)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X90Y196.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X90Y192.F1     net (fanout=4)        0.372   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X90Y192.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.367ns (4.232ns logic, 3.135ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.132ns (0.749 - 0.617)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_6 to ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y72.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    SLICE_X108Y70.BY     net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
    SLICE_X108Y70.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.347ns logic, 0.295ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.132ns (0.749 - 0.617)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_6 to ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y72.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    SLICE_X108Y70.BY     net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
    SLICE_X108Y70.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.348ns logic, 0.295ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.128ns (0.531 - 0.403)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_19 to ftop/gbe0/gmac/rxfun_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y74.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    SLICE_X111Y75.BX     net (fanout=3)        0.314   ftop/gbe0/gmac/rxfun_sr<19>
    SLICE_X111Y75.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.678ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (0.365 - 0.277)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y100.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X99Y101.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X99Y101.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.423 - 0.352)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_9 to ftop/gbe0/gmac/txfun_inF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y183.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txF/dDoutReg_9
    SLICE_X109Y183.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/txF_dD_OUT<9>
    SLICE_X109Y183.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<9>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.057 - 0.048)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y162.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X107Y163.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X107Y163.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.799 - 0.725)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y103.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3
    SLICE_X103Y105.BX    net (fanout=2)        0.332   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
    SLICE_X103Y105.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.479ns logic, 0.332ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.368 - 0.325)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y189.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0
    SLICE_X100Y187.G1    net (fanout=10)       0.380   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<0>
    SLICE_X100Y187.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.418ns logic, 0.380ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.368 - 0.325)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y189.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0
    SLICE_X100Y187.G1    net (fanout=10)       0.380   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<0>
    SLICE_X100Y187.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.418ns logic, 0.380ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.368 - 0.325)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y189.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0
    SLICE_X100Y186.G1    net (fanout=10)       0.380   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<0>
    SLICE_X100Y186.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.418ns logic, 0.380ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.368 - 0.325)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y189.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0
    SLICE_X100Y186.G1    net (fanout=10)       0.380   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<0>
    SLICE_X100Y186.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.418ns logic, 0.380ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y103.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X95Y102.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X95Y102.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y191.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X101Y191.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X101Y191.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.073 - 0.056)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y79.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X102Y77.G2     net (fanout=43)       0.366   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X102Y77.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.416ns logic, 0.366ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.073 - 0.056)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y79.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X102Y77.G2     net (fanout=43)       0.366   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X102Y77.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.416ns logic, 0.366ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.073 - 0.056)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y79.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X102Y76.G2     net (fanout=43)       0.366   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X102Y76.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<17>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.416ns logic, 0.366ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.073 - 0.056)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y79.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X102Y76.G2     net (fanout=43)       0.366   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X102Y76.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<17>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.416ns logic, 0.366ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.027 - 0.012)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y154.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X106Y156.BX    net (fanout=1)        0.302   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X106Y156.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.309 - 0.259)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y181.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X94Y181.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X94Y181.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.090 - 0.086)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_1 to ftop/gbe0/gmac/txfun_inF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y172.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txF/dDoutReg_1
    SLICE_X111Y175.BX    net (fanout=2)        0.312   ftop/gbe0/gmac/txF_dD_OUT<1>
    SLICE_X111Y175.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<1>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.479ns logic, 0.312ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y80.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y80.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y80.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y80.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X102Y78.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X102Y78.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X102Y78.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X102Y78.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X100Y81.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X100Y81.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X100Y81.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X100Y81.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X108Y158.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X108Y158.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X108Y158.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X108Y158.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X92Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X92Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.745ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.702ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.367 - 0.410)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X106Y122.F2    net (fanout=3)        0.804   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X106Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.G1    net (fanout=1)        0.609   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y120.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y131.G4    net (fanout=15)       1.335   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y131.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X111Y131.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X111Y131.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y122.CE    net (fanout=1)        0.825   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (3.598ns logic, 4.104ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.234ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.367 - 0.410)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y123.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X106Y122.F4    net (fanout=4)        0.411   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X106Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.G1    net (fanout=1)        0.609   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y120.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y131.G4    net (fanout=15)       1.335   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y131.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X111Y131.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X111Y131.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y122.CE    net (fanout=1)        0.825   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.234ns (3.523ns logic, 3.711ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.219ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.367 - 0.410)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y123.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X106Y120.F3    net (fanout=3)        1.233   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X106Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X107Y120.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y131.G4    net (fanout=15)       1.335   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y131.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X111Y131.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X111Y131.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y122.CE    net (fanout=1)        0.825   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.219ns (2.965ns logic, 4.254ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.966ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.367 - 0.429)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y108.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X107Y120.G3    net (fanout=4)        1.379   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X107Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y120.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y131.G4    net (fanout=15)       1.335   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y131.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X111Y131.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X111Y131.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y122.CE    net (fanout=1)        0.825   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.966ns (2.896ns logic, 4.070ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.729ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.365 - 0.403)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y121.G1    net (fanout=2)        0.475   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y121.F4    net (fanout=1)        0.497   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y119.G4    net (fanout=2)        0.397   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y119.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y119.F3    net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y119.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X98Y108.CE     net (fanout=17)       2.144   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X98Y108.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (3.185ns logic, 3.544ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.726ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X106Y122.F2    net (fanout=3)        0.804   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X106Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.G1    net (fanout=1)        0.609   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y120.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y131.F1    net (fanout=15)       1.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN1
    SLICE_X106Y123.CE    net (fanout=3)        0.789   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
    SLICE_X106Y123.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (3.076ns logic, 3.650ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.726ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X106Y122.F2    net (fanout=3)        0.804   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X106Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.G1    net (fanout=1)        0.609   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y120.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y131.F1    net (fanout=15)       1.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN1
    SLICE_X106Y123.CE    net (fanout=3)        0.789   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
    SLICE_X106Y123.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (3.076ns logic, 3.650ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.655ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.343 - 0.410)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X106Y122.F2    net (fanout=3)        0.804   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X106Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.G1    net (fanout=1)        0.609   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y120.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X96Y112.F3     net (fanout=15)       1.116   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X96Y112.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN1
    SLICE_X106Y118.CE    net (fanout=1)        1.029   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
    SLICE_X106Y118.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      6.655ns (3.076ns logic, 3.579ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.552ns (Levels of Logic = 3)
  Clock Path Skew:      -0.152ns (0.576 - 0.728)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y136.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y121.F3    net (fanout=20)       1.411   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y119.G4    net (fanout=2)        0.397   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y119.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y119.F3    net (fanout=11)       0.031   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y119.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X98Y108.CE     net (fanout=17)       2.144   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X98Y108.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.552ns (2.569ns logic, 3.983ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.661ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.367 - 0.410)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y122.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X106Y120.F1    net (fanout=3)        0.675   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X106Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X107Y120.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y131.G4    net (fanout=15)       1.335   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y131.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X111Y131.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X111Y131.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y122.CE    net (fanout=1)        0.825   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.661ns (2.965ns logic, 3.696ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.680ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.006 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y120.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X106Y120.F4    net (fanout=3)        0.622   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X106Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X107Y120.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y131.G4    net (fanout=15)       1.335   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y131.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X111Y131.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X111Y131.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y122.CE    net (fanout=1)        0.825   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.680ns (3.037ns logic, 3.643ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxAPipe_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.009 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxAPipe_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X106Y122.F2    net (fanout=3)        0.804   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X106Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.G1    net (fanout=1)        0.609   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y120.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y131.F1    net (fanout=15)       1.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN1
    SLICE_X107Y122.CE    net (fanout=3)        0.731   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
    SLICE_X107Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_5
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (3.076ns logic, 3.592ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.009 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X106Y122.F2    net (fanout=3)        0.804   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X106Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.G1    net (fanout=1)        0.609   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y120.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y131.F1    net (fanout=15)       1.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN1
    SLICE_X107Y123.CE    net (fanout=3)        0.731   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
    SLICE_X107Y123.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (3.076ns logic, 3.592ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.009 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X106Y122.F2    net (fanout=3)        0.804   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X106Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.G1    net (fanout=1)        0.609   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y120.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y131.F1    net (fanout=15)       1.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN1
    SLICE_X107Y122.CE    net (fanout=3)        0.731   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
    SLICE_X107Y122.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (3.076ns logic, 3.592ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.009 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X106Y122.F2    net (fanout=3)        0.804   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X106Y122.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.G1    net (fanout=1)        0.609   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y120.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X107Y120.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y131.F1    net (fanout=15)       1.427   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y131.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN1
    SLICE_X107Y123.CE    net (fanout=3)        0.731   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
    SLICE_X107Y123.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (3.076ns logic, 3.592ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.615ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.361 - 0.403)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y121.G1    net (fanout=2)        0.475   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y121.F4    net (fanout=1)        0.497   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y119.G4    net (fanout=2)        0.397   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y119.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X101Y106.F1    net (fanout=11)       1.327   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X101Y106.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X102Y105.BY    net (fanout=1)        1.003   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X102Y105.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.615ns (2.916ns logic, 3.699ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.614ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.361 - 0.403)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y121.G1    net (fanout=2)        0.475   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y121.F4    net (fanout=1)        0.497   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y119.G4    net (fanout=2)        0.397   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y119.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X101Y106.F1    net (fanout=11)       1.327   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X101Y106.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X102Y105.BY    net (fanout=1)        1.003   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X102Y105.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.614ns (2.915ns logic, 3.699ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.573ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.374 - 0.433)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y136.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y120.F3    net (fanout=20)       1.167   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y130.G4    net (fanout=25)       1.030   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y130.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y130.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y130.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y131.G4    net (fanout=2)        0.804   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X111Y140.CE    net (fanout=2)        0.352   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X111Y140.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.573ns (3.185ns logic, 3.388ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.573ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.374 - 0.433)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y136.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y120.F3    net (fanout=20)       1.167   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y130.G4    net (fanout=25)       1.030   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y130.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y130.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y130.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y131.G4    net (fanout=2)        0.804   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X111Y140.CE    net (fanout=2)        0.352   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X111Y140.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.573ns (3.185ns logic, 3.388ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.570ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.375 - 0.433)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y136.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y120.F3    net (fanout=20)       1.167   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y120.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y130.G4    net (fanout=25)       1.030   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y130.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y130.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y130.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y131.G4    net (fanout=2)        0.804   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X111Y139.CE    net (fanout=2)        0.349   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X111Y139.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.570ns (3.185ns logic, 3.385ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.425 - 0.353)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y109.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y109.G1    net (fanout=10)       0.368   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y109.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.418ns logic, 0.368ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.425 - 0.353)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y109.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y109.G1    net (fanout=10)       0.368   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y109.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.418ns logic, 0.368ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.425 - 0.353)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y109.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X104Y109.G2    net (fanout=13)       0.394   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X104Y109.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.395ns logic, 0.394ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.425 - 0.353)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y109.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X104Y109.G2    net (fanout=13)       0.394   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X104Y109.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.395ns logic, 0.394ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.047 - 0.036)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y109.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y106.G2    net (fanout=13)       0.379   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y106.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.395ns logic, 0.379ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.047 - 0.036)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y109.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y106.G2    net (fanout=13)       0.379   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y106.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.395ns logic, 0.379ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.055 - 0.037)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y112.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X97Y111.BX     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X97Y111.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.458ns logic, 0.356ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.914ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.437 - 0.328)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y107.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X99Y107.BX     net (fanout=4)        0.456   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X99Y107.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (0.458ns logic, 0.456ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.100 - 0.085)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y105.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X98Y104.BX     net (fanout=1)        0.322   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X98Y104.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.498ns logic, 0.322ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.025 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y109.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X106Y108.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X106Y108.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.021 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y139.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X108Y136.BY    net (fanout=1)        0.282   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X108Y136.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.556ns logic, 0.282ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.055 - 0.037)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y112.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    SLICE_X97Y111.BY     net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<18>
    SLICE_X97Y111.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.541ns logic, 0.325ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.100 - 0.085)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y105.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X98Y104.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X98Y104.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.042 - 0.035)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y110.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X100Y110.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X100Y110.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.799 - 0.707)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y109.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y102.G2    net (fanout=13)       0.590   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y102.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.395ns logic, 0.590ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.799 - 0.707)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y109.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y102.G2    net (fanout=13)       0.590   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y102.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.395ns logic, 0.590ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.058 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y115.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    SLICE_X98Y112.BY     net (fanout=2)        0.309   ftop/gbe0/gmac/gmac/rxRS_rxPipe<22>
    SLICE_X98Y112.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.614ns logic, 0.309ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.981ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.418 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y111.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X105Y111.BX    net (fanout=2)        0.502   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X105Y111.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.479ns logic, 0.502ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.913ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.976ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.378 - 0.315)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y116.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X98Y115.BX     net (fanout=2)        0.478   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X98Y115.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.976ns (0.498ns logic, 0.478ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.916ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.976ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.431 - 0.371)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y107.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y107.G3    net (fanout=13)       0.558   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y107.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.976ns (0.418ns logic, 0.558ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X98Y108.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X98Y108.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X96Y111.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X96Y111.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X96Y111.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X96Y111.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X98Y104.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X98Y104.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X98Y104.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X98Y104.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y107.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y107.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X96Y107.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X96Y107.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X96Y107.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X96Y107.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X96Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X96Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X96Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X96Y110.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.851ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.676ns (Levels of Logic = 0)
  Clock Path Skew:      -5.175ns (-1.312 - 3.863)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y60.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y59.SR      net (fanout=3)        1.647   ftop/clkN210/rstInD
    SLICE_X71Y59.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.676ns (1.029ns logic, 1.647ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 0)
  Clock Path Skew:      -3.625ns (-0.534 - 3.091)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y60.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y59.SR      net (fanout=3)        1.317   ftop/clkN210/rstInD
    SLICE_X71Y59.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.767ns logic, 1.317ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y59.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y59.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y59.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3158444 paths analyzed, 49669 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.714ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.579ns (Levels of Logic = 14)
  Clock Path Skew:      -0.135ns (0.805 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y48.F3      net (fanout=40)       1.503   ftop/cp/cpRespF/d0h
    SLICE_X67Y48.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X66Y49.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N26
    SLICE_X66Y49.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.579ns (7.018ns logic, 12.561ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.567ns (Levels of Logic = 14)
  Clock Path Skew:      -0.135ns (0.805 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y51.F4      net (fanout=40)       1.688   ftop/cp/cpRespF/d0h
    SLICE_X66Y51.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X66Y48.SR      net (fanout=1)        0.705   ftop/cp/cpRespF/N28
    SLICE_X66Y48.CLK     Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     19.567ns (7.057ns logic, 12.510ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.478ns (Levels of Logic = 14)
  Clock Path Skew:      -0.187ns (0.753 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y53.F1      net (fanout=40)       1.369   ftop/cp/cpRespF/d0h
    SLICE_X67Y53.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<36>
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X69Y52.SR      net (fanout=1)        0.974   ftop/cp/cpRespF/N20
    SLICE_X69Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     19.478ns (7.018ns logic, 12.460ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.425ns (Levels of Logic = 14)
  Clock Path Skew:      -0.182ns (0.758 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y56.F4      net (fanout=40)       1.279   ftop/cp/cpRespF/d0h
    SLICE_X67Y56.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X67Y57.SR      net (fanout=1)        1.011   ftop/cp/cpRespF/N16
    SLICE_X67Y57.CLK     Tsrck                 0.433   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     19.425ns (7.018ns logic, 12.407ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.408ns (Levels of Logic = 14)
  Clock Path Skew:      -0.148ns (0.792 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y50.F4      net (fanout=40)       1.688   ftop/cp/cpRespF/d0h
    SLICE_X66Y50.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X67Y51.SR      net (fanout=1)        0.546   ftop/cp/cpRespF/N22
    SLICE_X67Y51.CLK     Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     19.408ns (7.057ns logic, 12.351ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.342ns (Levels of Logic = 14)
  Clock Path Skew:      -0.166ns (0.774 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y52.F4      net (fanout=40)       1.266   ftop/cp/cpRespF/d0h
    SLICE_X67Y52.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<34>
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X66Y52.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N24
    SLICE_X66Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     19.342ns (7.018ns logic, 12.324ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.344ns (Levels of Logic = 14)
  Clock Path Skew:      -0.136ns (0.804 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y48.F2      net (fanout=40)       1.244   ftop/cp/cpRespF/d0h
    SLICE_X63Y48.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<21>
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X63Y49.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N52
    SLICE_X63Y49.CLK     Tsrck                 0.433   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     19.344ns (7.018ns logic, 12.326ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.330ns (Levels of Logic = 13)
  Clock Path Skew:      -0.135ns (0.805 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X35Y69.G2      net (fanout=18)       1.837   ftop/cp/N160
    SLICE_X35Y69.Y       Tilo                  0.561   ftop/cp/wci_reqPend_2<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y81.G2      net (fanout=17)       1.078   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y81.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y48.F3      net (fanout=40)       1.503   ftop/cp/cpRespF/d0h
    SLICE_X67Y48.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X66Y49.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N26
    SLICE_X66Y49.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.330ns (6.887ns logic, 12.443ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.318ns (Levels of Logic = 13)
  Clock Path Skew:      -0.135ns (0.805 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X35Y69.G2      net (fanout=18)       1.837   ftop/cp/N160
    SLICE_X35Y69.Y       Tilo                  0.561   ftop/cp/wci_reqPend_2<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y81.G2      net (fanout=17)       1.078   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y81.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y51.F4      net (fanout=40)       1.688   ftop/cp/cpRespF/d0h
    SLICE_X66Y51.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X66Y48.SR      net (fanout=1)        0.705   ftop/cp/cpRespF/N28
    SLICE_X66Y48.CLK     Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     19.318ns (6.926ns logic, 12.392ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.235ns (Levels of Logic = 14)
  Clock Path Skew:      -0.191ns (0.805 - 0.996)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y64.XQ      Tcko                  0.495   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X45Y72.G4      net (fanout=9)        1.005   ftop/cp/cpReq<18>
    SLICE_X45Y72.Y       Tilo                  0.561   ftop/cp/N877
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X38Y73.F1      net (fanout=1)        1.014   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y48.F3      net (fanout=40)       1.503   ftop/cp/cpRespF/d0h
    SLICE_X67Y48.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X66Y49.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N26
    SLICE_X66Y49.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.235ns (6.937ns logic, 12.298ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.229ns (Levels of Logic = 13)
  Clock Path Skew:      -0.187ns (0.753 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X35Y69.G2      net (fanout=18)       1.837   ftop/cp/N160
    SLICE_X35Y69.Y       Tilo                  0.561   ftop/cp/wci_reqPend_2<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y81.G2      net (fanout=17)       1.078   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y81.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y53.F1      net (fanout=40)       1.369   ftop/cp/cpRespF/d0h
    SLICE_X67Y53.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<36>
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X69Y52.SR      net (fanout=1)        0.974   ftop/cp/cpRespF/N20
    SLICE_X69Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     19.229ns (6.887ns logic, 12.342ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.223ns (Levels of Logic = 14)
  Clock Path Skew:      -0.191ns (0.805 - 0.996)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y64.XQ      Tcko                  0.495   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X45Y72.G4      net (fanout=9)        1.005   ftop/cp/cpReq<18>
    SLICE_X45Y72.Y       Tilo                  0.561   ftop/cp/N877
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X38Y73.F1      net (fanout=1)        1.014   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y51.F4      net (fanout=40)       1.688   ftop/cp/cpRespF/d0h
    SLICE_X66Y51.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X66Y48.SR      net (fanout=1)        0.705   ftop/cp/cpRespF/N28
    SLICE_X66Y48.CLK     Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     19.223ns (6.976ns logic, 12.247ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.273ns (Levels of Logic = 10)
  Clock Path Skew:      -0.135ns (0.805 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X57Y91.G3      net (fanout=18)       2.306   ftop/cp/N160
    SLICE_X57Y91.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X41Y84.F4      net (fanout=6)        0.925   ftop/cp/N143
    SLICE_X41Y84.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y48.F3      net (fanout=40)       1.503   ftop/cp/cpRespF/d0h
    SLICE_X67Y48.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X66Y49.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N26
    SLICE_X66Y49.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.273ns (6.514ns logic, 12.759ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.261ns (Levels of Logic = 10)
  Clock Path Skew:      -0.135ns (0.805 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X57Y91.G3      net (fanout=18)       2.306   ftop/cp/N160
    SLICE_X57Y91.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X41Y84.F4      net (fanout=6)        0.925   ftop/cp/N143
    SLICE_X41Y84.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y51.F4      net (fanout=40)       1.688   ftop/cp/cpRespF/d0h
    SLICE_X66Y51.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X66Y48.SR      net (fanout=1)        0.705   ftop/cp/cpRespF/N28
    SLICE_X66Y48.CLK     Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     19.261ns (6.553ns logic, 12.708ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.199ns (Levels of Logic = 14)
  Clock Path Skew:      -0.182ns (0.758 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y57.F3      net (fanout=40)       1.042   ftop/cp/cpRespF/d0h
    SLICE_X66Y57.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X66Y56.SR      net (fanout=1)        0.983   ftop/cp/cpRespF/N14
    SLICE_X66Y56.CLK     Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     19.199ns (7.057ns logic, 12.142ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.134ns (Levels of Logic = 14)
  Clock Path Skew:      -0.243ns (0.753 - 0.996)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y64.XQ      Tcko                  0.495   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X45Y72.G4      net (fanout=9)        1.005   ftop/cp/cpReq<18>
    SLICE_X45Y72.Y       Tilo                  0.561   ftop/cp/N877
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X38Y73.F1      net (fanout=1)        1.014   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y53.F1      net (fanout=40)       1.369   ftop/cp/cpRespF/d0h
    SLICE_X67Y53.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<36>
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X69Y52.SR      net (fanout=1)        0.974   ftop/cp/cpRespF/N20
    SLICE_X69Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     19.134ns (6.937ns logic, 12.197ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.172ns (Levels of Logic = 10)
  Clock Path Skew:      -0.187ns (0.753 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X57Y91.G3      net (fanout=18)       2.306   ftop/cp/N160
    SLICE_X57Y91.Y       Tilo                  0.561   ftop/cp/MUX_wci_busy_5_write_1__SEL_2
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X41Y84.F4      net (fanout=6)        0.925   ftop/cp/N143
    SLICE_X41Y84.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y53.F1      net (fanout=40)       1.369   ftop/cp/cpRespF/d0h
    SLICE_X67Y53.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<36>
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X69Y52.SR      net (fanout=1)        0.974   ftop/cp/cpRespF/N20
    SLICE_X69Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     19.172ns (6.514ns logic, 12.658ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.176ns (Levels of Logic = 13)
  Clock Path Skew:      -0.182ns (0.758 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X35Y69.G2      net (fanout=18)       1.837   ftop/cp/N160
    SLICE_X35Y69.Y       Tilo                  0.561   ftop/cp/wci_reqPend_2<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y81.G2      net (fanout=17)       1.078   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y81.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y56.F4      net (fanout=40)       1.279   ftop/cp/cpRespF/d0h
    SLICE_X67Y56.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X67Y57.SR      net (fanout=1)        1.011   ftop/cp/cpRespF/N16
    SLICE_X67Y57.CLK     Tsrck                 0.433   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     19.176ns (6.887ns logic, 12.289ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.198ns (Levels of Logic = 14)
  Clock Path Skew:      -0.156ns (0.784 - 0.940)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.XQ      Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X38Y73.G1      net (fanout=12)       2.261   ftop/cp/cpReq<13>
    SLICE_X38Y73.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X38Y73.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X58Y52.F1      net (fanout=40)       1.059   ftop/cp/cpRespF/d0h
    SLICE_X58Y52.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X59Y53.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N40
    SLICE_X59Y53.CLK     Tsrck                 0.433   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     19.198ns (7.057ns logic, 12.141ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_12 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.220ns (Levels of Logic = 14)
  Clock Path Skew:      -0.124ns (0.805 - 0.929)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_12 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.YQ      Tcko                  0.524   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_12
    SLICE_X39Y74.G4      net (fanout=12)       1.681   ftop/cp/cpReq<12>
    SLICE_X39Y74.Y       Tilo                  0.561   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X38Y73.F2      net (fanout=1)        0.294   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X38Y73.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X40Y80.G3      net (fanout=5)        1.356   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X40Y80.Y       Tilo                  0.616   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X39Y89.F2      net (fanout=18)       1.573   ftop/cp/N160
    SLICE_X39Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X41Y80.G4      net (fanout=4)        1.460   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X41Y80.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X41Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X41Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X41Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X41Y84.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X41Y85.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X41Y86.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X56Y60.G3      net (fanout=12)       2.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y56.G3      net (fanout=7)        0.826   ftop/cp/cpRespF_ENQ
    SLICE_X62Y56.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X67Y48.F3      net (fanout=40)       1.503   ftop/cp/cpRespF/d0h
    SLICE_X67Y48.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X66Y49.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N26
    SLICE_X66Y49.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.220ns (6.966ns logic, 12.254ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.127ns (0.826 - 0.699)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y17.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X46Y15.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<17>
    SLICE_X46Y15.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.287ns logic, 0.295ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.127ns (0.826 - 0.699)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y17.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X46Y15.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<17>
    SLICE_X46Y15.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.288ns logic, 0.295ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_22 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.195ns (1.002 - 0.807)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_22 to ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y103.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_22
    SLICE_X46Y104.BY     net (fanout=2)        0.370   ftop/cp_wci_Vm_6_MData<22>
    SLICE_X46Y104.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.289ns logic, 0.370ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_22 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.195ns (1.002 - 0.807)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_22 to ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y103.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_22
    SLICE_X46Y104.BY     net (fanout=2)        0.370   ftop/cp_wci_Vm_6_MData<22>
    SLICE_X46Y104.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.290ns logic, 0.370ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_30 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.415 - 0.300)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_30 to ftop/edp0/wci_reqF/Mram_arr31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y132.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<31>
                                                       ftop/cp/wci_reqF_5_q_0_30
    SLICE_X88Y133.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_13_MData<30>
    SLICE_X88Y133.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<30>
                                                       ftop/edp0/wci_reqF/Mram_arr31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_30 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.415 - 0.300)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_30 to ftop/edp0/wci_reqF/Mram_arr31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y132.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<31>
                                                       ftop/cp/wci_reqF_5_q_0_30
    SLICE_X88Y133.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_13_MData<30>
    SLICE_X88Y133.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<30>
                                                       ftop/edp0/wci_reqF/Mram_arr31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.684 - 0.576)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y17.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X32Y14.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_5_MData<19>
    SLICE_X32Y14.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.287ns logic, 0.310ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.684 - 0.576)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y17.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X32Y14.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_5_MData<19>
    SLICE_X32Y14.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.288ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_4 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.145ns (0.985 - 0.840)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_4 to ftop/sma0/wci_wslv_reqF/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y99.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<5>
                                                       ftop/cp/wci_reqF_1_q_0_4
    SLICE_X50Y98.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_6_MData<4>
    SLICE_X50Y98.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.289ns logic, 0.360ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_4 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.145ns (0.985 - 0.840)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_4 to ftop/sma0/wci_wslv_reqF/Mram_arr5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y99.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<5>
                                                       ftop/cp/wci_reqF_1_q_0_4
    SLICE_X50Y98.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_6_MData<4>
    SLICE_X50Y98.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.650ns (0.290ns logic, 0.360ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_29 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.377 - 0.288)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_29 to ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y138.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_5_q_0_29
    SLICE_X88Y139.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_13_MData<29>
    SLICE_X88Y139.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<29>
                                                       ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.287ns logic, 0.311ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_29 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.377 - 0.288)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_29 to ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y138.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_5_q_0_29
    SLICE_X88Y139.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_13_MData<29>
    SLICE_X88Y139.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<29>
                                                       ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.288ns logic, 0.311ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.336 - 0.256)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y129.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_17
    SLICE_X86Y129.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X86Y129.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.336 - 0.256)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y129.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_17
    SLICE_X86Y129.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X86Y129.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_19 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.387 - 0.308)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_19 to ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y79.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_3_q_0_19
    SLICE_X72Y79.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<19>
    SLICE_X72Y79.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_18 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.418 - 0.302)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_18 to ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_18
    SLICE_X10Y32.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<18>
    SLICE_X10Y32.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_19 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.387 - 0.308)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_19 to ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y79.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_3_q_0_19
    SLICE_X72Y79.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<19>
    SLICE_X72Y79.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_18 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.418 - 0.302)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_18 to ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_18
    SLICE_X10Y32.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<18>
    SLICE_X10Y32.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_6 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.523 - 0.441)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_6 to ftop/sma0/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y113.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_6
    SLICE_X56Y113.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<6>
    SLICE_X56Y113.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_5 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.545 - 0.486)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_5 to ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y99.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<5>
                                                       ftop/cp/wci_reqF_1_q_0_5
    SLICE_X54Y99.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<5>
    SLICE_X54Y99.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_1/SR
  Location pin: SLICE_X108Y69.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_1/SR
  Location pin: SLICE_X108Y69.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_0/SR
  Location pin: SLICE_X108Y69.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_0/SR
  Location pin: SLICE_X108Y69.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_9/SR
  Location pin: SLICE_X106Y71.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_9/SR
  Location pin: SLICE_X106Y71.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_8/SR
  Location pin: SLICE_X106Y71.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_8/SR
  Location pin: SLICE_X106Y71.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<1>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_1/SR
  Location pin: SLICE_X8Y71.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<1>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_1/SR
  Location pin: SLICE_X8Y71.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<1>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_0/SR
  Location pin: SLICE_X8Y71.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<1>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_0/SR
  Location pin: SLICE_X8Y71.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_5/SR
  Location pin: SLICE_X12Y72.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_5/SR
  Location pin: SLICE_X12Y72.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_4/SR
  Location pin: SLICE_X12Y72.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_4/SR
  Location pin: SLICE_X12Y72.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y154.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y154.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y154.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y154.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.857ns|            0|            0|            2|      3158445|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.851ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.714ns|          N/A|            0|            0|      3158444|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.745|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.859|         |    3.494|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.714|         |         |         |
sys0_clkp      |   19.714|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.714|         |         |         |
sys0_clkp      |   19.714|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3174728 paths, 0 nets, and 92051 connections

Design statistics:
   Minimum period:  19.714ns{1}   (Maximum frequency:  50.725MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 13 17:07:41 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 806 MB



