<stg><name>flt_interleave_manual_seq_Pipeline_WRITE</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i9 0, i9 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0 %i_V_1 = load i9 %i_V

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1 %icmp_ln38 = icmp_eq  i9 %i_V_1, i9 396

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 396, i64 396, i64 396

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3 %i = add i9 %i_V_1, i9 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln38 = br i1 %icmp_ln38, void %.split7, void %.loopexit.loopexit9.exitStub

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="9">
<![CDATA[
.split7:0 %zext_ln38 = zext i9 %i_V_1

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:3 %x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="x_x0_V_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="9">
<![CDATA[
.split7:4 %tmp_V = load i9 %x_x0_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:5 %x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="x_x1_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9">
<![CDATA[
.split7:6 %tmp_V_2 = load i9 %x_x1_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:10 %x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="x_x2_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="9">
<![CDATA[
.split7:11 %tmp_V_3 = load i9 %x_x2_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:15 %x_x3_V_addr = getelementptr i8 %x_x3_V, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="x_x3_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="9">
<![CDATA[
.split7:16 %tmp_V_4 = load i9 %x_x3_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:19 %x_x4_V_addr = getelementptr i8 %x_x4_V, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="x_x4_V_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="9">
<![CDATA[
.split7:20 %tmp_V_5 = load i9 %x_x4_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:24 %x_x5_V_addr = getelementptr i8 %x_x5_V, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="x_x5_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="9">
<![CDATA[
.split7:25 %tmp_V_6 = load i9 %x_x5_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:28 %x_x6_V_addr = getelementptr i8 %x_x6_V, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="x_x6_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="9">
<![CDATA[
.split7:29 %tmp_V_7 = load i9 %x_x6_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:32 %x_x7_V_addr = getelementptr i8 %x_x7_V, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="x_x7_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="9">
<![CDATA[
.split7:33 %tmp_V_8 = load i9 %x_x7_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7:38 %store_ln41 = store i9 %i, i9 %i_V

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
.loopexit.loopexit9.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split7:1 %specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln168"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:2 %specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln168"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="9">
<![CDATA[
.split7:4 %tmp_V = load i9 %x_x0_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9">
<![CDATA[
.split7:6 %tmp_V_2 = load i9 %x_x1_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="8">
<![CDATA[
.split7:7 %sext_ln232 = sext i8 %tmp_V

]]></Node>
<StgValue><ssdm name="sext_ln232"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="8">
<![CDATA[
.split7:8 %sext_ln232_1 = sext i8 %tmp_V_2

]]></Node>
<StgValue><ssdm name="sext_ln232_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split7:9 %ret_7 = add i9 %sext_ln232_1, i9 %sext_ln232

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="9">
<![CDATA[
.split7:11 %tmp_V_3 = load i9 %x_x2_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="9">
<![CDATA[
.split7:12 %sext_ln232_2 = sext i9 %ret_7

]]></Node>
<StgValue><ssdm name="sext_ln232_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="8">
<![CDATA[
.split7:13 %sext_ln232_3 = sext i8 %tmp_V_3

]]></Node>
<StgValue><ssdm name="sext_ln232_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split7:14 %ret_8 = add i10 %sext_ln232_2, i10 %sext_ln232_3

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="9">
<![CDATA[
.split7:16 %tmp_V_4 = load i9 %x_x3_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="8">
<![CDATA[
.split7:17 %sext_ln1540 = sext i8 %tmp_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1540"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split7:18 %ret_9 = add i10 %ret_8, i10 %sext_ln1540

]]></Node>
<StgValue><ssdm name="ret_9"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="9">
<![CDATA[
.split7:20 %tmp_V_5 = load i9 %x_x4_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="10">
<![CDATA[
.split7:21 %sext_ln1540_1 = sext i10 %ret_9

]]></Node>
<StgValue><ssdm name="sext_ln1540_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="8">
<![CDATA[
.split7:22 %sext_ln1540_2 = sext i8 %tmp_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1540_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split7:23 %ret_10 = add i11 %sext_ln1540_1, i11 %sext_ln1540_2

]]></Node>
<StgValue><ssdm name="ret_10"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="9">
<![CDATA[
.split7:25 %tmp_V_6 = load i9 %x_x5_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="8">
<![CDATA[
.split7:26 %sext_ln1540_3 = sext i8 %tmp_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1540_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split7:27 %ret_11 = add i11 %ret_10, i11 %sext_ln1540_3

]]></Node>
<StgValue><ssdm name="ret_11"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="9">
<![CDATA[
.split7:29 %tmp_V_7 = load i9 %x_x6_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="8">
<![CDATA[
.split7:30 %sext_ln1540_4 = sext i8 %tmp_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1540_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split7:31 %ret_12 = add i11 %ret_11, i11 %sext_ln1540_4

]]></Node>
<StgValue><ssdm name="ret_12"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="9">
<![CDATA[
.split7:33 %tmp_V_8 = load i9 %x_x7_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="8">
<![CDATA[
.split7:34 %sext_ln1540_5 = sext i8 %tmp_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1540_5"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split7:35 %ret = add i11 %ret_12, i11 %sext_ln1540_5

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:36 %tmpy_V_addr = getelementptr i11 %tmpy_V, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="tmpy_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
.split7:37 %store_ln41 = store i11 %ret, i9 %tmpy_V_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.split7:39 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="tmpy_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmpy_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="x_x0_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="x_x1_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="x_x2_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="x_x3_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="x_x4_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="x_x5_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="x_x6_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="x_x7_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="81" from="StgValue_80" to="i_V" fromId="80" toId="5">
</dataflow>
<dataflow id="83" from="StgValue_82" to="store_ln0" fromId="82" toId="6">
</dataflow>
<dataflow id="84" from="i_V" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="85" from="i_V" to="i_V_1" fromId="5" toId="8">
</dataflow>
<dataflow id="86" from="i_V_1" to="icmp_ln38" fromId="8" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln38" fromId="87" toId="9">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="89" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty" fromId="91" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_91" to="empty" fromId="91" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_91" to="empty" fromId="91" toId="10">
</dataflow>
<dataflow id="95" from="i_V_1" to="i" fromId="8" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_96" to="i" fromId="96" toId="11">
</dataflow>
<dataflow id="98" from="icmp_ln38" to="br_ln38" fromId="9" toId="12">
</dataflow>
<dataflow id="99" from="i_V_1" to="zext_ln38" fromId="8" toId="13">
</dataflow>
<dataflow id="100" from="x_x0_V" to="x_x0_V_addr" fromId="72" toId="14">
</dataflow>
<dataflow id="102" from="StgValue_101" to="x_x0_V_addr" fromId="101" toId="14">
</dataflow>
<dataflow id="103" from="zext_ln38" to="x_x0_V_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="104" from="x_x0_V_addr" to="tmp_V" fromId="14" toId="15">
</dataflow>
<dataflow id="105" from="x_x1_V" to="x_x1_V_addr" fromId="73" toId="16">
</dataflow>
<dataflow id="106" from="StgValue_101" to="x_x1_V_addr" fromId="101" toId="16">
</dataflow>
<dataflow id="107" from="zext_ln38" to="x_x1_V_addr" fromId="13" toId="16">
</dataflow>
<dataflow id="108" from="x_x1_V_addr" to="tmp_V_2" fromId="16" toId="17">
</dataflow>
<dataflow id="109" from="x_x2_V" to="x_x2_V_addr" fromId="74" toId="18">
</dataflow>
<dataflow id="110" from="StgValue_101" to="x_x2_V_addr" fromId="101" toId="18">
</dataflow>
<dataflow id="111" from="zext_ln38" to="x_x2_V_addr" fromId="13" toId="18">
</dataflow>
<dataflow id="112" from="x_x2_V_addr" to="tmp_V_3" fromId="18" toId="19">
</dataflow>
<dataflow id="113" from="x_x3_V" to="x_x3_V_addr" fromId="75" toId="20">
</dataflow>
<dataflow id="114" from="StgValue_101" to="x_x3_V_addr" fromId="101" toId="20">
</dataflow>
<dataflow id="115" from="zext_ln38" to="x_x3_V_addr" fromId="13" toId="20">
</dataflow>
<dataflow id="116" from="x_x3_V_addr" to="tmp_V_4" fromId="20" toId="21">
</dataflow>
<dataflow id="117" from="x_x4_V" to="x_x4_V_addr" fromId="76" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_101" to="x_x4_V_addr" fromId="101" toId="22">
</dataflow>
<dataflow id="119" from="zext_ln38" to="x_x4_V_addr" fromId="13" toId="22">
</dataflow>
<dataflow id="120" from="x_x4_V_addr" to="tmp_V_5" fromId="22" toId="23">
</dataflow>
<dataflow id="121" from="x_x5_V" to="x_x5_V_addr" fromId="77" toId="24">
</dataflow>
<dataflow id="122" from="StgValue_101" to="x_x5_V_addr" fromId="101" toId="24">
</dataflow>
<dataflow id="123" from="zext_ln38" to="x_x5_V_addr" fromId="13" toId="24">
</dataflow>
<dataflow id="124" from="x_x5_V_addr" to="tmp_V_6" fromId="24" toId="25">
</dataflow>
<dataflow id="125" from="x_x6_V" to="x_x6_V_addr" fromId="78" toId="26">
</dataflow>
<dataflow id="126" from="StgValue_101" to="x_x6_V_addr" fromId="101" toId="26">
</dataflow>
<dataflow id="127" from="zext_ln38" to="x_x6_V_addr" fromId="13" toId="26">
</dataflow>
<dataflow id="128" from="x_x6_V_addr" to="tmp_V_7" fromId="26" toId="27">
</dataflow>
<dataflow id="129" from="x_x7_V" to="x_x7_V_addr" fromId="79" toId="28">
</dataflow>
<dataflow id="130" from="StgValue_101" to="x_x7_V_addr" fromId="101" toId="28">
</dataflow>
<dataflow id="131" from="zext_ln38" to="x_x7_V_addr" fromId="13" toId="28">
</dataflow>
<dataflow id="132" from="x_x7_V_addr" to="tmp_V_8" fromId="28" toId="29">
</dataflow>
<dataflow id="133" from="i" to="store_ln41" fromId="11" toId="30">
</dataflow>
<dataflow id="134" from="i_V" to="store_ln41" fromId="5" toId="30">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecPipeline" to="specpipeline_ln168" fromId="135" toId="31">
</dataflow>
<dataflow id="137" from="StgValue_80" to="specpipeline_ln168" fromId="80" toId="31">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specpipeline_ln168" fromId="138" toId="31">
</dataflow>
<dataflow id="140" from="StgValue_138" to="specpipeline_ln168" fromId="138" toId="31">
</dataflow>
<dataflow id="141" from="StgValue_138" to="specpipeline_ln168" fromId="138" toId="31">
</dataflow>
<dataflow id="143" from="empty_0" to="specpipeline_ln168" fromId="142" toId="31">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopName" to="specloopname_ln168" fromId="144" toId="32">
</dataflow>
<dataflow id="147" from="empty_9" to="specloopname_ln168" fromId="146" toId="32">
</dataflow>
<dataflow id="148" from="x_x0_V_addr" to="tmp_V" fromId="14" toId="33">
</dataflow>
<dataflow id="149" from="x_x1_V_addr" to="tmp_V_2" fromId="16" toId="34">
</dataflow>
<dataflow id="150" from="tmp_V" to="sext_ln232" fromId="33" toId="35">
</dataflow>
<dataflow id="151" from="tmp_V_2" to="sext_ln232_1" fromId="34" toId="36">
</dataflow>
<dataflow id="152" from="sext_ln232_1" to="ret_7" fromId="36" toId="37">
</dataflow>
<dataflow id="153" from="sext_ln232" to="ret_7" fromId="35" toId="37">
</dataflow>
<dataflow id="154" from="x_x2_V_addr" to="tmp_V_3" fromId="18" toId="38">
</dataflow>
<dataflow id="155" from="ret_7" to="sext_ln232_2" fromId="37" toId="39">
</dataflow>
<dataflow id="156" from="tmp_V_3" to="sext_ln232_3" fromId="38" toId="40">
</dataflow>
<dataflow id="157" from="sext_ln232_2" to="ret_8" fromId="39" toId="41">
</dataflow>
<dataflow id="158" from="sext_ln232_3" to="ret_8" fromId="40" toId="41">
</dataflow>
<dataflow id="159" from="x_x3_V_addr" to="tmp_V_4" fromId="20" toId="42">
</dataflow>
<dataflow id="160" from="tmp_V_4" to="sext_ln1540" fromId="42" toId="43">
</dataflow>
<dataflow id="161" from="ret_8" to="ret_9" fromId="41" toId="44">
</dataflow>
<dataflow id="162" from="sext_ln1540" to="ret_9" fromId="43" toId="44">
</dataflow>
<dataflow id="163" from="x_x4_V_addr" to="tmp_V_5" fromId="22" toId="45">
</dataflow>
<dataflow id="164" from="ret_9" to="sext_ln1540_1" fromId="44" toId="46">
</dataflow>
<dataflow id="165" from="tmp_V_5" to="sext_ln1540_2" fromId="45" toId="47">
</dataflow>
<dataflow id="166" from="sext_ln1540_1" to="ret_10" fromId="46" toId="48">
</dataflow>
<dataflow id="167" from="sext_ln1540_2" to="ret_10" fromId="47" toId="48">
</dataflow>
<dataflow id="168" from="x_x5_V_addr" to="tmp_V_6" fromId="24" toId="49">
</dataflow>
<dataflow id="169" from="tmp_V_6" to="sext_ln1540_3" fromId="49" toId="50">
</dataflow>
<dataflow id="170" from="ret_10" to="ret_11" fromId="48" toId="51">
</dataflow>
<dataflow id="171" from="sext_ln1540_3" to="ret_11" fromId="50" toId="51">
</dataflow>
<dataflow id="172" from="x_x6_V_addr" to="tmp_V_7" fromId="26" toId="52">
</dataflow>
<dataflow id="173" from="tmp_V_7" to="sext_ln1540_4" fromId="52" toId="53">
</dataflow>
<dataflow id="174" from="ret_11" to="ret_12" fromId="51" toId="54">
</dataflow>
<dataflow id="175" from="sext_ln1540_4" to="ret_12" fromId="53" toId="54">
</dataflow>
<dataflow id="176" from="x_x7_V_addr" to="tmp_V_8" fromId="28" toId="55">
</dataflow>
<dataflow id="177" from="tmp_V_8" to="sext_ln1540_5" fromId="55" toId="56">
</dataflow>
<dataflow id="178" from="ret_12" to="ret" fromId="54" toId="57">
</dataflow>
<dataflow id="179" from="sext_ln1540_5" to="ret" fromId="56" toId="57">
</dataflow>
<dataflow id="180" from="tmpy_V" to="tmpy_V_addr" fromId="71" toId="58">
</dataflow>
<dataflow id="181" from="StgValue_101" to="tmpy_V_addr" fromId="101" toId="58">
</dataflow>
<dataflow id="182" from="zext_ln38" to="tmpy_V_addr" fromId="13" toId="58">
</dataflow>
<dataflow id="183" from="ret" to="store_ln41" fromId="57" toId="59">
</dataflow>
<dataflow id="184" from="tmpy_V_addr" to="store_ln41" fromId="58" toId="59">
</dataflow>
<dataflow id="185" from="icmp_ln38" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
