$date
	Sat May 14 13:53:39 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sram_tb $end
$scope module dut $end
$var wire 32 ! addr [31:0] $end
$var wire 1 " clk $end
$var wire 1 # cs $end
$var wire 1 $ oe $end
$var wire 1 % rw $end
$var wire 32 & write_data [31:0] $end
$var reg 32 ' read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz '
b0 &
0%
0$
1#
1"
b0 !
$end
#10
0"
#20
b1 !
b1 &
1$
0#
1"
#30
0"
#40
b10 !
b10 &
1"
#50
0"
#60
b11 !
b11 &
1"
#70
0"
#80
b100 !
b100 &
1"
#90
0"
#100
b101 !
b101 &
1"
#110
0"
#120
b110 !
b110 &
1"
#130
0"
#140
b111 !
b111 &
1"
#150
0"
#160
b1000 !
b1000 &
1"
#170
0"
#180
b1001 !
b1001 &
1"
#190
0"
#200
b1010 !
b1010 &
1"
#210
0"
#220
b1011 !
b1011 &
1"
#230
0"
#240
b1100 !
b1100 &
1"
#250
0"
#260
b1101 !
b1101 &
1"
#270
0"
#280
b1110 !
b1110 &
1"
#290
0"
#300
b1111 !
b1111 &
1"
#310
0"
#320
b10000 !
b10000 &
1"
#330
0"
#340
1"
#350
0"
#360
b1 '
0$
1%
b1 !
1"
#370
0"
#380
b10 '
b10 !
1"
#390
0"
#400
b11 '
b11 !
1"
#410
0"
#420
b100 '
b100 !
1"
#430
0"
#440
b101 '
b101 !
1"
#450
0"
#460
b110 '
b110 !
1"
#470
0"
#480
b111 '
b111 !
1"
#490
0"
#500
b1000 '
b1000 !
1"
#510
0"
#520
b1001 '
b1001 !
1"
#530
0"
#540
b1010 '
b1010 !
1"
#550
0"
#560
b1011 '
b1011 !
1"
#570
0"
#580
b1100 '
b1100 !
1"
#590
0"
#600
b1101 '
b1101 !
1"
#610
0"
#620
b1110 '
b1110 !
1"
#630
0"
#640
b1111 '
b1111 !
1"
#650
0"
#660
b10000 '
b10000 !
1"
#670
0"
#680
1"
#690
0"
#700
bz '
b1010101010101010 &
b1000000000 !
1$
0%
1"
#710
0"
#720
1"
#730
0"
#740
b11111111111111111010101010101010 '
0$
1%
1"
#750
0"
#760
1"
#770
0"
#780
1"
