{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 16:59:44 2020 " "Info: Processing started: Sun Dec 13 16:59:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avalonPWM -c avalonPWM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off avalonPWM -c avalonPWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mon_sopc.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mon_sopc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mon_sopc " "Info (12023): Found entity 1: mon_sopc" {  } { { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_pwm.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-arch_avalon_pwm " "Info (12022): Found design unit 1: avalon_pwm-arch_avalon_pwm" {  } { { "avalon_pwm.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/avalon_pwm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Info (12023): Found entity 1: avalon_pwm" {  } { { "avalon_pwm.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/avalon_pwm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_pwm_0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file avalon_pwm_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm_0-rtl " "Info (12022): Found design unit 1: avalon_pwm_0-rtl" {  } { { "avalon_pwm_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/avalon_pwm_0.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm_0 " "Info (12023): Found entity 1: avalon_pwm_0" {  } { { "avalon_pwm_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/avalon_pwm_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mae.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file mae.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE-arch_MAE " "Info (12022): Found design unit 1: MAE-arch_MAE" {  } { { "MAE.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/MAE.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MAE " "Info (12023): Found entity 1: MAE" {  } { { "MAE.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/MAE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arch_counter " "Info (12022): Found design unit 1: counter-arch_counter" {  } { { "counter.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info (12023): Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hz_gen.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hz_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HZ_Gen-arch_divider " "Info (12022): Found design unit 1: HZ_Gen-arch_divider" {  } { { "HZ_Gen.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/HZ_Gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HZ_Gen " "Info (12023): Found entity 1: HZ_Gen" {  } { { "HZ_Gen.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/HZ_Gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anemo_sopc.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file anemo_sopc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Anemo_SOPC-bdf_type " "Info (12022): Found design unit 1: Anemo_SOPC-bdf_type" {  } { { "Anemo_SOPC.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/Anemo_SOPC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Anemo_SOPC " "Info (12023): Found entity 1: Anemo_SOPC" {  } { { "Anemo_SOPC.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/Anemo_SOPC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anemo_sopc_0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file anemo_sopc_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Anemo_SOPC_0-rtl " "Info (12022): Found design unit 1: Anemo_SOPC_0-rtl" {  } { { "Anemo_SOPC_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/Anemo_SOPC_0.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Anemo_SOPC_0 " "Info (12023): Found entity 1: Anemo_SOPC_0" {  } { { "Anemo_SOPC_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/Anemo_SOPC_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mon_sopc " "Info (12127): Elaborating entity \"mon_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "anemoavalon.vhd 24 12 " "Warning (12125): Using design file anemoavalon.vhd, which is not specified as a design file for the current project, but contains definitions for 24 design units and 12 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Anemo_SOPC_0_avalon_slave_0_arbitrator-europa " "Info (12022): Found design unit 1: Anemo_SOPC_0_avalon_slave_0_arbitrator-europa" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 avalon_pwm_0_avalon_slave_0_arbitrator-europa " "Info (12022): Found design unit 2: avalon_pwm_0_avalon_slave_0_arbitrator-europa" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 300 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 buttons_s1_arbitrator-europa " "Info (12022): Found design unit 3: buttons_s1_arbitrator-europa" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 533 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_0_jtag_debug_module_arbitrator-europa " "Info (12022): Found design unit 4: cpu_0_jtag_debug_module_arbitrator-europa" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 782 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_0_data_master_arbitrator-europa " "Info (12022): Found design unit 5: cpu_0_data_master_arbitrator-europa" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_0_instruction_master_arbitrator-europa " "Info (12022): Found design unit 6: cpu_0_instruction_master_arbitrator-europa" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1297 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart_0_avalon_jtag_slave_arbitrator-europa " "Info (12022): Found design unit 7: jtag_uart_0_avalon_jtag_slave_arbitrator-europa" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1451 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 leds_s1_arbitrator-europa " "Info (12022): Found design unit 8: leds_s1_arbitrator-europa" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1702 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 sram_s1_arbitrator-europa " "Info (12022): Found design unit 9: sram_s1_arbitrator-europa" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1953 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 sysid_control_slave_arbitrator-europa " "Info (12022): Found design unit 10: sysid_control_slave_arbitrator-europa" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 2359 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 AnemoAvalon_reset_clk_0_domain_synch_module-europa " "Info (12022): Found design unit 11: AnemoAvalon_reset_clk_0_domain_synch_module-europa" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 2577 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 AnemoAvalon-europa " "Info (12022): Found design unit 12: AnemoAvalon-europa" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 2646 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Anemo_SOPC_0_avalon_slave_0_arbitrator " "Info (12023): Found entity 1: Anemo_SOPC_0_avalon_slave_0_arbitrator" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 avalon_pwm_0_avalon_slave_0_arbitrator " "Info (12023): Found entity 2: avalon_pwm_0_avalon_slave_0_arbitrator" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 buttons_s1_arbitrator " "Info (12023): Found entity 3: buttons_s1_arbitrator" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_jtag_debug_module_arbitrator " "Info (12023): Found entity 4: cpu_0_jtag_debug_module_arbitrator" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_data_master_arbitrator " "Info (12023): Found entity 5: cpu_0_data_master_arbitrator" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_instruction_master_arbitrator " "Info (12023): Found entity 6: cpu_0_instruction_master_arbitrator" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0_avalon_jtag_slave_arbitrator " "Info (12023): Found entity 7: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 leds_s1_arbitrator " "Info (12023): Found entity 8: leds_s1_arbitrator" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 sram_s1_arbitrator " "Info (12023): Found entity 9: sram_s1_arbitrator" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 sysid_control_slave_arbitrator " "Info (12023): Found entity 10: sysid_control_slave_arbitrator" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 2336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 AnemoAvalon_reset_clk_0_domain_synch_module " "Info (12023): Found entity 11: AnemoAvalon_reset_clk_0_domain_synch_module" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 2564 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 AnemoAvalon " "Info (12023): Found entity 12: AnemoAvalon" {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 2625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AnemoAvalon AnemoAvalon:inst2 " "Info (12128): Elaborating entity \"AnemoAvalon\" for hierarchy \"AnemoAvalon:inst2\"" {  } { { "mon_sopc.bdf" "inst2" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Anemo_SOPC_0_avalon_slave_0_arbitrator AnemoAvalon:inst2\|Anemo_SOPC_0_avalon_slave_0_arbitrator:the_Anemo_SOPC_0_avalon_slave_0 " "Info (12128): Elaborating entity \"Anemo_SOPC_0_avalon_slave_0_arbitrator\" for hierarchy \"AnemoAvalon:inst2\|Anemo_SOPC_0_avalon_slave_0_arbitrator:the_Anemo_SOPC_0_avalon_slave_0\"" {  } { { "anemoavalon.vhd" "the_Anemo_SOPC_0_avalon_slave_0" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_Anemo_SOPC_0_avalon_slave_0 anemoavalon.vhd(55) " "Warning (10541): VHDL Signal Declaration warning at anemoavalon.vhd(55): used implicit default value for signal \"cpu_0_data_master_read_data_valid_Anemo_SOPC_0_avalon_slave_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Anemo_SOPC_0 AnemoAvalon:inst2\|Anemo_SOPC_0:the_Anemo_SOPC_0 " "Info (12128): Elaborating entity \"Anemo_SOPC_0\" for hierarchy \"AnemoAvalon:inst2\|Anemo_SOPC_0:the_Anemo_SOPC_0\"" {  } { { "anemoavalon.vhd" "the_Anemo_SOPC_0" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Anemo_SOPC AnemoAvalon:inst2\|Anemo_SOPC_0:the_Anemo_SOPC_0\|Anemo_SOPC:anemo_sopc_0 " "Info (12128): Elaborating entity \"Anemo_SOPC\" for hierarchy \"AnemoAvalon:inst2\|Anemo_SOPC_0:the_Anemo_SOPC_0\|Anemo_SOPC:anemo_sopc_0\"" {  } { { "Anemo_SOPC_0.vhd" "anemo_sopc_0" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/Anemo_SOPC_0.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HZ_Gen AnemoAvalon:inst2\|Anemo_SOPC_0:the_Anemo_SOPC_0\|Anemo_SOPC:anemo_sopc_0\|HZ_Gen:b2v_inst " "Info (12128): Elaborating entity \"HZ_Gen\" for hierarchy \"AnemoAvalon:inst2\|Anemo_SOPC_0:the_Anemo_SOPC_0\|Anemo_SOPC:anemo_sopc_0\|HZ_Gen:b2v_inst\"" {  } { { "Anemo_SOPC.vhd" "b2v_inst" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/Anemo_SOPC.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter AnemoAvalon:inst2\|Anemo_SOPC_0:the_Anemo_SOPC_0\|Anemo_SOPC:anemo_sopc_0\|counter:b2v_inst1 " "Info (12128): Elaborating entity \"counter\" for hierarchy \"AnemoAvalon:inst2\|Anemo_SOPC_0:the_Anemo_SOPC_0\|Anemo_SOPC:anemo_sopc_0\|counter:b2v_inst1\"" {  } { { "Anemo_SOPC.vhd" "b2v_inst1" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/Anemo_SOPC.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n counter.vhd(23) " "Warning (10492): VHDL Process Statement warning at counter.vhd(23): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/counter.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAE AnemoAvalon:inst2\|Anemo_SOPC_0:the_Anemo_SOPC_0\|Anemo_SOPC:anemo_sopc_0\|MAE:b2v_inst6 " "Info (12128): Elaborating entity \"MAE\" for hierarchy \"AnemoAvalon:inst2\|Anemo_SOPC_0:the_Anemo_SOPC_0\|Anemo_SOPC:anemo_sopc_0\|MAE:b2v_inst6\"" {  } { { "Anemo_SOPC.vhd" "b2v_inst6" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/Anemo_SOPC.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_pwm_0_avalon_slave_0_arbitrator AnemoAvalon:inst2\|avalon_pwm_0_avalon_slave_0_arbitrator:the_avalon_pwm_0_avalon_slave_0 " "Info (12128): Elaborating entity \"avalon_pwm_0_avalon_slave_0_arbitrator\" for hierarchy \"AnemoAvalon:inst2\|avalon_pwm_0_avalon_slave_0_arbitrator:the_avalon_pwm_0_avalon_slave_0\"" {  } { { "anemoavalon.vhd" "the_avalon_pwm_0_avalon_slave_0" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_avalon_pwm_0_avalon_slave_0 anemoavalon.vhd(293) " "Warning (10541): VHDL Signal Declaration warning at anemoavalon.vhd(293): used implicit default value for signal \"cpu_0_data_master_read_data_valid_avalon_pwm_0_avalon_slave_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 293 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_pwm_0 AnemoAvalon:inst2\|avalon_pwm_0:the_avalon_pwm_0 " "Info (12128): Elaborating entity \"avalon_pwm_0\" for hierarchy \"AnemoAvalon:inst2\|avalon_pwm_0:the_avalon_pwm_0\"" {  } { { "anemoavalon.vhd" "the_avalon_pwm_0" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_pwm AnemoAvalon:inst2\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0 " "Info (12128): Elaborating entity \"avalon_pwm\" for hierarchy \"AnemoAvalon:inst2\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\"" {  } { { "avalon_pwm_0.vhd" "avalon_pwm_0" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/avalon_pwm_0.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control avalon_pwm.vhd(29) " "Warning (10492): VHDL Process Statement warning at avalon_pwm.vhd(29): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_pwm.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/avalon_pwm.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control avalon_pwm.vhd(44) " "Warning (10492): VHDL Process Statement warning at avalon_pwm.vhd(44): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_pwm.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/avalon_pwm.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons_s1_arbitrator AnemoAvalon:inst2\|buttons_s1_arbitrator:the_buttons_s1 " "Info (12128): Elaborating entity \"buttons_s1_arbitrator\" for hierarchy \"AnemoAvalon:inst2\|buttons_s1_arbitrator:the_buttons_s1\"" {  } { { "anemoavalon.vhd" "the_buttons_s1" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_buttons_s1 anemoavalon.vhd(526) " "Warning (10541): VHDL Signal Declaration warning at anemoavalon.vhd(526): used implicit default value for signal \"cpu_0_data_master_read_data_valid_buttons_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 526 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "buttons.vhd 2 1 " "Warning (12125): Using design file buttons.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-europa " "Info (12022): Found design unit 1: buttons-europa" {  } { { "buttons.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/buttons.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Info (12023): Found entity 1: buttons" {  } { { "buttons.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/buttons.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons AnemoAvalon:inst2\|buttons:the_buttons " "Info (12128): Elaborating entity \"buttons\" for hierarchy \"AnemoAvalon:inst2\|buttons:the_buttons\"" {  } { { "anemoavalon.vhd" "the_buttons" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator AnemoAvalon:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Info (12128): Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"AnemoAvalon:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "anemoavalon.vhd" "the_cpu_0_jtag_debug_module" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module anemoavalon.vhd(761) " "Warning (10541): VHDL Signal Declaration warning at anemoavalon.vhd(761): used implicit default value for signal \"cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 761 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module anemoavalon.vhd(765) " "Warning (10541): VHDL Signal Declaration warning at anemoavalon.vhd(765): used implicit default value for signal \"cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 765 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator AnemoAvalon:inst2\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Info (12128): Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"AnemoAvalon:inst2\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "anemoavalon.vhd" "the_cpu_0_data_master" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator AnemoAvalon:inst2\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Info (12128): Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"AnemoAvalon:inst2\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "anemoavalon.vhd" "the_cpu_0_instruction_master" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0.vhd 44 22 " "Warning (12125): Using design file cpu_0.vhd, which is not specified as a design file for the current project, but contains definitions for 44 design units and 22 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_register_bank_a_module-europa " "Info (12022): Found design unit 1: cpu_0_register_bank_a_module-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_register_bank_b_module-europa " "Info (12022): Found design unit 2: cpu_0_register_bank_b_module-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_nios2_oci_debug-europa " "Info (12022): Found design unit 3: cpu_0_nios2_oci_debug-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 256 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_0_ociram_lpm_dram_bdp_component_module-europa " "Info (12022): Found design unit 4: cpu_0_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_0_nios2_ocimem-europa " "Info (12022): Found design unit 5: cpu_0_nios2_ocimem-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 515 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_0_nios2_avalon_reg-europa " "Info (12022): Found design unit 6: cpu_0_nios2_avalon_reg-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 679 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_0_nios2_oci_break-europa " "Info (12022): Found design unit 7: cpu_0_nios2_oci_break-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 786 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_0_nios2_oci_xbrk-europa " "Info (12022): Found design unit 8: cpu_0_nios2_oci_xbrk-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1064 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_0_nios2_oci_dbrk-europa " "Info (12022): Found design unit 9: cpu_0_nios2_oci_dbrk-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1275 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_0_nios2_oci_itrace-europa " "Info (12022): Found design unit 10: cpu_0_nios2_oci_itrace-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1440 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_0_nios2_oci_td_mode-europa " "Info (12022): Found design unit 11: cpu_0_nios2_oci_td_mode-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_0_nios2_oci_dtrace-europa " "Info (12022): Found design unit 12: cpu_0_nios2_oci_dtrace-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1749 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_0_nios2_oci_compute_tm_count-europa " "Info (12022): Found design unit 13: cpu_0_nios2_oci_compute_tm_count-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1850 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_0_nios2_oci_fifowp_inc-europa " "Info (12022): Found design unit 14: cpu_0_nios2_oci_fifowp_inc-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1931 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_0_nios2_oci_fifocount_inc-europa " "Info (12022): Found design unit 15: cpu_0_nios2_oci_fifocount_inc-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1983 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_0_nios2_oci_fifo-europa " "Info (12022): Found design unit 16: cpu_0_nios2_oci_fifo-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2047 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_0_nios2_oci_pib-europa " "Info (12022): Found design unit 17: cpu_0_nios2_oci_pib-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2515 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_0_traceram_lpm_dram_bdp_component_module-europa " "Info (12022): Found design unit 18: cpu_0_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2603 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_0_nios2_oci_im-europa " "Info (12022): Found design unit 19: cpu_0_nios2_oci_im-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2741 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_0_nios2_performance_monitors-europa " "Info (12022): Found design unit 20: cpu_0_nios2_performance_monitors-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2887 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_0_nios2_oci-europa " "Info (12022): Found design unit 21: cpu_0_nios2_oci-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2948 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_0-europa " "Info (12022): Found design unit 22: cpu_0-europa" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3710 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_register_bank_a_module " "Info (12023): Found entity 1: cpu_0_register_bank_a_module" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_register_bank_b_module " "Info (12023): Found entity 2: cpu_0_register_bank_b_module" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_nios2_oci_debug " "Info (12023): Found entity 3: cpu_0_nios2_oci_debug" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_ociram_lpm_dram_bdp_component_module " "Info (12023): Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_nios2_ocimem " "Info (12023): Found entity 5: cpu_0_nios2_ocimem" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_nios2_avalon_reg " "Info (12023): Found entity 6: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_nios2_oci_break " "Info (12023): Found entity 7: cpu_0_nios2_oci_break" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_nios2_oci_xbrk " "Info (12023): Found entity 8: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1038 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_dbrk " "Info (12023): Found entity 9: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_nios2_oci_itrace " "Info (12023): Found entity 10: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_oci_td_mode " "Info (12023): Found entity 11: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1650 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_oci_dtrace " "Info (12023): Found entity 12: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_compute_tm_count " "Info (12023): Found entity 13: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_fifowp_inc " "Info (12023): Found entity 14: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1918 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_fifocount_inc " "Info (12023): Found entity 15: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1969 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_fifo " "Info (12023): Found entity 16: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_pib " "Info (12023): Found entity 17: cpu_0_nios2_oci_pib" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_traceram_lpm_dram_bdp_component_module " "Info (12023): Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2579 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_im " "Info (12023): Found entity 19: cpu_0_nios2_oci_im" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_performance_monitors " "Info (12023): Found entity 20: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2883 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci " "Info (12023): Found entity 21: cpu_0_nios2_oci" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0 " "Info (12023): Found entity 22: cpu_0" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 AnemoAvalon:inst2\|cpu_0:the_cpu_0 " "Info (12128): Elaborating entity \"cpu_0\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\"" {  } { { "anemoavalon.vhd" "the_cpu_0" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "W_vinst cpu_0.vhd(4348) " "Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4348): used implicit default value for signal \"W_vinst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 4348 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_ending cpu_0.vhd(4399) " "Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4399): used implicit default value for signal \"test_ending\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 4399 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.vhd 2 1 " "Warning (12125): Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_test_bench-europa " "Info (12022): Found design unit 1: cpu_0_test_bench-europa" {  } { { "cpu_0_test_bench.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_test_bench.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Info (12023): Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_test_bench.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Info (12128): Elaborating entity \"cpu_0_test_bench\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_test_bench" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 4425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Info (12128): Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_a" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 4937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_a.mif " "Info (12134): Parameter \"init_file\" = \"cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info (12134): Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info (12134): Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hff1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hff1 " "Info (12023): Found entity 1: altsyncram_hff1" {  } { { "db/altsyncram_hff1.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_hff1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hff1 AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hff1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_hff1\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Info (12128): Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_b" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 4952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_b.mif " "Info (12134): Parameter \"init_file\" = \"cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info (12134): Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info (12134): Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iff1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iff1 " "Info (12023): Found entity 1: altsyncram_iff1" {  } { { "db/altsyncram_iff1.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_iff1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iff1 AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iff1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_iff1\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Info (12128): Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_debug" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Info (12128): Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_ocimem" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_ociram_lpm_dram_bdp_component" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info (12134): Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ociram_default_contents.mif " "Info (12134): Parameter \"init_file\" = \"cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info (12134): Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info (12134): Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info (12134): Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u972.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u972.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u972 " "Info (12023): Found entity 1: altsyncram_u972" {  } { { "db/altsyncram_u972.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_u972.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u972 AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_u972:auto_generated " "Info (12128): Elaborating entity \"altsyncram_u972\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_u972:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Info (12128): Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_avalon_reg" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_break" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_xbrk" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dbrk" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_itrace" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dtrace" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_fifo" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.vhd 2 1 " "Warning (12125): Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_oci_test_bench-europa " "Info (12022): Found design unit 1: cpu_0_oci_test_bench-europa" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_oci_test_bench.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Info (12023): Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_oci_test_bench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Info (12128): Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_oci_test_bench" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_pib" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_im" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2835) " "Warning (10296): VHDL warning at cpu_0.vhd(2835): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2835 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_traceram_lpm_dram_bdp_component" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2581) " "Warning (10296): VHDL warning at cpu_0.vhd(2581): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2581 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2657) " "Warning (10296): VHDL warning at cpu_0.vhd(2657): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2657 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info (12134): Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Info (12134): Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info (12134): Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info (12134): Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info (12134): Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info (12134): Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Info (12023): Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Info (12128): Elaborating entity \"altsyncram_0a02\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_wrapper.vhd 2 1 " "Warning (12125): Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_wrapper-europa " "Info (12022): Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_wrapper.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_wrapper.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Info (12128): Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.vhd" "the_cpu_0_jtag_debug_module_wrapper" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0_jtag_debug_module_wrapper.vhd(313) " "Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_wrapper.vhd" 313 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.vhd 2 1 " "Warning (12125): Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_tck-europa " "Info (12022): Found design unit 1: cpu_0_jtag_debug_module_tck-europa" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_tck.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_tck.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Info (12128): Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_tck" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_wrapper.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12128): Elaborating entity \"altera_std_synchronizer\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "the_altera_std_synchronizer" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12130): Elaborated megafunction instantiation \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12133): Instantiated megafunction \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info (12134): Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.vhd 2 1 " "Warning (12125): Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_sysclk-europa " "Info (12022): Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_sysclk.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_sysclk.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Info (12128): Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_sysclk" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_wrapper.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info (12128): Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "cpu_0_jtag_debug_module_phy" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info (12130): Elaborated megafunction instantiation \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info (12133): Instantiated megafunction \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info (12134): Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 1 " "Info (12134): Parameter \"sld_instance_index\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info (12134): Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info (12134): Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info (12134): Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info (12134): Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info (12134): Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info (12134): Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info (12134): Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info (12128): Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info (12131): Elaborated megafunction instantiation \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_arbitrator AnemoAvalon:inst2\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave " "Info (12128): Elaborating entity \"jtag_uart_0_avalon_jtag_slave_arbitrator\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave\"" {  } { { "anemoavalon.vhd" "the_jtag_uart_0_avalon_jtag_slave" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave anemoavalon.vhd(1433) " "Warning (10541): VHDL Signal Declaration warning at anemoavalon.vhd(1433): used implicit default value for signal \"cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1433 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart_0.vhd 14 7 " "Warning (12125): Using design file jtag_uart_0.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_0_log_module-europa " "Info (12022): Found design unit 1: jtag_uart_0_log_module-europa" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_0_sim_scfifo_w-europa " "Info (12022): Found design unit 2: jtag_uart_0_sim_scfifo_w-europa" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_0_scfifo_w-europa " "Info (12022): Found design unit 3: jtag_uart_0_scfifo_w-europa" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_0_drom_module-europa " "Info (12022): Found design unit 4: jtag_uart_0_drom_module-europa" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 458 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_0_sim_scfifo_r-europa " "Info (12022): Found design unit 5: jtag_uart_0_sim_scfifo_r-europa" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_0_scfifo_r-europa " "Info (12022): Found design unit 6: jtag_uart_0_scfifo_r-europa" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 963 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart_0-europa " "Info (12022): Found design unit 7: jtag_uart_0-europa" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 1109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Info (12023): Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Info (12023): Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Info (12023): Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Info (12023): Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 944 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Info (12023): Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 1086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0 AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0 " "Info (12128): Elaborating entity \"jtag_uart_0\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\"" {  } { { "anemoavalon.vhd" "the_jtag_uart_0" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_w AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w " "Info (12128): Elaborating entity \"jtag_uart_0_scfifo_w\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart_0.vhd" "the_jtag_uart_0_scfifo_w" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info (12128): Elaborating entity \"scfifo\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.vhd" "wfifo" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info (12130): Elaborated megafunction instantiation \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 391 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info (12133): Instantiated megafunction \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info (12134): Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info (12134): Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info (12134): Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info (12134): Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info (12134): Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info (12134): Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 391 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Info (12023): Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Info (12128): Elaborating entity \"scfifo_jr21\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Info (12023): Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Info (12128): Elaborating entity \"a_dpfifo_q131\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info (12023): Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Info (12128): Elaborating entity \"a_fefifo_7cf\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Info (12023): Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Info (12128): Elaborating entity \"cntr_do7\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Info (12023): Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Info (12128): Elaborating entity \"dpram_nl21\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Info (12023): Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_r1m1\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Info (12023): Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Info (12128): Elaborating entity \"cntr_1ob\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_r AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r " "Info (12128): Elaborating entity \"jtag_uart_0_scfifo_r\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart_0.vhd" "the_jtag_uart_0_scfifo_r" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info (12128): Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.vhd" "jtag_uart_0_alt_jtag_atlantic" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info (12130): Elaborated megafunction instantiation \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info (12133): Instantiated megafunction \"AnemoAvalon:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 1 " "Info (12134): Parameter \"INSTANCE_ID\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info (12134): Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_s1_arbitrator AnemoAvalon:inst2\|leds_s1_arbitrator:the_leds_s1 " "Info (12128): Elaborating entity \"leds_s1_arbitrator\" for hierarchy \"AnemoAvalon:inst2\|leds_s1_arbitrator:the_leds_s1\"" {  } { { "anemoavalon.vhd" "the_leds_s1" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_leds_s1 anemoavalon.vhd(1689) " "Warning (10541): VHDL Signal Declaration warning at anemoavalon.vhd(1689): used implicit default value for signal \"cpu_0_data_master_read_data_valid_leds_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1689 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "leds.vhd 2 1 " "Warning (12125): Using design file leds.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds-europa " "Info (12022): Found design unit 1: leds-europa" {  } { { "leds.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/leds.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 leds " "Info (12023): Found entity 1: leds" {  } { { "leds.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/leds.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds AnemoAvalon:inst2\|leds:the_leds " "Info (12128): Elaborating entity \"leds\" for hierarchy \"AnemoAvalon:inst2\|leds:the_leds\"" {  } { { "anemoavalon.vhd" "the_leds" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_s1_arbitrator AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1 " "Info (12128): Elaborating entity \"sram_s1_arbitrator\" for hierarchy \"AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\"" {  } { { "anemoavalon.vhd" "the_sram_s1" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sram.vhd 2 1 " "Warning (12125): Using design file sram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-europa " "Info (12022): Found design unit 1: sram-europa" {  } { { "sram.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/sram.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Info (12023): Found entity 1: sram" {  } { { "sram.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/sram.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram AnemoAvalon:inst2\|sram:the_sram " "Info (12128): Elaborating entity \"sram\" for hierarchy \"AnemoAvalon:inst2\|sram:the_sram\"" {  } { { "anemoavalon.vhd" "the_sram" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AnemoAvalon:inst2\|sram:the_sram\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"AnemoAvalon:inst2\|sram:the_sram\|altsyncram:the_altsyncram\"" {  } { { "sram.vhd" "the_altsyncram" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/sram.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AnemoAvalon:inst2\|sram:the_sram\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"AnemoAvalon:inst2\|sram:the_sram\|altsyncram:the_altsyncram\"" {  } { { "sram.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/sram.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AnemoAvalon:inst2\|sram:the_sram\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"AnemoAvalon:inst2\|sram:the_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info (12134): Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sram.hex " "Info (12134): Parameter \"init_file\" = \"sram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Info (12134): Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Info (12134): Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info (12134): Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info (12134): Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sram.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/sram.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3b1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v3b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3b1 " "Info (12023): Found entity 1: altsyncram_v3b1" {  } { { "db/altsyncram_v3b1.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_v3b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3b1 AnemoAvalon:inst2\|sram:the_sram\|altsyncram:the_altsyncram\|altsyncram_v3b1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_v3b1\" for hierarchy \"AnemoAvalon:inst2\|sram:the_sram\|altsyncram:the_altsyncram\|altsyncram_v3b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator AnemoAvalon:inst2\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info (12128): Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"AnemoAvalon:inst2\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "anemoavalon.vhd" "the_sysid_control_slave" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_sysid_control_slave anemoavalon.vhd(2349) " "Warning (10541): VHDL Signal Declaration warning at anemoavalon.vhd(2349): used implicit default value for signal \"cpu_0_data_master_read_data_valid_sysid_control_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 2349 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.vhd 2 1 " "Warning (12125): Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysid-europa " "Info (12022): Found design unit 1: sysid-europa" {  } { { "sysid.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/sysid.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info (12023): Found entity 1: sysid" {  } { { "sysid.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/sysid.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid AnemoAvalon:inst2\|sysid:the_sysid " "Info (12128): Elaborating entity \"sysid\" for hierarchy \"AnemoAvalon:inst2\|sysid:the_sysid\"" {  } { { "anemoavalon.vhd" "the_sysid" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AnemoAvalon_reset_clk_0_domain_synch_module AnemoAvalon:inst2\|AnemoAvalon_reset_clk_0_domain_synch_module:AnemoAvalon_reset_clk_0_domain_synch " "Info (12128): Elaborating entity \"AnemoAvalon_reset_clk_0_domain_synch_module\" for hierarchy \"AnemoAvalon:inst2\|AnemoAvalon_reset_clk_0_domain_synch_module:AnemoAvalon_reset_clk_0_domain_synch\"" {  } { { "anemoavalon.vhd" "AnemoAvalon_reset_clk_0_domain_synch" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 5314 0 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 3512 0 0 } } { "mon_sopc.bdf" "" { Schematic "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/mon_sopc.bdf" { { 184 472 912 392 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                                          } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "avalon_pwm.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/avalon_pwm.vhd" 24 -1 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 1219 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 4795 -1 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 4388 -1 0 } } { "anemoavalon.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/anemoavalon.vhd" 976 -1 0 } } { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 1274 -1 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 4377 -1 0 } } { "jtag_uart_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/jtag_uart_0.vhd" 1196 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "cpu_0.vhd" "" { Text "D:/Documents/M2-SME/BE_VHDL/Git/G2_B6/SOPC/Sopc_AvalonAnemoPWM/cpu_0.vhd" 714 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info (286031): Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 64 " "Info (17049): 64 registers lost all their fanouts during netlist optimizations. The first 64 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\|sram_s1_arb_share_counter " "Info (17050): Register \"AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\|sram_s1_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\|last_cycle_cpu_0_instruction_master_granted_slave_sram_s1 " "Info (17050): Register \"AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\|last_cycle_cpu_0_instruction_master_granted_slave_sram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\|last_cycle_cpu_0_data_master_granted_slave_sram_s1 " "Info (17050): Register \"AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\|last_cycle_cpu_0_data_master_granted_slave_sram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\|sram_s1_saved_chosen_master_vector\[1\] " "Info (17050): Register \"AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\|sram_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\|sram_s1_reg_firsttransfer " "Info (17050): Register \"AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\|sram_s1_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_arb_share_counter " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_reg_firsttransfer " "Info (17050): Register \"AnemoAvalon:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\|sram_s1_saved_chosen_master_vector\[0\] " "Info (17050): Register \"AnemoAvalon:inst2\|sram_s1_arbitrator:the_sram_s1\|sram_s1_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sopcPWM " "Warning (20013): Ignored assignments for entity \"sopcPWM\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME sopc -entity sopcPWM -qip sopcPWM.qip " "Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME sopc -entity sopcPWM -qip sopcPWM.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 11.1sp2 -entity sopcPWM -qip sopcPWM.qip " "Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 11.1sp2 -entity sopcPWM -qip sopcPWM.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV sopc -entity sopcPWM -qip sopcPWM.qip " "Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV sopc -entity sopcPWM -qip sopcPWM.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1944 " "Info (21057): Implemented 1944 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info (21058): Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info (21059): Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1791 " "Info (21061): Implemented 1791 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Info (21064): Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Info: Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 17:00:15 2020 " "Info: Processing ended: Sun Dec 13 17:00:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
