{
    "fileIDs": {
        "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/04_28_2023_10_25_04/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v",
        "2": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/BASHING/ram_dsp_mix_random/rtl/ram_dsp_mix_random.v"
    },
    "hierTree": [
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 14,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "dff"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 25,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "dffn"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 37,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "R",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "sdff"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 49,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "R",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "sdffn"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 61,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "R",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "dffr"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 73,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "R",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "dffnr"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 85,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "E",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "dffe"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 97,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "E",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "dffne"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 113,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "R",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "E",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "sdffre"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 128,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "R",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "E",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "sdffnre"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 143,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "R",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "E",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "dffre"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 158,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "R",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "E",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "dffnre"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 169,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "G",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "latch"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 180,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "G",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "latchn"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 192,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "G",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "R",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "latchr"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 204,
            "ports": [
                {
                    "direction": "Input",
                    "name": "D",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "G",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "R",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "topModule": "latchnr"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 234,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "acc_fir",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "dly_b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "lreset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "load_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "saturate_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "shift_right",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "round",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "subtract",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 251,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP_MULT"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 270,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "lreset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP_MULT_REGIN"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 290,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "lreset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP_MULT_REGOUT"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 312,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "lreset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP_MULT_REGIN_REGOUT"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 342,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "lreset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "acc_fir",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "load_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "saturate_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "shift_right",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "round",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "subtract",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP_MULTADD"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 370,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "lreset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "acc_fir",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "load_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "saturate_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "shift_right",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "round",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "subtract",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP_MULTADD_REGIN"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 398,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "lreset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "acc_fir",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "load_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "saturate_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "shift_right",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "round",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "subtract",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP_MULTADD_REGOUT"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 425,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "lreset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "acc_fir",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "load_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "saturate_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "shift_right",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "round",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "subtract",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP_MULTADD_REGIN_REGOUT"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 449,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "lreset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "load_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "saturate_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "shift_right",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "round",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "subtract",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP_MULTACC"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 476,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "lreset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "load_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "saturate_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "shift_right",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "round",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "subtract",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP_MULTACC_REGIN"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 501,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "lreset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "load_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "saturate_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "shift_right",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "round",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "subtract",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP_MULTACC_REGOUT"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 526,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "lreset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "feedback",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "load_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "unsigned_b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "saturate_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "shift_right",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "round",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "subtract",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_DSP_MULTACC_REGIN_REGOUT"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 602,
            "parameters": [
                {
                    "name": "MODE_BITS",
                    "value": 0
                },
                {
                    "name": "INIT_i",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "WEN_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WEN_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "REN_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "REN_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "BE_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "BE_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "ADDR_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 14
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "ADDR_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 14
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WDATA_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WDATA_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "RDATA_A1",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "RDATA_B1",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "FLUSH1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WEN_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WEN_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "REN_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "REN_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "BE_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "BE_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "ADDR_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 13
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "ADDR_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 13
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WDATA_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WDATA_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "RDATA_A2",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "RDATA_B2",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "FLUSH2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "RS_TDP36K"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 656,
            "parameters": [
                {
                    "name": "CFG_ABITS",
                    "value": 11
                },
                {
                    "name": "CFG_DBITS",
                    "value": 18
                },
                {
                    "name": "CFG_ENABLE_B",
                    "value": 4
                },
                {
                    "name": "CFG_ENABLE_D",
                    "value": 4
                },
                {
                    "name": "CFG_ENABLE_F",
                    "value": 4
                },
                {
                    "name": "CFG_ENABLE_H",
                    "value": 4
                },
                {
                    "name": "CLKPOL2",
                    "value": 1
                },
                {
                    "name": "CLKPOL3",
                    "value": 1
                },
                {
                    "name": "INIT0",
                    "value": 0
                },
                {
                    "name": "INIT1",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "A1ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "A1DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "A1EN",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "B1ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "B1DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "B1EN",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C1ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "C1DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C1EN",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK4",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "D1ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "D1DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "D1EN",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "E1ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "E1DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "E1EN",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "F1ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "F1DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "F1EN",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "G1ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "G1DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "G1EN",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "H1ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "H1DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "H1EN",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "BRAM2x18_TDP"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 693,
            "parameters": [
                {
                    "name": "CFG_ABITS",
                    "value": 11
                },
                {
                    "name": "CFG_DBITS",
                    "value": 18
                },
                {
                    "name": "CFG_ENABLE_B",
                    "value": 4
                },
                {
                    "name": "CFG_ENABLE_D",
                    "value": 4
                },
                {
                    "name": "CLKPOL2",
                    "value": 1
                },
                {
                    "name": "CLKPOL3",
                    "value": 1
                },
                {
                    "name": "INIT0",
                    "value": 0
                },
                {
                    "name": "INIT1",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "A1ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "A1DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "A1EN",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "B1ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "B1DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "B1EN",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C1ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "C1DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "C1EN",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "CLK2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "D1ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 10
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "D1DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "D1EN",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "BRAM2x18_SDP"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 743,
            "parameters": [
                {
                    "name": "CFG_ABITS",
                    "value": 10
                },
                {
                    "name": "CFG_DBITS",
                    "value": 36
                },
                {
                    "name": "CFG_ENABLE_B",
                    "value": 4
                },
                {
                    "name": "READ_ADDR_WIDTH",
                    "value": 11
                },
                {
                    "name": "READ_DATA_WIDTH",
                    "value": 16
                },
                {
                    "name": "WRITE_ADDR_WIDTH",
                    "value": 10
                },
                {
                    "name": "WRITE_DATA_WIDTH",
                    "value": 32
                },
                {
                    "name": "ABITS",
                    "value": 0
                },
                {
                    "name": "MEMID",
                    "value": 0
                },
                {
                    "name": "INIT",
                    "value": 0
                },
                {
                    "name": "OFFSET",
                    "value": 0
                },
                {
                    "name": "RD_ARST_VALUE",
                    "value": 0
                },
                {
                    "name": "RD_CE_OVER_SRST",
                    "value": 0
                },
                {
                    "name": "RD_CLK_ENABLE",
                    "value": 0
                },
                {
                    "name": "RD_CLK_POLARITY",
                    "value": 0
                },
                {
                    "name": "RD_COLLISION_X_MASK",
                    "value": 0
                },
                {
                    "name": "RD_INIT_VALUE",
                    "value": 0
                },
                {
                    "name": "RD_PORTS",
                    "value": 0
                },
                {
                    "name": "RD_SRST_VALUE",
                    "value": 0
                },
                {
                    "name": "RD_TRANSPARENCY_MASK",
                    "value": 0
                },
                {
                    "name": "RD_WIDE_CONTINUATION",
                    "value": 0
                },
                {
                    "name": "SIZE",
                    "value": 0
                },
                {
                    "name": "WIDTH",
                    "value": 0
                },
                {
                    "name": "WR_CLK_ENABLE",
                    "value": 0
                },
                {
                    "name": "WR_CLK_POLARITY",
                    "value": 0
                },
                {
                    "name": "WR_PORTS",
                    "value": 0
                },
                {
                    "name": "WR_PRIORITY_MASK",
                    "value": 0
                },
                {
                    "name": "WR_WIDE_CONTINUATION",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "RD_ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "RD_ARST",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "RD_CLK",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "RD_DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "RD_EN",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "RD_SRST",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WR_ADDR",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WR_CLK",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WR_DATA",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "WR_EN",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "_$_mem_v2_asymmetric"
        },
        {
            "file": "1",
            "language": "SystemVerilog 2009",
            "line": 753,
            "parameters": [
                {
                    "name": "WIDTH",
                    "value": 0
                },
                {
                    "name": "LUT",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "A",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "Y",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "$lut"
        },
        {
            "file": "2",
            "internalSignals": [
                {
                    "name": "doutA_temp",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "doutB_temp",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tempA",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tempB",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_addrA",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "REG"
                },
                {
                    "name": "reg_addrB",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "REG"
                },
                {
                    "name": "ram",
                    "range": {
                        "lsb": 0,
                        "msb": 1023
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 28,
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "weA",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "weB",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addrA",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addrB",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dinA",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dinB",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "doutA",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "doutB",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "ram_dsp_mix_random"
        }
    ],
    "modules": null
}
