# â° 12-Hour Digital Clock using Verilog HDL

This project implements a 12-hour digital clock using Verilog HDL.
It displays hours (1â€“12), minutes (00â€“59), seconds (00â€“59), and an AM/PM indicator.

## ğŸ”§ Features
- 12-hour format
- AM / PM indication
- Reset functionality
- Modular and beginner-friendly design
- Suitable for FPGA and simulation

## ğŸ§© Modules Included
- Clock Divider (FPGA clock â†’ 1 Hz)
- 12-Hour Digital Clock
- Testbench for simulation

## ğŸ› ï¸ Tools Used
- Verilog HDL
- ModelSim / Vivado / Icarus Verilog (for simulation)

## â–¶ï¸ How to Run
1. Compile all Verilog files
2. Run the testbench
3. Observe time counting in waveform or console

## ğŸ“Œ Applications
- FPGA-based digital clocks
- Learning counters and timing logic
- Interview and academic projects

## ğŸ‘¨â€ğŸ’» Author
Juttiga Hemanth Prasad
