// Seed: 3842534759
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  logic id_4;
  always @(posedge "" or posedge 1)
    #1 begin : LABEL_0
      wait (id_4);
      deassign id_4;
      id_4 <= (-1);
    end
  assign module_1.id_2 = 0;
  assign id_4 = id_0;
endmodule
module module_1 #(
    parameter id_13 = 32'd65
) (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3,
    output logic id_4,
    output tri0 id_5,
    output tri1 id_6,
    output wor id_7,
    output supply1 id_8,
    output tri id_9,
    output wand id_10,
    input wire id_11,
    input supply1 id_12,
    input supply1 _id_13,
    output supply0 id_14
);
  wire id_16;
  wire id_17;
  logic [id_13 : -1] id_18;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_14
  );
  always @(*) id_4 = id_18 - id_18;
endmodule
