[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamFile/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 203
LIB: work
FILE: ${SURELOG_DIR}/tests/ParamFile/dut.sv
n<> u<202> t<Top_level_rule> c<1> l<3:1> el<32:1>
  n<> u<1> t<Null_rule> p<202> s<201> l<3:1> el<3:1>
  n<> u<201> t<Source_text> p<202> c<59> l<3:1> el<30:10>
    n<> u<59> t<Description> p<201> c<58> s<200> l<3:1> el<10:10>
      n<> u<58> t<Module_declaration> p<59> c<14> l<3:1> el<10:10>
        n<> u<14> t<Module_ansi_header> p<58> c<2> s<30> l<3:1> el<3:29>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<3:1> el<3:7>
          n<dut> u<3> t<STRING_CONST> p<14> s<4> l<3:8> el<3:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<3:12> el<3:12>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<3:12> el<3:28>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<3:13> el<3:27>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<3:13> el<3:25>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<3:13> el<3:19>
                n<> u<9> t<Net_port_type> p<10> c<8> l<3:20> el<3:25>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<3:20> el<3:25>
                    n<> u<7> t<Data_type> p<8> c<6> l<3:20> el<3:25>
                      n<> u<6> t<IntVec_TypeLogic> p<7> l<3:20> el<3:25>
              n<o> u<11> t<STRING_CONST> p<12> l<3:26> el<3:27>
        n<> u<30> t<Non_port_module_item> p<58> c<29> s<56> l<4:4> el<4:41>
          n<> u<29> t<Module_or_generate_item> p<30> c<28> l<4:4> el<4:41>
            n<> u<28> t<Module_common_item> p<29> c<27> l<4:4> el<4:41>
              n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<4:4> el<4:41>
                n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<4:4> el<4:41>
                  n<> u<25> t<Parameter_declaration> p<26> c<15> l<4:4> el<4:40>
                    n<> u<15> t<Data_type_or_implicit> p<25> s<24> l<4:14> el<4:14>
                    n<> u<24> t<Param_assignment_list> p<25> c<23> l<4:14> el<4:40>
                      n<> u<23> t<Param_assignment> p<24> c<16> l<4:14> el<4:40>
                        n<SRAMInitFile> u<16> t<STRING_CONST> p<23> s<22> l<4:14> el<4:26>
                        n<> u<22> t<Constant_param_expression> p<23> c<21> l<1:20> el<1:22>
                          n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<1:20> el<1:22>
                            n<> u<20> t<Constant_expression> p<21> c<19> l<1:20> el<1:22>
                              n<> u<19> t<Constant_primary> p<20> c<18> l<1:20> el<1:22>
                                n<> u<18> t<Primary_literal> p<19> c<17> l<1:20> el<1:22>
                                  n<""> u<17> t<STRING_LITERAL> p<18> l<1:20> el<1:22>
        n<> u<56> t<Non_port_module_item> p<58> c<55> s<57> l<5:4> el<9:6>
          n<> u<55> t<Module_or_generate_item> p<56> c<54> l<5:4> el<9:6>
            n<> u<54> t<Module_instantiation> p<55> c<31> l<5:4> el<9:6>
              n<ram_1p> u<31> t<STRING_CONST> p<54> s<41> l<5:4> el<5:10>
              n<> u<41> t<Parameter_value_assignment> p<54> c<40> s<53> l<5:11> el<7:5>
                n<> u<40> t<Parameter_assignment_list> p<41> c<39> l<6:6> el<6:32>
                  n<> u<39> t<Named_parameter_assignment> p<40> c<32> l<6:6> el<6:32>
                    n<MemInitFile> u<32> t<STRING_CONST> p<39> s<38> l<6:7> el<6:18>
                    n<> u<38> t<Param_expression> p<39> c<37> l<6:19> el<6:31>
                      n<> u<37> t<Mintypmax_expression> p<38> c<36> l<6:19> el<6:31>
                        n<> u<36> t<Expression> p<37> c<35> l<6:19> el<6:31>
                          n<> u<35> t<Primary> p<36> c<34> l<6:19> el<6:31>
                            n<> u<34> t<Primary_literal> p<35> c<33> l<6:19> el<6:31>
                              n<SRAMInitFile> u<33> t<STRING_CONST> p<34> l<6:19> el<6:31>
              n<> u<53> t<Hierarchical_instance> p<54> c<43> l<7:6> el<9:5>
                n<> u<43> t<Name_of_instance> p<53> c<42> s<52> l<7:6> el<7:11>
                  n<u_ram> u<42> t<STRING_CONST> p<43> l<7:6> el<7:11>
                n<> u<52> t<Port_connection_list> p<53> c<51> l<8:12> el<8:19>
                  n<> u<51> t<Named_port_connection> p<52> c<44> l<8:12> el<8:19>
                    n<out> u<44> t<STRING_CONST> p<51> s<49> l<8:13> el<8:16>
                    n<> u<49> t<OPEN_PARENS> p<51> s<48> l<8:16> el<8:17>
                    n<> u<48> t<Expression> p<51> c<47> s<50> l<8:17> el<8:18>
                      n<> u<47> t<Primary> p<48> c<46> l<8:17> el<8:18>
                        n<> u<46> t<Primary_literal> p<47> c<45> l<8:17> el<8:18>
                          n<o> u<45> t<STRING_CONST> p<46> l<8:17> el<8:18>
                    n<> u<50> t<CLOSE_PARENS> p<51> l<8:18> el<8:19>
        n<> u<57> t<ENDMODULE> p<58> l<10:1> el<10:10>
    n<> u<200> t<Description> p<201> c<199> l<12:1> el<30:10>
      n<> u<199> t<Module_declaration> p<200> c<85> l<12:1> el<30:10>
        n<> u<85> t<Module_ansi_header> p<199> c<60> s<197> l<12:1> el<16:3>
          n<module> u<60> t<Module_keyword> p<85> s<61> l<12:1> el<12:7>
          n<ram_1p> u<61> t<STRING_CONST> p<85> s<62> l<12:8> el<12:14>
          n<> u<62> t<Package_import_declaration_list> p<85> s<75> l<12:15> el<12:15>
          n<> u<75> t<Parameter_port_list> p<85> c<74> s<84> l<12:15> el<14:2>
            n<> u<74> t<Parameter_port_declaration> p<75> c<73> l<13:9> el<13:39>
              n<> u<73> t<Parameter_declaration> p<74> c<63> l<13:9> el<13:39>
                n<> u<63> t<Data_type_or_implicit> p<73> s<72> l<13:23> el<13:23>
                n<> u<72> t<Param_assignment_list> p<73> c<71> l<13:23> el<13:39>
                  n<> u<71> t<Param_assignment> p<72> c<64> l<13:23> el<13:39>
                    n<MemInitFile> u<64> t<STRING_CONST> p<71> s<70> l<13:23> el<13:34>
                    n<> u<70> t<Constant_param_expression> p<71> c<69> l<13:37> el<13:39>
                      n<> u<69> t<Constant_mintypmax_expression> p<70> c<68> l<13:37> el<13:39>
                        n<> u<68> t<Constant_expression> p<69> c<67> l<13:37> el<13:39>
                          n<> u<67> t<Constant_primary> p<68> c<66> l<13:37> el<13:39>
                            n<> u<66> t<Primary_literal> p<67> c<65> l<13:37> el<13:39>
                              n<""> u<65> t<STRING_LITERAL> p<66> l<13:37> el<13:39>
          n<> u<84> t<Port_declaration_list> p<85> c<83> l<14:3> el<16:2>
            n<> u<83> t<Ansi_port_declaration> p<84> c<81> l<15:9> el<15:25>
              n<> u<81> t<Net_port_header> p<83> c<76> s<82> l<15:9> el<15:21>
                n<> u<76> t<PortDir_Out> p<81> s<80> l<15:9> el<15:15>
                n<> u<80> t<Net_port_type> p<81> c<79> l<15:16> el<15:21>
                  n<> u<79> t<Data_type_or_implicit> p<80> c<78> l<15:16> el<15:21>
                    n<> u<78> t<Data_type> p<79> c<77> l<15:16> el<15:21>
                      n<> u<77> t<IntVec_TypeLogic> p<78> l<15:16> el<15:21>
              n<out> u<82> t<STRING_CONST> p<83> l<15:22> el<15:25>
        n<> u<197> t<Non_port_module_item> p<199> c<196> s<198> l<18:1> el<28:4>
          n<> u<196> t<Module_or_generate_item> p<197> c<195> l<18:1> el<28:4>
            n<> u<195> t<Module_common_item> p<196> c<194> l<18:1> el<28:4>
              n<> u<194> t<Initial_construct> p<195> c<193> l<18:1> el<28:4>
                n<> u<193> t<Statement_or_null> p<194> c<192> l<18:9> el<28:4>
                  n<> u<192> t<Statement> p<193> c<191> l<18:9> el<28:4>
                    n<> u<191> t<Statement_item> p<192> c<190> l<18:9> el<28:4>
                      n<> u<190> t<Seq_block> p<191> c<139> l<18:9> el<28:4>
                        n<> u<139> t<Statement_or_null> p<190> c<138> s<188> l<19:3> el<22:6>
                          n<> u<138> t<Statement> p<139> c<137> l<19:3> el<22:6>
                            n<> u<137> t<Statement_item> p<138> c<136> l<19:3> el<22:6>
                              n<> u<136> t<Conditional_statement> p<137> c<97> l<19:3> el<22:6>
                                n<> u<97> t<Cond_predicate> p<136> c<96> s<135> l<19:7> el<19:24>
                                  n<> u<96> t<Expression_or_cond_pattern> p<97> c<95> l<19:7> el<19:24>
                                    n<> u<95> t<Expression> p<96> c<89> l<19:7> el<19:24>
                                      n<> u<89> t<Expression> p<95> c<88> s<94> l<19:7> el<19:18>
                                        n<> u<88> t<Primary> p<89> c<87> l<19:7> el<19:18>
                                          n<> u<87> t<Primary_literal> p<88> c<86> l<19:7> el<19:18>
                                            n<MemInitFile> u<86> t<STRING_CONST> p<87> l<19:7> el<19:18>
                                      n<> u<94> t<BinOp_Not> p<95> s<93> l<19:19> el<19:21>
                                      n<> u<93> t<Expression> p<95> c<92> l<19:22> el<19:24>
                                        n<> u<92> t<Primary> p<93> c<91> l<19:22> el<19:24>
                                          n<> u<91> t<Primary_literal> p<92> c<90> l<19:22> el<19:24>
                                            n<""> u<90> t<STRING_LITERAL> p<91> l<19:22> el<19:24>
                                n<> u<135> t<Statement_or_null> p<136> c<134> l<19:26> el<22:6>
                                  n<> u<134> t<Statement> p<135> c<133> l<19:26> el<22:6>
                                    n<> u<133> t<Statement_item> p<134> c<132> l<19:26> el<22:6>
                                      n<> u<132> t<Seq_block> p<133> c<98> l<19:26> el<22:6>
                                        n<gen_meminit> u<98> t<STRING_CONST> p<132> s<115> l<19:34> el<19:45>
                                        n<> u<115> t<Statement_or_null> p<132> c<114> s<130> l<20:7> el<20:71>
                                          n<> u<114> t<Statement> p<115> c<113> l<20:7> el<20:71>
                                            n<> u<113> t<Statement_item> p<114> c<112> l<20:7> el<20:71>
                                              n<> u<112> t<Subroutine_call_statement> p<113> c<111> l<20:7> el<20:71>
                                                n<> u<111> t<Subroutine_call> p<112> c<99> l<20:7> el<20:70>
                                                  n<> u<99> t<Dollar_keyword> p<111> s<100> l<20:7> el<20:8>
                                                  n<display> u<100> t<STRING_CONST> p<111> s<110> l<20:8> el<20:15>
                                                  n<> u<110> t<Argument_list> p<111> c<104> l<20:16> el<20:69>
                                                    n<> u<104> t<Expression> p<110> c<103> s<109> l<20:16> el<20:56>
                                                      n<> u<103> t<Primary> p<104> c<102> l<20:16> el<20:56>
                                                        n<> u<102> t<Primary_literal> p<103> c<101> l<20:16> el<20:56>
                                                          n<"Initializing memory %m from file '%s'."> u<101> t<STRING_LITERAL> p<102> l<20:16> el<20:56>
                                                    n<> u<109> t<Argument> p<110> c<108> l<20:58> el<20:69>
                                                      n<> u<108> t<Expression> p<109> c<107> l<20:58> el<20:69>
                                                        n<> u<107> t<Primary> p<108> c<106> l<20:58> el<20:69>
                                                          n<> u<106> t<Primary_literal> p<107> c<105> l<20:58> el<20:69>
                                                            n<MemInitFile> u<105> t<STRING_CONST> p<106> l<20:58> el<20:69>
                                        n<> u<130> t<Statement_or_null> p<132> c<129> s<131> l<21:7> el<21:25>
                                          n<> u<129> t<Statement> p<130> c<128> l<21:7> el<21:25>
                                            n<> u<128> t<Statement_item> p<129> c<127> l<21:7> el<21:25>
                                              n<> u<127> t<Procedural_continuous_assignment> p<128> c<126> l<21:7> el<21:24>
                                                n<> u<126> t<ASSIGN> p<127> s<125> l<21:7> el<21:13>
                                                n<> u<125> t<Variable_assignment> p<127> c<120> l<21:14> el<21:24>
                                                  n<> u<120> t<Variable_lvalue> p<125> c<117> s<124> l<21:14> el<21:17>
                                                    n<> u<117> t<Ps_or_hierarchical_identifier> p<120> c<116> s<119> l<21:14> el<21:17>
                                                      n<out> u<116> t<STRING_CONST> p<117> l<21:14> el<21:17>
                                                    n<> u<119> t<Select> p<120> c<118> l<21:18> el<21:18>
                                                      n<> u<118> t<Bit_select> p<119> l<21:18> el<21:18>
                                                  n<> u<124> t<Expression> p<125> c<123> l<21:20> el<21:24>
                                                    n<> u<123> t<Primary> p<124> c<122> l<21:20> el<21:24>
                                                      n<> u<122> t<Primary_literal> p<123> c<121> l<21:20> el<21:24>
                                                        n<> u<121> t<Number_1Tickb1> p<122> l<21:20> el<21:24>
                                        n<> u<131> t<END> p<132> l<22:3> el<22:6>
                        n<> u<188> t<Statement_or_null> p<190> c<187> s<189> l<24:3> el<27:6>
                          n<> u<187> t<Statement> p<188> c<186> l<24:3> el<27:6>
                            n<> u<186> t<Statement_item> p<187> c<185> l<24:3> el<27:6>
                              n<> u<185> t<Conditional_statement> p<186> c<151> l<24:3> el<27:6>
                                n<> u<151> t<Cond_predicate> p<185> c<150> s<184> l<24:7> el<24:24>
                                  n<> u<150> t<Expression_or_cond_pattern> p<151> c<149> l<24:7> el<24:24>
                                    n<> u<149> t<Expression> p<150> c<143> l<24:7> el<24:24>
                                      n<> u<143> t<Expression> p<149> c<142> s<148> l<24:7> el<24:18>
                                        n<> u<142> t<Primary> p<143> c<141> l<24:7> el<24:18>
                                          n<> u<141> t<Primary_literal> p<142> c<140> l<24:7> el<24:18>
                                            n<MemInitFile> u<140> t<STRING_CONST> p<141> l<24:7> el<24:18>
                                      n<> u<148> t<BinOp_Equiv> p<149> s<147> l<24:19> el<24:21>
                                      n<> u<147> t<Expression> p<149> c<146> l<24:22> el<24:24>
                                        n<> u<146> t<Primary> p<147> c<145> l<24:22> el<24:24>
                                          n<> u<145> t<Primary_literal> p<146> c<144> l<24:22> el<24:24>
                                            n<""> u<144> t<STRING_LITERAL> p<145> l<24:22> el<24:24>
                                n<> u<184> t<Statement_or_null> p<185> c<183> l<24:26> el<27:6>
                                  n<> u<183> t<Statement> p<184> c<182> l<24:26> el<27:6>
                                    n<> u<182> t<Statement_item> p<183> c<181> l<24:26> el<27:6>
                                      n<> u<181> t<Seq_block> p<182> c<152> l<24:26> el<27:6>
                                        n<gen_nomeminit> u<152> t<STRING_CONST> p<181> s<164> l<24:34> el<24:47>
                                        n<> u<164> t<Statement_or_null> p<181> c<163> s<179> l<25:7> el<25:54>
                                          n<> u<163> t<Statement> p<164> c<162> l<25:7> el<25:54>
                                            n<> u<162> t<Statement_item> p<163> c<161> l<25:7> el<25:54>
                                              n<> u<161> t<Subroutine_call_statement> p<162> c<160> l<25:7> el<25:54>
                                                n<> u<160> t<Subroutine_call> p<161> c<153> l<25:7> el<25:53>
                                                  n<> u<153> t<Dollar_keyword> p<160> s<154> l<25:7> el<25:8>
                                                  n<display> u<154> t<STRING_CONST> p<160> s<159> l<25:8> el<25:15>
                                                  n<> u<159> t<Argument_list> p<160> c<158> l<25:16> el<25:52>
                                                    n<> u<158> t<Expression> p<159> c<157> l<25:16> el<25:52>
                                                      n<> u<157> t<Primary> p<158> c<156> l<25:16> el<25:52>
                                                        n<> u<156> t<Primary_literal> p<157> c<155> l<25:16> el<25:52>
                                                          n<"Initializing memory file is empty."> u<155> t<STRING_LITERAL> p<156> l<25:16> el<25:52>
                                        n<> u<179> t<Statement_or_null> p<181> c<178> s<180> l<26:7> el<26:25>
                                          n<> u<178> t<Statement> p<179> c<177> l<26:7> el<26:25>
                                            n<> u<177> t<Statement_item> p<178> c<176> l<26:7> el<26:25>
                                              n<> u<176> t<Procedural_continuous_assignment> p<177> c<175> l<26:7> el<26:24>
                                                n<> u<175> t<ASSIGN> p<176> s<174> l<26:7> el<26:13>
                                                n<> u<174> t<Variable_assignment> p<176> c<169> l<26:14> el<26:24>
                                                  n<> u<169> t<Variable_lvalue> p<174> c<166> s<173> l<26:14> el<26:17>
                                                    n<> u<166> t<Ps_or_hierarchical_identifier> p<169> c<165> s<168> l<26:14> el<26:17>
                                                      n<out> u<165> t<STRING_CONST> p<166> l<26:14> el<26:17>
                                                    n<> u<168> t<Select> p<169> c<167> l<26:18> el<26:18>
                                                      n<> u<167> t<Bit_select> p<168> l<26:18> el<26:18>
                                                  n<> u<173> t<Expression> p<174> c<172> l<26:20> el<26:24>
                                                    n<> u<172> t<Primary> p<173> c<171> l<26:20> el<26:24>
                                                      n<> u<171> t<Primary_literal> p<172> c<170> l<26:20> el<26:24>
                                                        n<> u<170> t<Number_1Tickb0> p<171> l<26:20> el<26:24>
                                        n<> u<180> t<END> p<181> l<27:3> el<27:6>
                        n<> u<189> t<END> p<190> l<28:1> el<28:4>
        n<> u<198> t<ENDMODULE> p<199> l<30:1> el<30:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamFile/dut.sv:3:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamFile/dut.sv:12:1: No timescale set for "ram_1p".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamFile/dut.sv:3:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamFile/dut.sv:12:1: Compile module "work@ram_1p".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
AssignStmt                                             2
Begin                                                  3
Constant                                               8
Design                                                 1
Identifier                                             6
IfStmt                                                 2
Initial                                                1
LogicTypespec                                          4
Module                                                 2
ModuleTypespec                                         2
Net                                                    2
Operation                                              2
ParamAssign                                            2
Parameter                                              2
Port                                                   3
PreprocMacroDefinition                                 1
PreprocMacroInstance                                   1
RefModule                                              1
RefObj                                                 6
RefTypespec                                            4
SourceFile                                             1
SysFuncCall                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamFile/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ParamFile/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (PARAM_FILE), line:1:1, endln:1:22
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ParamFile/dut.sv
    |vpiName:PARAM_FILE
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:20
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PARAM_FILE), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:4:29, endln:4:40
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ParamFile/dut.sv
    |vpiName:PARAM_FILE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PARAM_FILE), line:1:1, endln:1:22
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:22
    |vpiSourceStartLine:4
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:4
    |vpiSourceEndColumn:31
    |vpiObject:
    \_Constant: , line:1:20, endln:1:22
      |vpiParent:
      \_ParamAssign: , line:4:14, endln:4:40
      |vpiDecompile:""
      |STRING:
      |vpiConstType:6
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.SRAMInitFile), line:4:14, endln:4:40
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |STRING:
    |vpiName:SRAMInitFile
    |vpiFullName:work@dut.SRAMInitFile
  |vpiParamAssign:
  \_ParamAssign: , line:4:14, endln:4:40
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiRhs:
    \_Constant: , line:1:20, endln:1:22
    |vpiLhs:
    \_Parameter: (work@dut.SRAMInitFile), line:4:14, endln:4:40
  |vpiTypedef:
  \_ModuleTypespec: (ram_1p)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:ram_1p
    |vpiModule:
    \_Module: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:20, endln:3:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:20, endln:3:25
  |vpiImportTypespec:
  \_Net: (work@dut.o), line:3:26, endln:3:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:3:20, endln:3:25
      |vpiParent:
      \_Net: (work@dut.o), line:3:26, endln:3:27
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:3:20, endln:3:25
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:36
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.o), line:3:26, endln:3:27
  |vpiPort:
  \_Port: (o), line:3:26, endln:3:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:3:20, endln:3:25
      |vpiParent:
      \_Port: (o), line:3:26, endln:3:27
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:3:20, endln:3:25
  |vpiRefModule:
  \_RefModule: work@ram_1p (u_ram), line:5:4, endln:5:10
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
    |vpiName:u_ram
    |vpiDefName:work@ram_1p
    |vpiActual:
    \_Module: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |vpiPort:
    \_Port: (out), line:8:13, endln:8:16
      |vpiParent:
      \_RefModule: work@ram_1p (u_ram), line:5:4, endln:5:10
      |vpiName:out
      |vpiHighConn:
      \_RefObj: (work@dut.u_ram.out.o), line:8:17, endln:8:18
        |vpiParent:
        \_Port: (out), line:8:13, endln:8:16
        |vpiName:o
        |vpiFullName:work@dut.u_ram.out.o
        |vpiActual:
        \_Net: (work@dut.o), line:3:26, endln:3:27
|vpiAllModules:
\_Module: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@ram_1p)
    |vpiParent:
    \_Module: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |vpiName:work@ram_1p
  |vpiParameter:
  \_Parameter: (work@ram_1p.MemInitFile), line:13:23, endln:13:39
    |vpiParent:
    \_Module: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |STRING:
    |vpiName:MemInitFile
    |vpiFullName:work@ram_1p.MemInitFile
  |vpiParamAssign:
  \_ParamAssign: , line:13:23, endln:13:39
    |vpiParent:
    \_Module: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |vpiRhs:
    \_Constant: , line:13:37, endln:13:39
      |vpiParent:
      \_ParamAssign: , line:13:23, endln:13:39
      |vpiDecompile:""
      |STRING:
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (work@ram_1p.MemInitFile), line:13:23, endln:13:39
  |vpiTypedef:
  \_LogicTypespec: , line:15:16, endln:15:21
    |vpiParent:
    \_Module: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:16, endln:15:21
  |vpiImportTypespec:
  \_Net: (work@ram_1p.out), line:15:22, endln:15:25
    |vpiParent:
    \_Module: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@ram_1p.out), line:15:16, endln:15:21
      |vpiParent:
      \_Net: (work@ram_1p.out), line:15:22, endln:15:25
      |vpiFullName:work@ram_1p.out
      |vpiActual:
      \_LogicTypespec: , line:15:16, endln:15:21
    |vpiName:out
    |vpiFullName:work@ram_1p.out
    |vpiNetType:36
  |vpiDefName:work@ram_1p
  |vpiNet:
  \_Net: (work@ram_1p.out), line:15:22, endln:15:25
  |vpiPort:
  \_Port: (out), line:15:22, endln:15:25
    |vpiParent:
    \_Module: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@ram_1p.out), line:15:16, endln:15:21
      |vpiParent:
      \_Port: (out), line:15:22, endln:15:25
      |vpiFullName:work@ram_1p.out
      |vpiActual:
      \_LogicTypespec: , line:15:16, endln:15:21
  |vpiProcess:
  \_Initial: , line:18:1, endln:28:4
    |vpiParent:
    \_Module: work@ram_1p (work@ram_1p), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:12:1, endln:30:10
    |vpiStmt:
    \_Begin: (work@ram_1p), line:18:9, endln:28:4
      |vpiParent:
      \_Initial: , line:18:1, endln:28:4
      |vpiFullName:work@ram_1p
      |vpiStmt:
      \_IfStmt: , line:19:3, endln:22:6
        |vpiParent:
        \_Begin: (work@ram_1p), line:18:9, endln:28:4
        |vpiCondition:
        \_Operation: , line:19:7, endln:19:24
          |vpiParent:
          \_IfStmt: , line:19:3, endln:22:6
          |vpiOpType:15
          |vpiOperand:
          \_RefObj: (work@ram_1p.MemInitFile), line:19:7, endln:19:18
            |vpiParent:
            \_Operation: , line:19:7, endln:19:24
            |vpiName:MemInitFile
            |vpiFullName:work@ram_1p.MemInitFile
            |vpiActual:
            \_Parameter: (work@ram_1p.MemInitFile), line:13:23, endln:13:39
          |vpiOperand:
          \_Constant: , line:19:22, endln:19:24
            |vpiParent:
            \_Operation: , line:19:7, endln:19:24
            |vpiDecompile:""
            |STRING:
            |vpiConstType:6
        |vpiStmt:
        \_Begin: (work@ram_1p.gen_meminit), line:19:26, endln:22:6
          |vpiParent:
          \_IfStmt: , line:19:3, endln:22:6
          |vpiName:
          \_Identifier: (gen_meminit)
            |vpiParent:
            \_Begin: (work@ram_1p.gen_meminit), line:19:26, endln:22:6
            |vpiName:gen_meminit
          |vpiFullName:work@ram_1p.gen_meminit
          |vpiStmt:
          \_SysFuncCall: ($display), line:20:7, endln:20:70
            |vpiParent:
            \_Begin: (work@ram_1p.gen_meminit), line:19:26, endln:22:6
            |vpiArgument:
            \_Constant: , line:20:16, endln:20:56
              |vpiParent:
              \_SysFuncCall: ($display), line:20:7, endln:20:70
              |vpiDecompile:"Initializing memory %m from file '%s'."
              |vpiSize:304
              |STRING:Initializing memory %m from file '%s'.
              |vpiConstType:6
            |vpiArgument:
            \_RefObj: (work@ram_1p.gen_meminit.MemInitFile), line:20:58, endln:20:69
              |vpiParent:
              \_SysFuncCall: ($display), line:20:7, endln:20:70
              |vpiName:MemInitFile
              |vpiFullName:work@ram_1p.gen_meminit.MemInitFile
              |vpiActual:
              \_Parameter: (work@ram_1p.MemInitFile), line:13:23, endln:13:39
            |vpiName:
            \_Identifier: ($display)
              |vpiParent:
              \_SysFuncCall: ($display), line:20:7, endln:20:70
              |vpiName:$display
          |vpiStmt:
          \_AssignStmt: , line:21:7, endln:21:24
            |vpiParent:
            \_Begin: (work@ram_1p.gen_meminit), line:19:26, endln:22:6
            |vpiRhs:
            \_Constant: , line:21:20, endln:21:24
              |vpiParent:
              \_AssignStmt: , line:21:7, endln:21:24
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_RefObj: (work@ram_1p.gen_meminit.out), line:21:14, endln:21:17
              |vpiParent:
              \_AssignStmt: , line:21:7, endln:21:24
              |vpiName:out
              |vpiFullName:work@ram_1p.gen_meminit.out
              |vpiActual:
              \_Net: (work@ram_1p.out), line:15:22, endln:15:25
      |vpiStmt:
      \_IfStmt: , line:24:3, endln:27:6
        |vpiParent:
        \_Begin: (work@ram_1p), line:18:9, endln:28:4
        |vpiCondition:
        \_Operation: , line:24:7, endln:24:24
          |vpiParent:
          \_IfStmt: , line:24:3, endln:27:6
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@ram_1p.MemInitFile), line:24:7, endln:24:18
            |vpiParent:
            \_Operation: , line:24:7, endln:24:24
            |vpiName:MemInitFile
            |vpiFullName:work@ram_1p.MemInitFile
            |vpiActual:
            \_Parameter: (work@ram_1p.MemInitFile), line:13:23, endln:13:39
          |vpiOperand:
          \_Constant: , line:24:22, endln:24:24
            |vpiParent:
            \_Operation: , line:24:7, endln:24:24
            |vpiDecompile:""
            |STRING:
            |vpiConstType:6
        |vpiStmt:
        \_Begin: (work@ram_1p.gen_nomeminit), line:24:26, endln:27:6
          |vpiParent:
          \_IfStmt: , line:24:3, endln:27:6
          |vpiName:
          \_Identifier: (gen_nomeminit)
            |vpiParent:
            \_Begin: (work@ram_1p.gen_nomeminit), line:24:26, endln:27:6
            |vpiName:gen_nomeminit
          |vpiFullName:work@ram_1p.gen_nomeminit
          |vpiStmt:
          \_SysFuncCall: ($display), line:25:7, endln:25:53
            |vpiParent:
            \_Begin: (work@ram_1p.gen_nomeminit), line:24:26, endln:27:6
            |vpiArgument:
            \_Constant: , line:25:16, endln:25:52
              |vpiParent:
              \_SysFuncCall: ($display), line:25:7, endln:25:53
              |vpiDecompile:"Initializing memory file is empty."
              |vpiSize:272
              |STRING:Initializing memory file is empty.
              |vpiConstType:6
            |vpiName:
            \_Identifier: ($display)
              |vpiParent:
              \_SysFuncCall: ($display), line:25:7, endln:25:53
              |vpiName:$display
          |vpiStmt:
          \_AssignStmt: , line:26:7, endln:26:24
            |vpiParent:
            \_Begin: (work@ram_1p.gen_nomeminit), line:24:26, endln:27:6
            |vpiRhs:
            \_Constant: , line:26:20, endln:26:24
              |vpiParent:
              \_AssignStmt: , line:26:7, endln:26:24
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_RefObj: (work@ram_1p.gen_nomeminit.out), line:26:14, endln:26:17
              |vpiParent:
              \_AssignStmt: , line:26:7, endln:26:24
              |vpiName:out
              |vpiFullName:work@ram_1p.gen_nomeminit.out
              |vpiActual:
              \_Net: (work@ram_1p.out), line:15:22, endln:15:25
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamFile/dut.sv, line:3:1, endln:10:10
|vpiTypedef:
\_ModuleTypespec: (ram_1p)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
