ARM GAS  C:\Users\walker\AppData\Local\Temp\cc41bERd.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM3_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM3_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM3_Init:
  27              	.LFB123:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim17;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM3 init function */
ARM GAS  C:\Users\walker\AppData\Local\Temp\cc41bERd.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM3_Init(void)
  32:Core/Src/tim.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 38 3 view .LVU1
  41              		.loc 1 38 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0493     		str	r3, [sp, #16]
  44 0008 0593     		str	r3, [sp, #20]
  45 000a 0693     		str	r3, [sp, #24]
  46 000c 0793     		str	r3, [sp, #28]
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 39 3 is_stmt 1 view .LVU3
  48              		.loc 1 39 27 is_stmt 0 view .LVU4
  49 000e 0193     		str	r3, [sp, #4]
  50 0010 0293     		str	r3, [sp, #8]
  51 0012 0393     		str	r3, [sp, #12]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  44:Core/Src/tim.c ****   htim3.Instance = TIM3;
  52              		.loc 1 44 3 is_stmt 1 view .LVU5
  53              		.loc 1 44 18 is_stmt 0 view .LVU6
  54 0014 1448     		ldr	r0, .L9
  55 0016 154A     		ldr	r2, .L9+4
  56 0018 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  57              		.loc 1 45 3 is_stmt 1 view .LVU7
  58              		.loc 1 45 24 is_stmt 0 view .LVU8
  59 001a 4360     		str	r3, [r0, #4]
  46:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 46 3 is_stmt 1 view .LVU9
  61              		.loc 1 46 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim3.Init.Period = 65535;
  63              		.loc 1 47 3 is_stmt 1 view .LVU11
  64              		.loc 1 47 21 is_stmt 0 view .LVU12
  65 001e 4FF6FF72 		movw	r2, #65535
  66 0022 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 48 3 is_stmt 1 view .LVU13
ARM GAS  C:\Users\walker\AppData\Local\Temp\cc41bERd.s 			page 3


  68              		.loc 1 48 28 is_stmt 0 view .LVU14
  69 0024 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  70              		.loc 1 49 3 is_stmt 1 view .LVU15
  71              		.loc 1 49 32 is_stmt 0 view .LVU16
  72 0026 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  73              		.loc 1 50 3 is_stmt 1 view .LVU17
  74              		.loc 1 50 7 is_stmt 0 view .LVU18
  75 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
  76              	.LVL0:
  77              		.loc 1 50 6 view .LVU19
  78 002c 90B9     		cbnz	r0, .L6
  79              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  80              		.loc 1 54 3 is_stmt 1 view .LVU20
  81              		.loc 1 54 34 is_stmt 0 view .LVU21
  82 002e 4FF48053 		mov	r3, #4096
  83 0032 0493     		str	r3, [sp, #16]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  84              		.loc 1 55 3 is_stmt 1 view .LVU22
  85              		.loc 1 55 7 is_stmt 0 view .LVU23
  86 0034 04A9     		add	r1, sp, #16
  87 0036 0C48     		ldr	r0, .L9
  88 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  89              	.LVL1:
  90              		.loc 1 55 6 view .LVU24
  91 003c 68B9     		cbnz	r0, .L7
  92              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  93              		.loc 1 59 3 is_stmt 1 view .LVU25
  94              		.loc 1 59 37 is_stmt 0 view .LVU26
  95 003e 0023     		movs	r3, #0
  96 0040 0193     		str	r3, [sp, #4]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  97              		.loc 1 60 3 is_stmt 1 view .LVU27
  98              		.loc 1 60 33 is_stmt 0 view .LVU28
  99 0042 0393     		str	r3, [sp, #12]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 100              		.loc 1 61 3 is_stmt 1 view .LVU29
 101              		.loc 1 61 7 is_stmt 0 view .LVU30
 102 0044 01A9     		add	r1, sp, #4
 103 0046 0848     		ldr	r0, .L9
 104 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 105              	.LVL2:
 106              		.loc 1 61 6 view .LVU31
 107 004c 40B9     		cbnz	r0, .L8
 108              	.L1:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
ARM GAS  C:\Users\walker\AppData\Local\Temp\cc41bERd.s 			page 4


  65:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  66:Core/Src/tim.c **** 
  67:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c **** }
 109              		.loc 1 69 1 view .LVU32
 110 004e 09B0     		add	sp, sp, #36
 111              	.LCFI2:
 112              		.cfi_remember_state
 113              		.cfi_def_cfa_offset 4
 114              		@ sp needed
 115 0050 5DF804FB 		ldr	pc, [sp], #4
 116              	.L6:
 117              	.LCFI3:
 118              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 119              		.loc 1 52 5 is_stmt 1 view .LVU33
 120 0054 FFF7FEFF 		bl	Error_Handler
 121              	.LVL3:
 122 0058 E9E7     		b	.L2
 123              	.L7:
  57:Core/Src/tim.c ****   }
 124              		.loc 1 57 5 view .LVU34
 125 005a FFF7FEFF 		bl	Error_Handler
 126              	.LVL4:
 127 005e EEE7     		b	.L3
 128              	.L8:
  63:Core/Src/tim.c ****   }
 129              		.loc 1 63 5 view .LVU35
 130 0060 FFF7FEFF 		bl	Error_Handler
 131              	.LVL5:
 132              		.loc 1 69 1 is_stmt 0 view .LVU36
 133 0064 F3E7     		b	.L1
 134              	.L10:
 135 0066 00BF     		.align	2
 136              	.L9:
 137 0068 00000000 		.word	.LANCHOR0
 138 006c 00040040 		.word	1073742848
 139              		.cfi_endproc
 140              	.LFE123:
 142              		.section	.text.MX_TIM17_Init,"ax",%progbits
 143              		.align	1
 144              		.global	MX_TIM17_Init
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 149              	MX_TIM17_Init:
 150              	.LFB124:
  70:Core/Src/tim.c **** /* TIM17 init function */
  71:Core/Src/tim.c **** void MX_TIM17_Init(void)
  72:Core/Src/tim.c **** {
 151              		.loc 1 72 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155 0000 08B5     		push	{r3, lr}
 156              	.LCFI4:
ARM GAS  C:\Users\walker\AppData\Local\Temp\cc41bERd.s 			page 5


 157              		.cfi_def_cfa_offset 8
 158              		.cfi_offset 3, -8
 159              		.cfi_offset 14, -4
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 0 */
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 1 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 1 */
  81:Core/Src/tim.c ****   htim17.Instance = TIM17;
 160              		.loc 1 81 3 view .LVU38
 161              		.loc 1 81 19 is_stmt 0 view .LVU39
 162 0002 0A48     		ldr	r0, .L15
 163 0004 0A4B     		ldr	r3, .L15+4
 164 0006 0360     		str	r3, [r0]
  82:Core/Src/tim.c ****   htim17.Init.Prescaler = 63;
 165              		.loc 1 82 3 is_stmt 1 view .LVU40
 166              		.loc 1 82 25 is_stmt 0 view .LVU41
 167 0008 3F23     		movs	r3, #63
 168 000a 4360     		str	r3, [r0, #4]
  83:Core/Src/tim.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 169              		.loc 1 83 3 is_stmt 1 view .LVU42
 170              		.loc 1 83 27 is_stmt 0 view .LVU43
 171 000c 0023     		movs	r3, #0
 172 000e 8360     		str	r3, [r0, #8]
  84:Core/Src/tim.c ****   htim17.Init.Period = 1000;
 173              		.loc 1 84 3 is_stmt 1 view .LVU44
 174              		.loc 1 84 22 is_stmt 0 view .LVU45
 175 0010 4FF47A72 		mov	r2, #1000
 176 0014 C260     		str	r2, [r0, #12]
  85:Core/Src/tim.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 177              		.loc 1 85 3 is_stmt 1 view .LVU46
 178              		.loc 1 85 29 is_stmt 0 view .LVU47
 179 0016 0361     		str	r3, [r0, #16]
  86:Core/Src/tim.c ****   htim17.Init.RepetitionCounter = 0;
 180              		.loc 1 86 3 is_stmt 1 view .LVU48
 181              		.loc 1 86 33 is_stmt 0 view .LVU49
 182 0018 4361     		str	r3, [r0, #20]
  87:Core/Src/tim.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 183              		.loc 1 87 3 is_stmt 1 view .LVU50
 184              		.loc 1 87 33 is_stmt 0 view .LVU51
 185 001a 8361     		str	r3, [r0, #24]
  88:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 186              		.loc 1 88 3 is_stmt 1 view .LVU52
 187              		.loc 1 88 7 is_stmt 0 view .LVU53
 188 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 189              	.LVL6:
 190              		.loc 1 88 6 view .LVU54
 191 0020 00B9     		cbnz	r0, .L14
 192              	.L11:
  89:Core/Src/tim.c ****   {
  90:Core/Src/tim.c ****     Error_Handler();
  91:Core/Src/tim.c ****   }
  92:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 2 */
  93:Core/Src/tim.c **** 
ARM GAS  C:\Users\walker\AppData\Local\Temp\cc41bERd.s 			page 6


  94:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 2 */
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c **** }
 193              		.loc 1 96 1 view .LVU55
 194 0022 08BD     		pop	{r3, pc}
 195              	.L14:
  90:Core/Src/tim.c ****   }
 196              		.loc 1 90 5 is_stmt 1 view .LVU56
 197 0024 FFF7FEFF 		bl	Error_Handler
 198              	.LVL7:
 199              		.loc 1 96 1 is_stmt 0 view .LVU57
 200 0028 FBE7     		b	.L11
 201              	.L16:
 202 002a 00BF     		.align	2
 203              	.L15:
 204 002c 00000000 		.word	.LANCHOR1
 205 0030 00480140 		.word	1073825792
 206              		.cfi_endproc
 207              	.LFE124:
 209              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_TIM_Base_MspInit
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	HAL_TIM_Base_MspInit:
 217              	.LVL8:
 218              	.LFB125:
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  99:Core/Src/tim.c **** {
 219              		.loc 1 99 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 8
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		.loc 1 99 1 is_stmt 0 view .LVU59
 224 0000 00B5     		push	{lr}
 225              	.LCFI5:
 226              		.cfi_def_cfa_offset 4
 227              		.cfi_offset 14, -4
 228 0002 83B0     		sub	sp, sp, #12
 229              	.LCFI6:
 230              		.cfi_def_cfa_offset 16
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 231              		.loc 1 101 3 is_stmt 1 view .LVU60
 232              		.loc 1 101 20 is_stmt 0 view .LVU61
 233 0004 0368     		ldr	r3, [r0]
 234              		.loc 1 101 5 view .LVU62
 235 0006 134A     		ldr	r2, .L23
 236 0008 9342     		cmp	r3, r2
 237 000a 05D0     		beq	.L21
 102:Core/Src/tim.c ****   {
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 106:Core/Src/tim.c ****     /* TIM3 clock enable */
ARM GAS  C:\Users\walker\AppData\Local\Temp\cc41bERd.s 			page 7


 107:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 108:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 111:Core/Src/tim.c ****   }
 112:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM17)
 238              		.loc 1 112 8 is_stmt 1 view .LVU63
 239              		.loc 1 112 10 is_stmt 0 view .LVU64
 240 000c 124A     		ldr	r2, .L23+4
 241 000e 9342     		cmp	r3, r2
 242 0010 0DD0     		beq	.L22
 243              	.LVL9:
 244              	.L17:
 113:Core/Src/tim.c ****   {
 114:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE END TIM17_MspInit 0 */
 117:Core/Src/tim.c ****     /* TIM17 clock enable */
 118:Core/Src/tim.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****     /* TIM17 interrupt Init */
 121:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 122:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE END TIM17_MspInit 1 */
 126:Core/Src/tim.c ****   }
 127:Core/Src/tim.c **** }
 245              		.loc 1 127 1 view .LVU65
 246 0012 03B0     		add	sp, sp, #12
 247              	.LCFI7:
 248              		.cfi_remember_state
 249              		.cfi_def_cfa_offset 4
 250              		@ sp needed
 251 0014 5DF804FB 		ldr	pc, [sp], #4
 252              	.LVL10:
 253              	.L21:
 254              	.LCFI8:
 255              		.cfi_restore_state
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 256              		.loc 1 107 5 is_stmt 1 view .LVU66
 257              	.LBB2:
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 258              		.loc 1 107 5 view .LVU67
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 259              		.loc 1 107 5 view .LVU68
 260 0018 104B     		ldr	r3, .L23+8
 261 001a DA69     		ldr	r2, [r3, #28]
 262 001c 42F00202 		orr	r2, r2, #2
 263 0020 DA61     		str	r2, [r3, #28]
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 264              		.loc 1 107 5 view .LVU69
 265 0022 DB69     		ldr	r3, [r3, #28]
 266 0024 03F00203 		and	r3, r3, #2
 267 0028 0093     		str	r3, [sp]
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 268              		.loc 1 107 5 view .LVU70
ARM GAS  C:\Users\walker\AppData\Local\Temp\cc41bERd.s 			page 8


 269 002a 009B     		ldr	r3, [sp]
 270              	.LBE2:
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 271              		.loc 1 107 5 view .LVU71
 272 002c F1E7     		b	.L17
 273              	.L22:
 118:Core/Src/tim.c **** 
 274              		.loc 1 118 5 view .LVU72
 275              	.LBB3:
 118:Core/Src/tim.c **** 
 276              		.loc 1 118 5 view .LVU73
 118:Core/Src/tim.c **** 
 277              		.loc 1 118 5 view .LVU74
 278 002e 0B4B     		ldr	r3, .L23+8
 279 0030 9A69     		ldr	r2, [r3, #24]
 280 0032 42F48022 		orr	r2, r2, #262144
 281 0036 9A61     		str	r2, [r3, #24]
 118:Core/Src/tim.c **** 
 282              		.loc 1 118 5 view .LVU75
 283 0038 9B69     		ldr	r3, [r3, #24]
 284 003a 03F48023 		and	r3, r3, #262144
 285 003e 0193     		str	r3, [sp, #4]
 118:Core/Src/tim.c **** 
 286              		.loc 1 118 5 view .LVU76
 287 0040 019B     		ldr	r3, [sp, #4]
 288              	.LBE3:
 118:Core/Src/tim.c **** 
 289              		.loc 1 118 5 view .LVU77
 121:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 290              		.loc 1 121 5 view .LVU78
 291 0042 0022     		movs	r2, #0
 292 0044 0521     		movs	r1, #5
 293 0046 1A20     		movs	r0, #26
 294              	.LVL11:
 121:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 295              		.loc 1 121 5 is_stmt 0 view .LVU79
 296 0048 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 297              	.LVL12:
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 298              		.loc 1 122 5 is_stmt 1 view .LVU80
 299 004c 1A20     		movs	r0, #26
 300 004e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 301              	.LVL13:
 302              		.loc 1 127 1 is_stmt 0 view .LVU81
 303 0052 DEE7     		b	.L17
 304              	.L24:
 305              		.align	2
 306              	.L23:
 307 0054 00040040 		.word	1073742848
 308 0058 00480140 		.word	1073825792
 309 005c 00100240 		.word	1073876992
 310              		.cfi_endproc
 311              	.LFE125:
 313              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 314              		.align	1
 315              		.global	HAL_TIM_Base_MspDeInit
 316              		.syntax unified
ARM GAS  C:\Users\walker\AppData\Local\Temp\cc41bERd.s 			page 9


 317              		.thumb
 318              		.thumb_func
 320              	HAL_TIM_Base_MspDeInit:
 321              	.LVL14:
 322              	.LFB126:
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 130:Core/Src/tim.c **** {
 323              		.loc 1 130 1 is_stmt 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 0
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327              		.loc 1 130 1 is_stmt 0 view .LVU83
 328 0000 08B5     		push	{r3, lr}
 329              	.LCFI9:
 330              		.cfi_def_cfa_offset 8
 331              		.cfi_offset 3, -8
 332              		.cfi_offset 14, -4
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 333              		.loc 1 132 3 is_stmt 1 view .LVU84
 334              		.loc 1 132 20 is_stmt 0 view .LVU85
 335 0002 0368     		ldr	r3, [r0]
 336              		.loc 1 132 5 view .LVU86
 337 0004 0B4A     		ldr	r2, .L31
 338 0006 9342     		cmp	r3, r2
 339 0008 03D0     		beq	.L29
 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 135:Core/Src/tim.c **** 
 136:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 137:Core/Src/tim.c ****     /* Peripheral clock disable */
 138:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 139:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 142:Core/Src/tim.c ****   }
 143:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM17)
 340              		.loc 1 143 8 is_stmt 1 view .LVU87
 341              		.loc 1 143 10 is_stmt 0 view .LVU88
 342 000a 0B4A     		ldr	r2, .L31+4
 343 000c 9342     		cmp	r3, r2
 344 000e 07D0     		beq	.L30
 345              	.LVL15:
 346              	.L25:
 144:Core/Src/tim.c ****   {
 145:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 148:Core/Src/tim.c ****     /* Peripheral clock disable */
 149:Core/Src/tim.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****     /* TIM17 interrupt Deinit */
 152:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM17_MspDeInit 1 */
ARM GAS  C:\Users\walker\AppData\Local\Temp\cc41bERd.s 			page 10


 156:Core/Src/tim.c ****   }
 157:Core/Src/tim.c **** }
 347              		.loc 1 157 1 view .LVU89
 348 0010 08BD     		pop	{r3, pc}
 349              	.LVL16:
 350              	.L29:
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 351              		.loc 1 138 5 is_stmt 1 view .LVU90
 352 0012 02F50332 		add	r2, r2, #134144
 353 0016 D369     		ldr	r3, [r2, #28]
 354 0018 23F00203 		bic	r3, r3, #2
 355 001c D361     		str	r3, [r2, #28]
 356 001e F7E7     		b	.L25
 357              	.L30:
 149:Core/Src/tim.c **** 
 358              		.loc 1 149 5 view .LVU91
 359 0020 02F54842 		add	r2, r2, #51200
 360 0024 9369     		ldr	r3, [r2, #24]
 361 0026 23F48023 		bic	r3, r3, #262144
 362 002a 9361     		str	r3, [r2, #24]
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 363              		.loc 1 152 5 view .LVU92
 364 002c 1A20     		movs	r0, #26
 365              	.LVL17:
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 366              		.loc 1 152 5 is_stmt 0 view .LVU93
 367 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 368              	.LVL18:
 369              		.loc 1 157 1 view .LVU94
 370 0032 EDE7     		b	.L25
 371              	.L32:
 372              		.align	2
 373              	.L31:
 374 0034 00040040 		.word	1073742848
 375 0038 00480140 		.word	1073825792
 376              		.cfi_endproc
 377              	.LFE126:
 379              		.global	htim17
 380              		.global	htim3
 381              		.section	.bss.htim17,"aw",%nobits
 382              		.align	2
 383              		.set	.LANCHOR1,. + 0
 386              	htim17:
 387 0000 00000000 		.space	188
 387      00000000 
 387      00000000 
 387      00000000 
 387      00000000 
 388              		.section	.bss.htim3,"aw",%nobits
 389              		.align	2
 390              		.set	.LANCHOR0,. + 0
 393              	htim3:
 394 0000 00000000 		.space	188
 394      00000000 
 394      00000000 
 394      00000000 
 394      00000000 
ARM GAS  C:\Users\walker\AppData\Local\Temp\cc41bERd.s 			page 11


 395              		.text
 396              	.Letext0:
 397              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 398              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 399              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 400              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 401              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 402              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 403              		.file 8 "Core/Inc/tim.h"
 404              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 405              		.file 10 "Core/Inc/main.h"
 406              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
ARM GAS  C:\Users\walker\AppData\Local\Temp\cc41bERd.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:20     .text.MX_TIM3_Init:00000000 $t
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:26     .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:137    .text.MX_TIM3_Init:00000068 $d
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:143    .text.MX_TIM17_Init:00000000 $t
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:149    .text.MX_TIM17_Init:00000000 MX_TIM17_Init
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:204    .text.MX_TIM17_Init:0000002c $d
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:210    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:216    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:307    .text.HAL_TIM_Base_MspInit:00000054 $d
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:314    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:320    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:374    .text.HAL_TIM_Base_MspDeInit:00000034 $d
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:386    .bss.htim17:00000000 htim17
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:393    .bss.htim3:00000000 htim3
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:382    .bss.htim17:00000000 $d
C:\Users\walker\AppData\Local\Temp\cc41bERd.s:389    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
