# Page 9

## Text from PDF

**3. System Overview**

**3.1 Introduction**


EFM8BB3 Data Sheet

System Overview

VIO






C2CK/RSTb

VDD

GND





P2.n

P3.n


P0.n

P1.n







|Col1|CIP-51 8051 Controller Port I/O Configuration<br>Debug / Core<br>C2D<br>Programming Digital Peripherals<br>Hardware<br>UART0<br>64 KB ISP Flash<br>Program Memory UART1<br>Reset<br>Timers 0,<br>Power-On 1, 2, 3, 4, 5<br>Reset 256 Byte SRAM Port 0<br>6-ch PCA Priority Drivers<br>Crossbar<br>Supply I2C Slave Decoder<br>Monitor 4096 Byte XRAM<br>I2C /<br>SMBus Port 1<br>Drivers<br>SPI<br>Power<br>Net CRC<br>Independent SYSCLK<br>Voltage Watchdog Config. Port 2<br>Regulator Timer SFR Logic C Cro os ns trb oa lr Drivers<br>Bus Units (4)<br>System Clock<br>Configuration Analog Peripherals Port 3<br>Drivers<br>Low Freq. Internal Up to 4 12-<br>Oscillator Reference bit DACs<br>CMOS Clock VDD VREF<br>EXTCLK<br>Input<br>XTAL1 External Crystal / VDD<br>XTAL2 RC Oscillator 12/10- AMUX<br>bit ADC<br>49 MHz 2% Temp<br>Oscillator Sensor<br>24.5 MHz 2%<br>Oscillator + -+<br>-<br>2 Comparators|Col3|Col4|
|---|---|---|---|
||CIP-51 8051 Controller Port I/O Configuration<br>Debug / Core<br>C2D<br>Programming Digital Peripherals<br>Hardware<br>UART0<br>64 KB ISP Flash<br>Program Memory UART1<br>Reset<br>Timers 0,<br>Power-On 1, 2, 3, 4, 5<br>Reset 256 Byte SRAM Port 0<br>6-ch PCA Priority Drivers<br>Crossbar<br>Supply I2C Slave Decoder<br>Monitor 4096 Byte XRAM<br>I2C /<br>SMBus Port 1<br>Drivers<br>SPI<br>Power<br>Net CRC<br>Independent SYSCLK<br>Voltage Watchdog Config. Port 2<br>Regulator Timer SFR Logic C Cro os ns trb oa lr Drivers<br>Bus Units (4)<br>System Clock<br>Configuration Analog Peripherals Port 3<br>Drivers<br>Low Freq. Internal Up to 4 12-<br>Oscillator Reference bit DACs<br>CMOS Clock VDD VREF<br>EXTCLK<br>Input<br>XTAL1 External Crystal / VDD<br>XTAL2 RC Oscillator 12/10- AMUX<br>bit ADC<br>49 MHz 2% Temp<br>Oscillator Sensor<br>24.5 MHz 2%<br>Oscillator + -+<br>-<br>2 Comparators|||
|||||
|||||
|||||
|||||
|||||
|||||
|||||
|||||
|||||
|||||
|||||
|||||
|||||


**Figure 3.1. Detailed EFM8BB3 Block Diagram**

This section describes the EFM8BB3 family at a high level.

For more information on the device packages and pinout, electrical specifications, and typical connection diagrams, see the EFM8BB3
Data Sheet. For more information on each module including register definitions, see the EFM8BB3 Reference Manual. For more information on any errata, see the EFM8BB3 Errata.

**silabs.com** | Building a more connected world. Rev. 1.5 | 9



## OCR Text

EFM8BB3 Data Sheet

System Overview

3. System Overview

3.1 Introduction

CIP-51 8051 Controller

Port I/O Configuration

Debug /

Core

c20

rogramming

Digital Peripherals

Hardware

64 KB ISP Flash

UARTO

UART1

g] vio

c2cKiRsTb [X}

Reset

Program Memory

ers 0,

1,2,3,4,5

256 Byte SRAM

Port 0

6-ch PCA

Priority

Drivers

Pon

Crossbar

I2C Slave

Decoder

4096 Byte XRAM

iI]:

12c/

SMBus

Port 4

Drivers

& Pin

voD

xX

SPI

Power

Net

CRC

Independent

SYSCLK

Watchdog

Confi

Voltage

Port 2

&

P2n

Regulator

Timer

SFR

Lo

Drivers

Bus

Units (4)

GND a.

System Clock

Analog Peripherals

Port 3

Configuration

Drivers

>] P3.n

Internal

Low Freq.

a

Oscillator

Reference

bit DACs,

=a

voD

VREF

EXTCLK +

CMOS Clock

o<—

Input

XTAL1

External Crystal /

voD

RC Oscillator

XTAL2

12/10-

bit ADC

‘AMUX:

49 MHz 2%

Temp

Oscillator

Sensor

24.5 MHz 2%

Oscillator

—<

2. Comparators

Figure 3.1. Detailed EFM8BB3 Block Diagram

This section describes the EFM8BB3 family at a high level.

For more information on the device packages and pinout, electrical specifications, and typical connection diagrams, see the EFM8BB3

Data Sheet. For more information on each module including register definitions, see the EFM8BB3 Reference Manual. For more infor-

mation on any errata, see the EFM8BB3 Errata.

silabs.com | Building a more connected world.

Rev. 1.5 | 9

## Tables

EFM8BB3 Data Sheet
System Overview
3. System Overview
3.1 Introduction
CIP-51 8051 Controller Port I/O Configuration
Debug / Core
c20 rogramming Digital Peripherals
Hardware
64 KB ISP Flash UARTO
UART1
g] vio
c2cKiRsTb [X}
Reset
Program Memory
ers 0,
1,2,3,4,5 256 Byte SRAM Port 0
6-ch PCA Priority Drivers Pon
Crossbar
I2C Slave Decoder 4096 Byte XRAM
iI]:
12c/
SMBus Port 4
Drivers & Pin
voD xX SPI Power
Net CRC Independent SYSCLK
Watchdog Confi Voltage Port 2 & P2n Regulator Timer SFR Lo Drivers
Bus Units (4)
GND a.
System Clock
Analog Peripherals Port 3 Configuration Drivers
>] P3.n
Internal Low Freq. a
Oscillator Reference bit DACs, =a
voD VREF EXTCLK +
CMOS Clock
o<— Input
XTAL1 External Crystal / voD
RC Oscillator XTAL2 12/10-
bit ADC
‘AMUX:
49 MHz 2% Temp
Oscillator Sensor
24.5 MHz 2%
Oscillator —<
2. Comparators
Figure 3.1. Detailed EFM8BB3 Block Diagram
This section describes the EFM8BB3 family at a high level.
For more information on the device packages and pinout, electrical specifications, and typical connection diagrams, see the EFM8BB3
Data Sheet. For more information on each module including register definitions, see the EFM8BB3 Reference Manual. For more infor-
mation on any errata, see the EFM8BB3 Errata.
silabs.com | Building a more connected world. Rev. 1.5 | 9


---

