<h1 align="center">Hi ğŸ‘‹, I'm Oshi Teotia</h1>

ğŸ“ **Electronics & Communication Engineering undergrad at Nirma University**  
ğŸ”§ Passionate about **real-time systems**, digital design, and hardware-software integration  
ğŸ’¡ Former Intern at **Institute for Plasma Research**, Gandhinagar  
ğŸš€ Currently working on FPGA + Python-based projects for practical innovation

---

### ğŸ› ï¸ Projects & Interests
- âœ… FPGA-based waveform generators (Verilog + DAC)
- ğŸ–¥ï¸ Python GUIs to control hardware (Tkinter + UART)
- ğŸ“¡ Digital logic, timing analysis, and embedded design
- ğŸ’¬ Signal modulation and communication systems

---

### ğŸŒ± Currently Exploring
- SystemVerilog & VHDL  
- Git & version control workflows  
- PCB design & hardware debugging

---

### ğŸ“« Connect with me
- [LinkedIn](https://www.linkedin.com/in/oshi-teotia)  
- [GitHub](https://github.com/OshiTeotia)

---

> â€œBuild. Break. Learn. Repeat.â€ ğŸ’¡
