// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _aes_sequence_to_matr_HH_
#define _aes_sequence_to_matr_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct aes_sequence_to_matr : public sc_module {
    // Port declarations 56
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_sequence_V_AWVALID;
    sc_in< sc_logic > m_axi_sequence_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_sequence_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_sequence_V_AWID;
    sc_out< sc_lv<32> > m_axi_sequence_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_sequence_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_sequence_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_sequence_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_sequence_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_sequence_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_sequence_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_sequence_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_sequence_V_AWUSER;
    sc_out< sc_logic > m_axi_sequence_V_WVALID;
    sc_in< sc_logic > m_axi_sequence_V_WREADY;
    sc_out< sc_lv<16> > m_axi_sequence_V_WDATA;
    sc_out< sc_lv<2> > m_axi_sequence_V_WSTRB;
    sc_out< sc_logic > m_axi_sequence_V_WLAST;
    sc_out< sc_lv<1> > m_axi_sequence_V_WID;
    sc_out< sc_lv<1> > m_axi_sequence_V_WUSER;
    sc_out< sc_logic > m_axi_sequence_V_ARVALID;
    sc_in< sc_logic > m_axi_sequence_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_sequence_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_sequence_V_ARID;
    sc_out< sc_lv<32> > m_axi_sequence_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_sequence_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_sequence_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_sequence_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_sequence_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_sequence_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_sequence_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_sequence_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_sequence_V_ARUSER;
    sc_in< sc_logic > m_axi_sequence_V_RVALID;
    sc_out< sc_logic > m_axi_sequence_V_RREADY;
    sc_in< sc_lv<16> > m_axi_sequence_V_RDATA;
    sc_in< sc_logic > m_axi_sequence_V_RLAST;
    sc_in< sc_lv<1> > m_axi_sequence_V_RID;
    sc_in< sc_lv<1> > m_axi_sequence_V_RUSER;
    sc_in< sc_lv<2> > m_axi_sequence_V_RRESP;
    sc_in< sc_logic > m_axi_sequence_V_BVALID;
    sc_out< sc_logic > m_axi_sequence_V_BREADY;
    sc_in< sc_lv<2> > m_axi_sequence_V_BRESP;
    sc_in< sc_lv<1> > m_axi_sequence_V_BID;
    sc_in< sc_lv<1> > m_axi_sequence_V_BUSER;
    sc_in< sc_lv<31> > sequence_V_offset;
    sc_out< sc_lv<4> > matrix_out_V_address0;
    sc_out< sc_logic > matrix_out_V_ce0;
    sc_out< sc_logic > matrix_out_V_we0;
    sc_out< sc_lv<16> > matrix_out_V_d0;


    // Module declarations
    aes_sequence_to_matr(sc_module_name name);
    SC_HAS_PROCESS(aes_sequence_to_matr);

    ~aes_sequence_to_matr();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > sequence_V_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > sequence_V_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > sequence_V_offset_ca_fu_99_p1;
    sc_signal< sc_lv<32> > sequence_V_offset_ca_reg_192;
    sc_signal< sc_lv<3> > i_fu_109_p2;
    sc_signal< sc_lv<3> > i_reg_200;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > zext_ln230_1_fu_123_p1;
    sc_signal< sc_lv<6> > zext_ln230_1_reg_205;
    sc_signal< sc_lv<1> > icmp_ln228_fu_103_p2;
    sc_signal< sc_lv<4> > zext_ln230_fu_127_p1;
    sc_signal< sc_lv<4> > zext_ln230_reg_210;
    sc_signal< sc_lv<3> > j_fu_137_p2;
    sc_signal< sc_lv<3> > j_reg_218;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<6> > add_ln180_fu_147_p2;
    sc_signal< sc_lv<6> > add_ln180_reg_223;
    sc_signal< sc_lv<1> > icmp_ln230_fu_131_p2;
    sc_signal< sc_lv<32> > sequence_V_addr_reg_228;
    sc_signal< sc_lv<16> > sequence_V_addr_read_reg_234;
    sc_signal< sc_lv<3> > i_op_assign_1_reg_77;
    sc_signal< sc_lv<3> > i_op_assign_reg_88;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > zext_ln180_9_fu_188_p1;
    sc_signal< sc_lv<64> > zext_ln180_11_fu_178_p1;
    sc_signal< sc_lv<5> > tmp_fu_115_p3;
    sc_signal< sc_lv<6> > zext_ln180_fu_143_p1;
    sc_signal< sc_lv<2> > trunc_ln1352_fu_152_p1;
    sc_signal< sc_lv<4> > ret_V_fu_156_p3;
    sc_signal< sc_lv<4> > ret_V_2_fu_164_p2;
    sc_signal< sc_lv<32> > zext_ln180_10_fu_169_p1;
    sc_signal< sc_lv<32> > add_ln180_3_fu_173_p2;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_state3;
    static const sc_lv<12> ap_ST_fsm_state4;
    static const sc_lv<12> ap_ST_fsm_state5;
    static const sc_lv<12> ap_ST_fsm_state6;
    static const sc_lv<12> ap_ST_fsm_state7;
    static const sc_lv<12> ap_ST_fsm_state8;
    static const sc_lv<12> ap_ST_fsm_state9;
    static const sc_lv<12> ap_ST_fsm_state10;
    static const sc_lv<12> ap_ST_fsm_state11;
    static const sc_lv<12> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln180_3_fu_173_p2();
    void thread_add_ln180_fu_147_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_i_fu_109_p2();
    void thread_icmp_ln228_fu_103_p2();
    void thread_icmp_ln230_fu_131_p2();
    void thread_j_fu_137_p2();
    void thread_m_axi_sequence_V_ARADDR();
    void thread_m_axi_sequence_V_ARBURST();
    void thread_m_axi_sequence_V_ARCACHE();
    void thread_m_axi_sequence_V_ARID();
    void thread_m_axi_sequence_V_ARLEN();
    void thread_m_axi_sequence_V_ARLOCK();
    void thread_m_axi_sequence_V_ARPROT();
    void thread_m_axi_sequence_V_ARQOS();
    void thread_m_axi_sequence_V_ARREGION();
    void thread_m_axi_sequence_V_ARSIZE();
    void thread_m_axi_sequence_V_ARUSER();
    void thread_m_axi_sequence_V_ARVALID();
    void thread_m_axi_sequence_V_AWADDR();
    void thread_m_axi_sequence_V_AWBURST();
    void thread_m_axi_sequence_V_AWCACHE();
    void thread_m_axi_sequence_V_AWID();
    void thread_m_axi_sequence_V_AWLEN();
    void thread_m_axi_sequence_V_AWLOCK();
    void thread_m_axi_sequence_V_AWPROT();
    void thread_m_axi_sequence_V_AWQOS();
    void thread_m_axi_sequence_V_AWREGION();
    void thread_m_axi_sequence_V_AWSIZE();
    void thread_m_axi_sequence_V_AWUSER();
    void thread_m_axi_sequence_V_AWVALID();
    void thread_m_axi_sequence_V_BREADY();
    void thread_m_axi_sequence_V_RREADY();
    void thread_m_axi_sequence_V_WDATA();
    void thread_m_axi_sequence_V_WID();
    void thread_m_axi_sequence_V_WLAST();
    void thread_m_axi_sequence_V_WSTRB();
    void thread_m_axi_sequence_V_WUSER();
    void thread_m_axi_sequence_V_WVALID();
    void thread_matrix_out_V_address0();
    void thread_matrix_out_V_ce0();
    void thread_matrix_out_V_d0();
    void thread_matrix_out_V_we0();
    void thread_ret_V_2_fu_164_p2();
    void thread_ret_V_fu_156_p3();
    void thread_sequence_V_blk_n_AR();
    void thread_sequence_V_blk_n_R();
    void thread_sequence_V_offset_ca_fu_99_p1();
    void thread_tmp_fu_115_p3();
    void thread_trunc_ln1352_fu_152_p1();
    void thread_zext_ln180_10_fu_169_p1();
    void thread_zext_ln180_11_fu_178_p1();
    void thread_zext_ln180_9_fu_188_p1();
    void thread_zext_ln180_fu_143_p1();
    void thread_zext_ln230_1_fu_123_p1();
    void thread_zext_ln230_fu_127_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
