Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 13 10:53:59 2019
| Host         : DESKTOP-982HE02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.175        0.000                      0                 8995        0.052        0.000                      0                 8995        4.230        0.000                       0                  2969  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.175        0.000                      0                 8995        0.052        0.000                      0                 8995        4.230        0.000                       0                  2969  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 synchronize_reset/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertices_rasterize_reg[4][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.341ns (3.592%)  route 9.151ns (96.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.238     4.170    synchronize_reset/clk_100mhz_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  synchronize_reset/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.341     4.511 r  synchronize_reset/out_reg/Q
                         net (fo=605, routed)         9.151    13.662    reset
    SLICE_X65Y19         FDRE                                         r  vertices_rasterize_reg[4][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.250    14.027    clk_100mhz_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  vertices_rasterize_reg[4][7]/C
                         clock pessimism              0.159    14.187    
                         clock uncertainty           -0.035    14.151    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.314    13.837    vertices_rasterize_reg[4][7]
  -------------------------------------------------------------------
                         required time                         13.837    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 synchronize_reset/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertices_rasterize_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.341ns (3.592%)  route 9.151ns (96.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.238     4.170    synchronize_reset/clk_100mhz_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  synchronize_reset/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.341     4.511 r  synchronize_reset/out_reg/Q
                         net (fo=605, routed)         9.151    13.662    reset
    SLICE_X65Y19         FDRE                                         r  vertices_rasterize_reg[7][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.250    14.027    clk_100mhz_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  vertices_rasterize_reg[7][0]/C
                         clock pessimism              0.159    14.187    
                         clock uncertainty           -0.035    14.151    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.314    13.837    vertices_rasterize_reg[7][0]
  -------------------------------------------------------------------
                         required time                         13.837    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 synchronize_reset/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertices_rasterize_reg[7][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.341ns (3.592%)  route 9.151ns (96.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.238     4.170    synchronize_reset/clk_100mhz_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  synchronize_reset/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.341     4.511 r  synchronize_reset/out_reg/Q
                         net (fo=605, routed)         9.151    13.662    reset
    SLICE_X65Y19         FDRE                                         r  vertices_rasterize_reg[7][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.250    14.027    clk_100mhz_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  vertices_rasterize_reg[7][2]/C
                         clock pessimism              0.159    14.187    
                         clock uncertainty           -0.035    14.151    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.314    13.837    vertices_rasterize_reg[7][2]
  -------------------------------------------------------------------
                         required time                         13.837    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 synchronize_reset/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertices_rasterize_reg[7][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.341ns (3.592%)  route 9.151ns (96.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.238     4.170    synchronize_reset/clk_100mhz_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  synchronize_reset/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.341     4.511 r  synchronize_reset/out_reg/Q
                         net (fo=605, routed)         9.151    13.662    reset
    SLICE_X65Y19         FDRE                                         r  vertices_rasterize_reg[7][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.250    14.027    clk_100mhz_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  vertices_rasterize_reg[7][4]/C
                         clock pessimism              0.159    14.187    
                         clock uncertainty           -0.035    14.151    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.314    13.837    vertices_rasterize_reg[7][4]
  -------------------------------------------------------------------
                         required time                         13.837    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 synchronize_reset/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertices_rasterize_reg[5][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 0.341ns (3.620%)  route 9.079ns (96.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 14.023 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.238     4.170    synchronize_reset/clk_100mhz_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  synchronize_reset/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.341     4.511 r  synchronize_reset/out_reg/Q
                         net (fo=605, routed)         9.079    13.589    reset
    SLICE_X60Y20         FDRE                                         r  vertices_rasterize_reg[5][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.246    14.023    clk_100mhz_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  vertices_rasterize_reg[5][3]/C
                         clock pessimism              0.159    14.183    
                         clock uncertainty           -0.035    14.147    
    SLICE_X60Y20         FDRE (Setup_fdre_C_R)       -0.373    13.774    vertices_rasterize_reg[5][3]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                         -13.589    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 synchronize_reset/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertices_rasterize_reg[4][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 0.341ns (3.597%)  route 9.140ns (96.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.238     4.170    synchronize_reset/clk_100mhz_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  synchronize_reset/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.341     4.511 r  synchronize_reset/out_reg/Q
                         net (fo=605, routed)         9.140    13.651    reset
    SLICE_X64Y20         FDRE                                         r  vertices_rasterize_reg[4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.249    14.026    clk_100mhz_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  vertices_rasterize_reg[4][5]/C
                         clock pessimism              0.159    14.186    
                         clock uncertainty           -0.035    14.150    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.314    13.836    vertices_rasterize_reg[4][5]
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 synchronize_reset/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertices_rasterize_reg[4][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 0.341ns (3.597%)  route 9.140ns (96.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.238     4.170    synchronize_reset/clk_100mhz_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  synchronize_reset/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.341     4.511 r  synchronize_reset/out_reg/Q
                         net (fo=605, routed)         9.140    13.651    reset
    SLICE_X64Y20         FDRE                                         r  vertices_rasterize_reg[4][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.249    14.026    clk_100mhz_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  vertices_rasterize_reg[4][6]/C
                         clock pessimism              0.159    14.186    
                         clock uncertainty           -0.035    14.150    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.314    13.836    vertices_rasterize_reg[4][6]
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 synchronize_reset/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertices_rasterize_reg[4][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 0.341ns (3.597%)  route 9.140ns (96.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.238     4.170    synchronize_reset/clk_100mhz_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  synchronize_reset/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.341     4.511 r  synchronize_reset/out_reg/Q
                         net (fo=605, routed)         9.140    13.651    reset
    SLICE_X64Y20         FDRE                                         r  vertices_rasterize_reg[4][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.249    14.026    clk_100mhz_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  vertices_rasterize_reg[4][8]/C
                         clock pessimism              0.159    14.186    
                         clock uncertainty           -0.035    14.150    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.314    13.836    vertices_rasterize_reg[4][8]
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 synchronize_reset/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertices_rasterize_reg[7][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 0.341ns (3.597%)  route 9.140ns (96.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.238     4.170    synchronize_reset/clk_100mhz_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  synchronize_reset/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.341     4.511 r  synchronize_reset/out_reg/Q
                         net (fo=605, routed)         9.140    13.651    reset
    SLICE_X64Y20         FDRE                                         r  vertices_rasterize_reg[7][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.249    14.026    clk_100mhz_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  vertices_rasterize_reg[7][8]/C
                         clock pessimism              0.159    14.186    
                         clock uncertainty           -0.035    14.150    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.314    13.836    vertices_rasterize_reg[7][8]
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 synchronize_reset/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertices_rasterize_reg[4][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 0.341ns (3.598%)  route 9.137ns (96.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.238     4.170    synchronize_reset/clk_100mhz_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  synchronize_reset/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.341     4.511 r  synchronize_reset/out_reg/Q
                         net (fo=605, routed)         9.137    13.648    reset
    SLICE_X65Y20         FDRE                                         r  vertices_rasterize_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        1.249    14.026    clk_100mhz_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  vertices_rasterize_reg[4][1]/C
                         clock pessimism              0.159    14.186    
                         clock uncertainty           -0.035    14.150    
    SLICE_X65Y20         FDRE (Setup_fdre_C_R)       -0.314    13.836    vertices_rasterize_reg[4][1]
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  0.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.055%)  route 0.144ns (52.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.655     1.575    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X73Y49         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.128     1.703 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=1, routed)           0.144     1.847    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/D[13]
    SLICE_X73Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.868     2.033    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X73Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.250     1.782    
    SLICE_X73Y50         FDRE (Hold_fdre_C_D)         0.013     1.795    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.446%)  route 0.184ns (56.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.635     1.555    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X68Y49         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.184     1.879    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]_0[7]
    SLICE_X68Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.841     2.006    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X68Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X68Y50         FDRE (Hold_fdre_C_D)         0.071     1.826    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.911%)  route 0.178ns (52.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.635     1.555    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X66Y49         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.178     1.897    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]_0[1]
    SLICE_X66Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.841     2.006    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X66Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.063     1.818    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb_rasterize_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/pipeline_rgb/buffer_reg[35]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.854%)  route 0.160ns (53.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.653     1.573    clk_100mhz_IBUF_BUFG
    SLICE_X72Y41         FDRE                                         r  rgb_rasterize_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y41         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  rgb_rasterize_reg[11]/Q
                         net (fo=1, routed)           0.160     1.874    my_rasterize/pipeline_rgb/buffer_reg[23]_my_rasterize_pipeline_busy_buffer_reg_r_29_0[11]
    SLICE_X76Y41         SRLC32E                                      r  my_rasterize/pipeline_rgb/buffer_reg[35]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.929     2.094    my_rasterize/pipeline_rgb/clk_100mhz_IBUF_BUFG
    SLICE_X76Y41         SRLC32E                                      r  my_rasterize/pipeline_rgb/buffer_reg[35]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
                         clock pessimism             -0.483     1.611    
    SLICE_X76Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.794    my_rasterize/pipeline_rgb/buffer_reg[35]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.265ns (67.701%)  route 0.126ns (32.299%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.635     1.555    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X69Y49         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.126     1.822    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][3]
    SLICE_X67Y50         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.946 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.946    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X67Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.841     2.006    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X67Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.105     1.860    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.450%)  route 0.188ns (59.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.655     1.575    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X72Y49         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.128     1.703 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.188     1.891    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/D[1]
    SLICE_X72Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.868     2.033    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X72Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.250     1.782    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.022     1.804    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.026%)  route 0.184ns (58.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.655     1.575    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X72Y49         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.128     1.703 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.184     1.887    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/D[4]
    SLICE_X72Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.868     2.033    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X72Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.250     1.782    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.016     1.798    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.163%)  route 0.219ns (60.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.635     1.555    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X64Y48         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]/Q
                         net (fo=1, routed)           0.219     1.915    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]_0[5]
    SLICE_X71Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.841     2.006    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X71Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X71Y50         FDRE (Hold_fdre_C_D)         0.070     1.825    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.279ns (68.814%)  route 0.126ns (31.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.635     1.555    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X70Y49         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.126     1.845    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][3]
    SLICE_X69Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.890 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.890    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[4]
    SLICE_X69Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.960 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.960    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[4]
    SLICE_X69Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.841     2.006    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X69Y50         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X69Y50         FDRE (Hold_fdre_C_D)         0.105     1.860    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rgb_rasterize_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/pipeline_rgb/buffer_reg[27]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.064%)  route 0.157ns (48.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.633     1.553    clk_100mhz_IBUF_BUFG
    SLICE_X70Y42         FDRE                                         r  rgb_rasterize_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y42         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  rgb_rasterize_reg[3]/Q
                         net (fo=1, routed)           0.157     1.874    my_rasterize/pipeline_rgb/buffer_reg[23]_my_rasterize_pipeline_busy_buffer_reg_r_29_0[3]
    SLICE_X66Y42         SRLC32E                                      r  my_rasterize/pipeline_rgb/buffer_reg[27]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2968, routed)        0.909     2.074    my_rasterize/pipeline_rgb/clk_100mhz_IBUF_BUFG
    SLICE_X66Y42         SRLC32E                                      r  my_rasterize/pipeline_rgb/buffer_reg[27]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
                         clock pessimism             -0.483     1.591    
    SLICE_X66Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.774    my_rasterize/pipeline_rgb/buffer_reg[27]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.723         10.000      7.277      DSP48_X2Y16   my_rasterize/numerator_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X2Y35  my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.467         10.000      7.533      RAMB36_X2Y35  my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X2Y36  my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.467         10.000      7.533      RAMB36_X2Y36  my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X3Y15  my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.467         10.000      7.533      RAMB36_X3Y15  my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X3Y16  my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.467         10.000      7.533      RAMB36_X3Y16  my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X3Y17  my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y50  my_rasterize/pipeline_x/buffer_reg[53]_srl27___my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y50  my_rasterize/pipeline_x/buffer_reg[54]_srl27___my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y50  my_rasterize/pipeline_x/buffer_reg[56]_srl27___my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y50  my_rasterize/pipeline_x/buffer_reg[57]_srl27___my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X66Y59  my_rasterize/pipeline_busy/buffer_reg[2]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X80Y48  my_rasterize/pipeline_intri/buffer_reg[2]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X66Y42  my_rasterize/pipeline_rgb/buffer_reg[24]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X66Y42  my_rasterize/pipeline_rgb/buffer_reg[25]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X66Y42  my_rasterize/pipeline_rgb/buffer_reg[26]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X66Y42  my_rasterize/pipeline_rgb/buffer_reg[27]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y50  my_rasterize/pipeline_x/buffer_reg[53]_srl27___my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y50  my_rasterize/pipeline_x/buffer_reg[54]_srl27___my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y50  my_rasterize/pipeline_x/buffer_reg[56]_srl27___my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y50  my_rasterize/pipeline_x/buffer_reg[57]_srl27___my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y53  my_rasterize/pipeline_x/buffer_reg[61]_srl27___my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y53  my_rasterize/pipeline_x/buffer_reg[62]_srl27___my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y53  my_rasterize/pipeline_y/buffer_reg[59]_srl27___my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y53  my_rasterize/pipeline_y/buffer_reg[62]_srl27___my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X80Y48  my_rasterize/pipeline_intri/buffer_reg[2]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X70Y45  my_rasterize/pipeline_rgb/buffer_reg[28]_srl30___my_rasterize_pipeline_busy_buffer_reg_r_28/CLK



