# Combinational_Logic_Blocks
Combinational Logic Blocks by using SystemVerilog 
Verified waveform thru GTKWave

Future work:
Synthesis modules thru Yosys 
