{
  "module_name": "atmel_serial.h",
  "hash_id": "77973bf45bb599463e763583a7f8799174598a3faf04686deba6ca986e974941",
  "original_prompt": "Ingested from linux-6.6.14/drivers/tty/serial/atmel_serial.h",
  "human_readable_source": " \n \n\n#include <linux/bitfield.h>\n\n#ifndef ATMEL_SERIAL_H\n#define ATMEL_SERIAL_H\n\n#define ATMEL_US_CR\t\t0x00\t \n#define\tATMEL_US_RSTRX\t\tBIT(2)\t \n#define\tATMEL_US_RSTTX\t\tBIT(3)\t \n#define\tATMEL_US_RXEN\t\tBIT(4)\t \n#define\tATMEL_US_RXDIS\t\tBIT(5)\t \n#define\tATMEL_US_TXEN\t\tBIT(6)\t \n#define\tATMEL_US_TXDIS\t\tBIT(7)\t \n#define\tATMEL_US_RSTSTA\t\tBIT(8)\t \n#define\tATMEL_US_STTBRK\t\tBIT(9)\t \n#define\tATMEL_US_STPBRK\t\tBIT(10)\t \n#define\tATMEL_US_STTTO\t\tBIT(11)\t \n#define\tATMEL_US_SENDA\t\tBIT(12)\t \n#define\tATMEL_US_RSTIT\t\tBIT(13)\t \n#define\tATMEL_US_RSTNACK\tBIT(14)\t \n#define\tATMEL_US_RETTO\t\tBIT(15)\t \n#define\tATMEL_US_DTREN\t\tBIT(16)\t \n#define\tATMEL_US_DTRDIS\t\tBIT(17)\t \n#define\tATMEL_US_RTSEN\t\tBIT(18)\t \n#define\tATMEL_US_RTSDIS\t\tBIT(19)\t \n#define\tATMEL_US_TXFCLR\t\tBIT(24)\t \n#define\tATMEL_US_RXFCLR\t\tBIT(25)\t \n#define\tATMEL_US_TXFLCLR\tBIT(26)\t \n#define\tATMEL_US_FIFOEN\t\tBIT(30)\t \n#define\tATMEL_US_FIFODIS\tBIT(31)\t \n\n#define ATMEL_US_MR\t\t0x04\t \n#define\tATMEL_US_USMODE\t\tGENMASK(3, 0)\t \n#define\t\tATMEL_US_USMODE_NORMAL\t\tFIELD_PREP(ATMEL_US_USMODE, 0)\n#define\t\tATMEL_US_USMODE_RS485\t\tFIELD_PREP(ATMEL_US_USMODE, 1)\n#define\t\tATMEL_US_USMODE_HWHS\t\tFIELD_PREP(ATMEL_US_USMODE, 2)\n#define\t\tATMEL_US_USMODE_MODEM\t\tFIELD_PREP(ATMEL_US_USMODE, 3)\n#define\t\tATMEL_US_USMODE_ISO7816_T0\tFIELD_PREP(ATMEL_US_USMODE, 4)\n#define\t\tATMEL_US_USMODE_ISO7816_T1\tFIELD_PREP(ATMEL_US_USMODE, 6)\n#define\t\tATMEL_US_USMODE_IRDA\t\tFIELD_PREP(ATMEL_US_USMODE, 8)\n#define\tATMEL_US_USCLKS\t\tGENMASK(5, 4)\t \n#define\t\tATMEL_US_USCLKS_MCK\t\tFIELD_PREP(ATMEL_US_USCLKS, 0)\n#define\t\tATMEL_US_USCLKS_MCK_DIV8\tFIELD_PREP(ATMEL_US_USCLKS, 1)\n#define\t\tATMEL_US_USCLKS_GCLK\t\tFIELD_PREP(ATMEL_US_USCLKS, 2)\n#define\t\tATMEL_US_USCLKS_SCK\t\tFIELD_PREP(ATMEL_US_USCLKS, 3)\n#define\tATMEL_UA_FILTER\t\tBIT(4)\n#define\tATMEL_US_CHRL\t\tGENMASK(7, 6)\t \n#define\t\tATMEL_US_CHRL_5\t\t\tFIELD_PREP(ATMEL_US_CHRL, 0)\n#define\t\tATMEL_US_CHRL_6\t\t\tFIELD_PREP(ATMEL_US_CHRL, 1)\n#define\t\tATMEL_US_CHRL_7\t\t\tFIELD_PREP(ATMEL_US_CHRL, 2)\n#define\t\tATMEL_US_CHRL_8\t\t\tFIELD_PREP(ATMEL_US_CHRL, 3)\n#define\tATMEL_US_SYNC\t\tBIT(8)\t\t \n#define\tATMEL_US_PAR\t\tGENMASK(11, 9)\t \n#define\t\tATMEL_US_PAR_EVEN\t\tFIELD_PREP(ATMEL_US_PAR, 0)\n#define\t\tATMEL_US_PAR_ODD\t\tFIELD_PREP(ATMEL_US_PAR, 1)\n#define\t\tATMEL_US_PAR_SPACE\t\tFIELD_PREP(ATMEL_US_PAR, 2)\n#define\t\tATMEL_US_PAR_MARK\t\tFIELD_PREP(ATMEL_US_PAR, 3)\n#define\t\tATMEL_US_PAR_NONE\t\tFIELD_PREP(ATMEL_US_PAR, 4)\n#define\t\tATMEL_US_PAR_MULTI_DROP\t\tFIELD_PREP(ATMEL_US_PAR, 6)\n#define\tATMEL_US_NBSTOP\t\tGENMASK(13, 12)\t \n#define\t\tATMEL_US_NBSTOP_1\t\tFIELD_PREP(ATMEL_US_NBSTOP, 0)\n#define\t\tATMEL_US_NBSTOP_1_5\t\tFIELD_PREP(ATMEL_US_NBSTOP, 1)\n#define\t\tATMEL_US_NBSTOP_2\t\tFIELD_PREP(ATMEL_US_NBSTOP, 2)\n#define\tATMEL_UA_BRSRCCK\tBIT(12)\t \n#define\tATMEL_US_CHMODE\t\tGENMASK(15, 14)\t \n#define\t\tATMEL_US_CHMODE_NORMAL\t\tFIELD_PREP(ATMEL_US_CHMODE, 0)\n#define\t\tATMEL_US_CHMODE_ECHO\t\tFIELD_PREP(ATMEL_US_CHMODE, 1)\n#define\t\tATMEL_US_CHMODE_LOC_LOOP\tFIELD_PREP(ATMEL_US_CHMODE, 2)\n#define\t\tATMEL_US_CHMODE_REM_LOOP\tFIELD_PREP(ATMEL_US_CHMODE, 3)\n#define\tATMEL_US_MSBF\t\tBIT(16)\t \n#define\tATMEL_US_MODE9\t\tBIT(17)\t \n#define\tATMEL_US_CLKO\t\tBIT(18)\t \n#define\tATMEL_US_OVER\t\tBIT(19)\t \n#define\tATMEL_US_INACK\t\tBIT(20)\t \n#define\tATMEL_US_DSNACK\t\tBIT(21)\t \n#define\tATMEL_US_MAX_ITER_MASK\tGENMASK(26, 24)\t \n#define\tATMEL_US_MAX_ITER(n)\tFIELD_PREP(ATMEL_US_MAX_ITER_MASK, (n))\n#define\tATMEL_US_FILTER\t\tBIT(28)\t \n\n#define ATMEL_US_IER\t\t0x08\t \n#define\tATMEL_US_RXRDY\t\tBIT(0)\t \n#define\tATMEL_US_TXRDY\t\tBIT(1)\t \n#define\tATMEL_US_RXBRK\t\tBIT(2)\t \n#define\tATMEL_US_ENDRX\t\tBIT(3)\t \n#define\tATMEL_US_ENDTX\t\tBIT(4)\t \n#define\tATMEL_US_OVRE\t\tBIT(5)\t \n#define\tATMEL_US_FRAME\t\tBIT(6)\t \n#define\tATMEL_US_PARE\t\tBIT(7)\t \n#define\tATMEL_US_TIMEOUT\tBIT(8)\t \n#define\tATMEL_US_TXEMPTY\tBIT(9)\t \n#define\tATMEL_US_ITERATION\tBIT(10)\t \n#define\tATMEL_US_TXBUFE\t\tBIT(11)\t \n#define\tATMEL_US_RXBUFF\t\tBIT(12)\t \n#define\tATMEL_US_NACK\t\tBIT(13)\t \n#define\tATMEL_US_RIIC\t\tBIT(16)\t \n#define\tATMEL_US_DSRIC\t\tBIT(17)\t \n#define\tATMEL_US_DCDIC\t\tBIT(18)\t \n#define\tATMEL_US_CTSIC\t\tBIT(19)\t \n#define\tATMEL_US_RI\t\tBIT(20)\t \n#define\tATMEL_US_DSR\t\tBIT(21)\t \n#define\tATMEL_US_DCD\t\tBIT(22)\t \n#define\tATMEL_US_CTS\t\tBIT(23)\t \n\n#define ATMEL_US_IDR\t\t0x0c\t \n#define ATMEL_US_IMR\t\t0x10\t \n#define ATMEL_US_CSR\t\t0x14\t \n#define ATMEL_US_RHR\t\t0x18\t \n#define ATMEL_US_THR\t\t0x1c\t \n#define\tATMEL_US_SYNH\t\tBIT(15)\t \n\n#define ATMEL_US_BRGR\t\t0x20\t \n#define\tATMEL_US_CD\t\tGENMASK(15, 0)\t \n#define ATMEL_US_FP_OFFSET\t16\t \n#define ATMEL_US_FP_MASK\t0x7\n\n#define ATMEL_US_RTOR\t\t0x24\t \n#define ATMEL_UA_RTOR\t\t0x28\t \n#define\tATMEL_US_TO\t\tGENMASK(15, 0)\t \n\n#define ATMEL_US_TTGR\t\t0x28\t \n#define\tATMEL_US_TG\t\tGENMASK(7, 0)\t \n\n#define ATMEL_US_FIDI\t\t0x40\t \n#define ATMEL_US_NER\t\t0x44\t \n#define ATMEL_US_IF\t\t0x4c\t \n\n#define ATMEL_US_CMPR\t\t0x90\t \n#define ATMEL_US_FMR\t\t0xa0\t \n#define\tATMEL_US_TXRDYM(data)\tFIELD_PREP(GENMASK(1, 0), (data))\t \n#define\tATMEL_US_RXRDYM(data)\tFIELD_PREP(GENMASK(5, 4), (data))\t \n#define\t\tATMEL_US_ONE_DATA\t0x0\n#define\t\tATMEL_US_TWO_DATA\t0x1\n#define\t\tATMEL_US_FOUR_DATA\t0x2\n#define\tATMEL_US_FRTSC\t\tBIT(7)\t \n#define\tATMEL_US_TXFTHRES(thr)\tFIELD_PREP(GENMASK(13, 8), (thr))\t \n#define\tATMEL_US_RXFTHRES(thr)\tFIELD_PREP(GENMASK(21, 16), (thr))\t \n#define\tATMEL_US_RXFTHRES2(thr)\tFIELD_PREP(GENMASK(29, 24), (thr))\t \n\n#define ATMEL_US_FLR\t\t0xa4\t \n#define\tATMEL_US_TXFL(reg)\tFIELD_GET(GENMASK(5, 0), (reg))\t\t \n#define\tATMEL_US_RXFL(reg)\tFIELD_GET(GENMASK(21, 16), (reg))\t \n\n#define ATMEL_US_FIER\t\t0xa8\t \n#define ATMEL_US_FIDR\t\t0xac\t \n#define ATMEL_US_FIMR\t\t0xb0\t \n#define ATMEL_US_FESR\t\t0xb4\t \n#define\tATMEL_US_TXFEF\t\tBIT(0)\t \n#define\tATMEL_US_TXFFF\t\tBIT(1)\t \n#define\tATMEL_US_TXFTHF\t\tBIT(2)\t \n#define\tATMEL_US_RXFEF\t\tBIT(3)\t \n#define\tATMEL_US_RXFFF\t\tBIT(4)\t \n#define\tATMEL_US_RXFTHF\t\tBIT(5)\t \n#define\tATMEL_US_TXFPTEF\tBIT(6)\t \n#define\tATMEL_US_RXFPTEF\tBIT(7)\t \n#define\tATMEL_US_TXFLOCK\tBIT(8)\t \n#define\tATMEL_US_RXFTHF2\tBIT(9)\t \n\n#define ATMEL_US_NAME\t\t0xf0\t \n#define ATMEL_US_VERSION\t0xfc\t \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}