

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_calc_rms'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calc_rms  |        ?|        ?|        12|          6|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     91|    -|
|Register         |        -|    -|     200|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     200|    190|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U42  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln125_fu_178_p2   |         +|   0|  0|  38|          31|           1|
    |icmp_ln125_fu_154_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  79|          64|          35|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|   31|         62|
    |i_fu_60                  |   9|          2|   31|         62|
    |sum_squares_fu_56        |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  91|         19|   98|        201|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_4_reg_242                  |  31|   0|   31|          0|
    |i_fu_60                      |  31|   0|   31|          0|
    |icmp_ln125_reg_248           |   1|   0|    1|          0|
    |mul1_reg_278                 |  32|   0|   32|          0|
    |sum_squares_1_reg_288        |  32|   0|   32|          0|
    |sum_squares_fu_56            |  32|   0|   32|          0|
    |tmp_4_reg_272                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 200|   0|  200|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|grp_fu_376_p_din0       |  out|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|grp_fu_376_p_din1       |  out|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|grp_fu_376_p_opcode     |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|grp_fu_376_p_dout0      |   in|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|grp_fu_376_p_ce         |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|grp_fu_381_p_din0       |  out|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|grp_fu_381_p_din1       |  out|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|grp_fu_381_p_dout0      |   in|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|grp_fu_381_p_ce         |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_rms|  return value|
|n                       |   in|   32|     ap_none|                                       n|        scalar|
|data_address0           |  out|    8|   ap_memory|                                    data|         array|
|data_ce0                |  out|    1|   ap_memory|                                    data|         array|
|data_q0                 |   in|   32|   ap_memory|                                    data|         array|
|data_1_address0         |  out|    8|   ap_memory|                                  data_1|         array|
|data_1_ce0              |  out|    1|   ap_memory|                                  data_1|         array|
|data_1_q0               |   in|   32|   ap_memory|                                  data_1|         array|
|data_2_address0         |  out|    8|   ap_memory|                                  data_2|         array|
|data_2_ce0              |  out|    1|   ap_memory|                                  data_2|         array|
|data_2_q0               |   in|   32|   ap_memory|                                  data_2|         array|
|data_3_address0         |  out|    8|   ap_memory|                                  data_3|         array|
|data_3_ce0              |  out|    1|   ap_memory|                                  data_3|         array|
|data_3_q0               |   in|   32|   ap_memory|                                  data_3|         array|
|sum_squares_out         |  out|   32|      ap_vld|                         sum_squares_out|       pointer|
|sum_squares_out_ap_vld  |  out|    1|      ap_vld|                         sum_squares_out|       pointer|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 6, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum_squares = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123]   --->   Operation 15 'alloca' 'sum_squares' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 17 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln125 = store i31 0, i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 18 'store' 'store_ln125' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln123 = store i32 0, i32 %sum_squares" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123]   --->   Operation 19 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc55"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_4 = load i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 21 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i31 %i_4" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 22 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln125 = icmp_slt  i32 %zext_ln125, i32 %n_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 23 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %for.end57.loopexit.exitStub, void %for.inc55.split" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 24 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i_4, i32 2, i32 9" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 25 'partselect' 'lshr_ln4' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i8 %lshr_ln4" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 26 'zext' 'zext_ln125_1' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln125_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 27 'getelementptr' 'data_addr' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln125_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 28 'getelementptr' 'data_1_addr' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln125_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 29 'getelementptr' 'data_2_addr' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln125_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 30 'getelementptr' 'data_3_addr' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 31 'load' 'data_load' <Predicate = (icmp_ln125)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 32 'load' 'data_1_load' <Predicate = (icmp_ln125)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 33 'load' 'data_2_load' <Predicate = (icmp_ln125)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 34 'load' 'data_3_load' <Predicate = (icmp_ln125)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 35 [1/1] (2.52ns)   --->   "%add_ln125 = add i31 %i_4, i31 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 35 'add' 'add_ln125' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i31 %i_4" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 36 'trunc' 'trunc_ln125' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 37 'load' 'data_load' <Predicate = (icmp_ln125)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 38 'load' 'data_1_load' <Predicate = (icmp_ln125)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 39 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 39 'load' 'data_2_load' <Predicate = (icmp_ln125)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 40 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 40 'load' 'data_3_load' <Predicate = (icmp_ln125)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i2 3, i32 %data_3_load, i32 <undef>, i2 %trunc_ln125" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 41 'sparsemux' 'tmp_4' <Predicate = (icmp_ln125)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln125 = store i31 %add_ln125, i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 42 'store' 'store_ln125' <Predicate = (icmp_ln125)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 43 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_4, i32 %tmp_4" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 43 'fmul' 'mul1' <Predicate = (icmp_ln125)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 44 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_4, i32 %tmp_4" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 44 'fmul' 'mul1' <Predicate = (icmp_ln125)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 45 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_4, i32 %tmp_4" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 45 'fmul' 'mul1' <Predicate = (icmp_ln125)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 46 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_4, i32 %tmp_4" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 46 'fmul' 'mul1' <Predicate = (icmp_ln125)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%sum_squares_load_1 = load i32 %sum_squares"   --->   Operation 57 'load' 'sum_squares_load_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_squares_out, i32 %sum_squares_load_1"   --->   Operation 58 'write' 'write_ln0' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (!icmp_ln125)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%sum_squares_load = load i32 %sum_squares" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 47 'load' 'sum_squares_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [5/5] (7.25ns)   --->   "%sum_squares_1 = fadd i32 %sum_squares_load, i32 %mul1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 48 'fadd' 'sum_squares_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 49 [4/5] (7.25ns)   --->   "%sum_squares_1 = fadd i32 %sum_squares_load, i32 %mul1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 49 'fadd' 'sum_squares_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 50 [3/5] (7.25ns)   --->   "%sum_squares_1 = fadd i32 %sum_squares_load, i32 %mul1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 50 'fadd' 'sum_squares_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 51 [2/5] (7.25ns)   --->   "%sum_squares_1 = fadd i32 %sum_squares_load, i32 %mul1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 51 'fadd' 'sum_squares_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 52 [1/5] (7.25ns)   --->   "%sum_squares_1 = fadd i32 %sum_squares_load, i32 %mul1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:127]   --->   Operation 52 'fadd' 'sum_squares_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.58>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln126 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:126]   --->   Operation 53 'specpipeline' 'specpipeline_ln126' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 54 'specloopname' 'specloopname_ln125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln123 = store i32 %sum_squares_1, i32 %sum_squares" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:123]   --->   Operation 55 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln125 = br void %for.inc55" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:125]   --->   Operation 56 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_squares_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_squares        (alloca       ) [ 0111111111111]
i                  (alloca       ) [ 0110000000000]
n_read             (read         ) [ 0000000000000]
store_ln125        (store        ) [ 0000000000000]
store_ln123        (store        ) [ 0000000000000]
br_ln0             (br           ) [ 0000000000000]
i_4                (load         ) [ 0010000000000]
zext_ln125         (zext         ) [ 0000000000000]
icmp_ln125         (icmp         ) [ 0111111000000]
br_ln125           (br           ) [ 0000000000000]
lshr_ln4           (partselect   ) [ 0000000000000]
zext_ln125_1       (zext         ) [ 0000000000000]
data_addr          (getelementptr) [ 0010000000000]
data_1_addr        (getelementptr) [ 0010000000000]
data_2_addr        (getelementptr) [ 0010000000000]
data_3_addr        (getelementptr) [ 0010000000000]
add_ln125          (add          ) [ 0000000000000]
trunc_ln125        (trunc        ) [ 0000000000000]
data_load          (load         ) [ 0000000000000]
data_1_load        (load         ) [ 0000000000000]
data_2_load        (load         ) [ 0000000000000]
data_3_load        (load         ) [ 0000000000000]
tmp_4              (sparsemux    ) [ 0001111000000]
store_ln125        (store        ) [ 0000000000000]
mul1               (fmul         ) [ 0111110111110]
sum_squares_load   (load         ) [ 0011110011110]
sum_squares_1      (fadd         ) [ 0000001000001]
specpipeline_ln126 (specpipeline ) [ 0000000000000]
specloopname_ln125 (specloopname ) [ 0000000000000]
store_ln123        (store        ) [ 0000000000000]
br_ln125           (br           ) [ 0000000000000]
sum_squares_load_1 (load         ) [ 0000000000000]
write_ln0          (write        ) [ 0000000000000]
ret_ln0            (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_squares_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_squares_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4float.float.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="sum_squares_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_squares/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="n_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="data_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="data_2_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="data_3_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_squares_1/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln125_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="31" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln123_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_4_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="0"/>
<pin id="149" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln125_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln125_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="lshr_ln4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="31" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="5" slack="0"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln125_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln125_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="31" slack="1"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln125_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="31" slack="1"/>
<pin id="185" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="0" index="3" bw="2" slack="0"/>
<pin id="191" dir="0" index="4" bw="32" slack="0"/>
<pin id="192" dir="0" index="5" bw="2" slack="0"/>
<pin id="193" dir="0" index="6" bw="32" slack="0"/>
<pin id="194" dir="0" index="7" bw="2" slack="0"/>
<pin id="195" dir="0" index="8" bw="32" slack="0"/>
<pin id="196" dir="0" index="9" bw="32" slack="0"/>
<pin id="197" dir="0" index="10" bw="2" slack="0"/>
<pin id="198" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln125_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="31" slack="1"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sum_squares_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="6"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_squares_load/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln123_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="11"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sum_squares_load_1_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="5"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_squares_load_1/6 "/>
</bind>
</comp>

<comp id="227" class="1005" name="sum_squares_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_squares "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="0"/>
<pin id="237" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="242" class="1005" name="i_4_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="1"/>
<pin id="244" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="icmp_ln125_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="252" class="1005" name="data_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="data_1_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_1_addr "/>
</bind>
</comp>

<comp id="262" class="1005" name="data_2_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_2_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="data_3_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="1"/>
<pin id="269" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_3_addr "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_4_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="278" class="1005" name="mul1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="sum_squares_load_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_squares_load "/>
</bind>
</comp>

<comp id="288" class="1005" name="sum_squares_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_squares_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="77" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="84" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="91" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="98" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="64" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="147" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="160" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="201"><net_src comp="105" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="203"><net_src comp="111" pin="3"/><net_sink comp="186" pin=4"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="205"><net_src comp="117" pin="3"/><net_sink comp="186" pin=6"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="186" pin=7"/></net>

<net id="207"><net_src comp="123" pin="3"/><net_sink comp="186" pin=8"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="186" pin=9"/></net>

<net id="209"><net_src comp="183" pin="1"/><net_sink comp="186" pin=10"/></net>

<net id="214"><net_src comp="178" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="230"><net_src comp="56" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="60" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="245"><net_src comp="147" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="251"><net_src comp="154" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="77" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="260"><net_src comp="84" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="265"><net_src comp="91" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="270"><net_src comp="98" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="275"><net_src comp="186" pin="11"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="281"><net_src comp="133" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="286"><net_src comp="215" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="291"><net_src comp="129" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="219" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_squares_out | {6 }
 - Input state : 
	Port: calculate_statistics_Pipeline_calc_rms : n | {1 }
	Port: calculate_statistics_Pipeline_calc_rms : data | {1 2 }
	Port: calculate_statistics_Pipeline_calc_rms : data_1 | {1 2 }
	Port: calculate_statistics_Pipeline_calc_rms : data_2 | {1 2 }
	Port: calculate_statistics_Pipeline_calc_rms : data_3 | {1 2 }
  - Chain level:
	State 1
		store_ln125 : 1
		store_ln123 : 1
		i_4 : 1
		zext_ln125 : 2
		icmp_ln125 : 3
		br_ln125 : 4
		lshr_ln4 : 2
		zext_ln125_1 : 3
		data_addr : 4
		data_1_addr : 4
		data_2_addr : 4
		data_3_addr : 4
		data_load : 5
		data_1_load : 5
		data_2_load : 5
		data_3_load : 5
	State 2
		tmp_4 : 1
		store_ln125 : 1
	State 3
	State 4
	State 5
	State 6
		write_ln0 : 1
	State 7
		sum_squares_1 : 1
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_129      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_133      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln125_fu_154   |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln125_fu_178   |    0    |    0    |    38   |
|----------|-----------------------|---------|---------|---------|
| sparsemux|      tmp_4_fu_186     |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|   read   |   n_read_read_fu_64   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_70 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln125_fu_150   |    0    |    0    |    0    |
|          |  zext_ln125_1_fu_170  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    lshr_ln4_fu_160    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln125_fu_183  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   348   |   808   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   data_1_addr_reg_257  |    8   |
|   data_2_addr_reg_262  |    8   |
|   data_3_addr_reg_267  |    8   |
|    data_addr_reg_252   |    8   |
|       i_4_reg_242      |   31   |
|        i_reg_235       |   31   |
|   icmp_ln125_reg_248   |    1   |
|      mul1_reg_278      |   32   |
|  sum_squares_1_reg_288 |   32   |
|sum_squares_load_reg_283|   32   |
|   sum_squares_reg_227  |   32   |
|      tmp_4_reg_272     |   32   |
+------------------------+--------+
|          Total         |   255  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_111 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_117 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_123 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_129    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   128  ||   7.94  ||    0    ||    45   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   808  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    0   |   45   |
|  Register |    -   |    -   |   255  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   603  |   853  |
+-----------+--------+--------+--------+--------+
