// Seed: 3791523918
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input wire id_2,
    input tri1 id_3,
    input tri1 id_4,
    output tri id_5,
    output wor id_6,
    input tri0 id_7,
    input wire id_8,
    output tri0 id_9,
    input tri id_10,
    output supply1 id_11,
    output uwire id_12,
    input wand id_13,
    input supply0 id_14,
    output wand id_15,
    output wire id_16,
    input wand id_17,
    output supply0 id_18,
    output supply0 id_19,
    input wand id_20,
    input uwire id_21,
    output tri0 id_22,
    input wor id_23,
    output wire module_0
);
  wire id_26;
endmodule
module module_1 #(
    parameter id_4 = 32'd87
) (
    output uwire id_0,
    output wire id_1,
    input wand id_2,
    output supply0 id_3,
    input tri0 _id_4,
    output uwire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wand id_8,
    input wand id_9,
    input tri0 id_10,
    output wor id_11
);
  logic [-1 : id_4] id_13;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_8,
      id_8,
      id_6,
      id_5,
      id_5,
      id_7,
      id_6,
      id_0,
      id_9,
      id_1,
      id_5,
      id_7,
      id_10,
      id_0,
      id_5,
      id_8,
      id_5,
      id_0,
      id_10,
      id_7,
      id_3,
      id_10,
      id_11
  );
  assign modCall_1.id_12 = 0;
endmodule
