#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Sep  9 15:35:29 2021
# Process ID: 17740
# Current directory: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2996 C:\Users\andrew_clinkenbeard1\Box\SOC\mysseg\mysseg.xpr
# Log file: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/vivado.log
# Journal file: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.srcs/sources_1/new/Patterns.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/andrew_clinkenbeard1/Box/SOC/nexys4_sv_vanilla.xpr/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1301.980 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Sep  9 16:01:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Sep  9 16:02:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep  9 16:03:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1506.965 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2172.004 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2172.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2172.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2291.781 ; gain = 989.801
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-12:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2318.594 ; gain = 17.961
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BA3FA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4016.965 ; gain = 1698.371
set_property PROGRAM.FILE {C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/impl_1/ssegmain.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/impl_1/ssegmain.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep  9 16:06:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/synth_1/runme.log
[Thu Sep  9 16:06:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/impl_1/ssegmain.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep  9 16:12:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/synth_1/runme.log
[Thu Sep  9 16:12:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Sep  9 16:20:44 2021] Launched synth_1...
Run output will be captured here: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/synth_1/runme.log
[Thu Sep  9 16:20:44 2021] Launched impl_1...
Run output will be captured here: C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/andrew_clinkenbeard1/Box/SOC/mysseg/mysseg.runs/impl_1/ssegmain.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
