============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  02:40:17 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[0]
       Endpoint: (R) S[30]

                   Capture    Launch  
      Path Delay:+    4400         -  
      Drv Adjust:+       0         0  
         Arrival:=    4400            
                                      
   Required Time:=    4400            
       Data Path:-    4400            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             4400            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc     Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  B[0]                             -       -         F     (arrival)                      1  5.6  1000     0       0    (-,-) 
  g64/Y                            -       A->Y      R     sky130_fd_sc_hd__inv_2         1  8.0   181   261     261    (-,-) 
  g1379/COUT                       -       B->COUT   R     sky130_fd_sc_hd__fahcin_1      1  6.3   339   284     545    (-,-) 
  g1380/COUT                       -       CIN->COUT F     sky130_fd_sc_hd__fahcin_1      2  8.4   145   194     739    (-,-) 
  g2/X                             -       A1->X     F     sky130_fd_sc_hd__a21bo_1       2  9.0    62   231     969    (-,-) 
  addinc_add_7_30_g1238/Y          -       A->Y      R     sky130_fd_sc_hd__clkinv_1      1  3.9    34    53    1023    (-,-) 
  addinc_add_7_30_g1236__4319/Y    -       A2->Y     F     sky130_fd_sc_hd__o21ai_1       2  9.0   111    80    1103    (-,-) 
  addinc_add_7_30_g1235/Y          -       A->Y      R     sky130_fd_sc_hd__clkinv_1      2  7.0    57    86    1188    (-,-) 
  addinc_add_7_30_g1232__2398/Y    -       A3->Y     F     sky130_fd_sc_hd__o311ai_1      1  3.6   101    86    1274    (-,-) 
  addinc_add_7_30_g1230__6417/COUT -       CI->COUT  F     sky130_fd_sc_hd__fah_1         1  5.8    73   281    1555    (-,-) 
  addinc_add_7_30_g1229__7410/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          2  8.4   110   409    1964    (-,-) 
  addinc_add_7_30_g1228__1666/Y    -       A->Y      R     sky130_fd_sc_hd__nand2_1       3 12.2   127   142    2106    (-,-) 
  addinc_add_7_30_g1224__9315/Y    -       A4->Y     F     sky130_fd_sc_hd__o41ai_2       3 10.3   118    97    2203    (-,-) 
  addinc_add_7_30_g1222__4733/X    -       A->X      F     sky130_fd_sc_hd__and2_1        2  5.4    47   177    2380    (-,-) 
  addinc_add_7_30_g1216__8246/X    -       A1->X     F     sky130_fd_sc_hd__a221o_1       4 13.3   104   369    2749    (-,-) 
  addinc_add_7_30_g1208__8428/X    -       A1->X     F     sky130_fd_sc_hd__a31o_1        3 10.3    71   229    2978    (-,-) 
  addinc_add_7_30_g1199__2346/X    -       A1->X     F     sky130_fd_sc_hd__a221o_1       3 11.2    95   368    3346    (-,-) 
  addinc_add_7_30_g1188__8246/Y    -       A1->Y     R     sky130_fd_sc_hd__a31oi_1       2  9.0   256   233    3579    (-,-) 
  addinc_add_7_30_g1179__4319/X    -       B->X      R     sky130_fd_sc_hd__xor2_1        1 51.3  1009   820    4399    (-,-) 
  S[30]                            <<<     -         R     (port)                         -    -     -     0    4400    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------

