// Seed: 1563942091
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7  = id_13;
  assign id_12 = id_13;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri id_4,
    input wor id_5,
    input supply1 id_6,
    output wor id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12,
    input tri id_13,
    input tri0 id_14,
    input tri id_15,
    input wire id_16,
    output tri id_17,
    input supply1 id_18,
    input supply0 id_19
    , id_67,
    input wor id_20,
    output wire id_21
    , id_68,
    input supply0 id_22,
    output wor id_23,
    input tri0 id_24,
    input tri1 id_25,
    input tri0 id_26,
    output tri0 id_27,
    output wire id_28,
    input supply0 id_29,
    input tri1 id_30,
    output wand id_31,
    output supply1 id_32,
    input tri1 id_33,
    output wor id_34,
    output supply1 id_35,
    input supply0 id_36,
    input tri0 id_37,
    output supply1 id_38,
    input tri0 id_39,
    input tri1 id_40,
    output wire id_41,
    output wand id_42,
    output tri id_43,
    output tri id_44,
    output wire id_45,
    input uwire id_46,
    output wor id_47,
    output wor id_48,
    output tri id_49,
    output uwire id_50,
    input tri0 id_51,
    input wor id_52,
    input tri1 id_53
    , id_69,
    input supply1 id_54,
    output uwire id_55,
    input wor id_56,
    input wor id_57,
    output wand id_58,
    input supply1 id_59,
    input wor id_60
    , id_70,
    input supply1 id_61,
    input tri0 id_62,
    input wor id_63,
    output tri0 id_64,
    input wire id_65
);
  assign id_17 = 1;
  module_0 modCall_1 (
      id_67,
      id_68,
      id_68,
      id_68,
      id_70,
      id_68,
      id_70,
      id_70,
      id_70,
      id_68,
      id_69,
      id_68,
      id_70
  );
  wire id_71;
  assign id_44 = 1 ? id_52 : id_24 ? id_15 : (1);
  always @(id_42++) id_55 = 1;
endmodule
