Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  1 09:16:20 2025
| Host         : ha_hp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Single_Cyc_SoC_fpga_control_sets_placed.rpt
| Design       : Single_Cyc_SoC_fpga
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              11 |            7 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |             105 |           48 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                                       Enable Signal                                       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_5KHz_BUFG |                                                                                           |                  |                2 |              2 |         1.00 |
|  clk_5KHz_BUFG | Single_Cyc_SoC/mips/dp/pc_reg/Q[0]_i_3_0[0]                                               | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_5KHz_BUFG | Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/FSM_sequential_current_reg[1][0] |                  |                1 |              4 |         4.00 |
|  clk_5KHz_BUFG |                                                                                           | rst_IBUF         |                7 |             11 |         1.57 |
|  clk_5KHz_BUFG | Single_Cyc_SoC/mips/dp/pc_reg/WEM                                                         |                  |                8 |             32 |         4.00 |
|  clk_5KHz_BUFG | Single_Cyc_SoC/mips/dp/pc_reg/q_reg[6]_8[0]                                               | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_5KHz_BUFG | Single_Cyc_SoC/factorial_accelerator/fact/datapath1/cnt1/E[0]                             | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG |                                                                                           | rst_IBUF         |               10 |             33 |         3.30 |
|  clk_5KHz_BUFG | Single_Cyc_SoC/mips/dp/pc_reg/q_reg[6]_9[0]                                               | rst_IBUF         |               21 |             37 |         1.76 |
|  clk_5KHz_BUFG | Single_Cyc_SoC/mips/dp/pc_reg/q_reg[2]_1                                                  |                  |               11 |             88 |         8.00 |
+----------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


