  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter.c' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/image_aux.c' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/image_aux.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter_test.c' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/yuv_filter_test.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/test_data' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xup_high_level_synthesis_design_flow/source/lab2/test_data' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=yuv_filter' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: E:/xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Feb 24 18:15:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/hls_data.json outdir=E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip srcdir=E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/misc
INFO: Copied 16 verilog file(s) to E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/hdl/verilog
INFO: Copied 16 vhdl file(s) to E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/hdl/vhdl
INFO: Import ports from HDL: E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/hdl/vhdl/yuv_filter.vhd (yuv_filter)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface in_channels_ch1_address0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2024.2/data/ip'.
INFO: Add data interface in_channels_ch1_q0
INFO: Add data interface in_channels_ch2_address0
INFO: Add data interface in_channels_ch2_q0
INFO: Add data interface in_channels_ch3_address0
INFO: Add data interface in_channels_ch3_q0
INFO: Add data interface in_width
INFO: Add data interface in_height
INFO: Add data interface out_channels_ch1_address0
INFO: Add data interface out_channels_ch1_d0
INFO: Add data interface out_channels_ch2_address0
INFO: Add data interface out_channels_ch2_d0
INFO: Add data interface out_channels_ch3_address0
INFO: Add data interface out_channels_ch3_d0
INFO: Add data interface out_width
INFO: Add data interface out_height
INFO: Add data interface Y_scale
INFO: Add data interface U_scale
INFO: Add data interface V_scale
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/component.xml
INFO: Created IP archive E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/impl/ip/xilinx_com_hls_yuv_filter_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 18:15:21 2025...
INFO: [HLS 200-802] Generated output file yuv_filter/yuv_filter.zip
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.172 seconds; peak allocated memory: 226.820 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 19s
