\hypertarget{stm32f102xb_8h}{}\doxysection{CMSIS/\+Device/\+ST/\+STM32\+F1xx/\+Include/stm32f102xb.h File Reference}
\label{stm32f102xb_8h}\index{CMSIS/Device/ST/STM32F1xx/Include/stm32f102xb.h@{CMSIS/Device/ST/STM32F1xx/Include/stm32f102xb.h}}


CMSIS Cortex-\/\+M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F1xx devices. ~\newline
  


{\ttfamily \#include \char`\"{}core\+\_\+cm3.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}system\+\_\+stm32f1xx.\+h\char`\"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
Include dependency graph for stm32f102xb.\+h\+:
% FIG 0
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_b_k_p___type_def}{BKP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Backup Registers ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_b___type_def}{OB\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Option Bytes Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_f_i_o___type_def}{AFIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Alternate Function I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter Integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Timers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Serial Bus Full Speed Device. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac6a3f185c4640e06443c18b3c8d93f53}{\+\_\+\+\_\+\+CM3\+\_\+\+REV}}~0x0200U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M3 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~0U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0U
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga443a2786535d83e32dfdc2b29e379332}{FLASH\+\_\+\+BANK1\+\_\+\+END}}~0x0801\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~0x22000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~0x42000000\+UL
\item 
\#define {\bfseries APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define {\bfseries APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define {\bfseries AHBPERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define {\bfseries TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00000000\+UL)
\item 
\#define {\bfseries TIM3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00000400\+UL)
\item 
\#define {\bfseries TIM4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00000800\+UL)
\item 
\#define {\bfseries RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00002800\+UL)
\item 
\#define {\bfseries WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00002\+C00\+UL)
\item 
\#define {\bfseries IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00003000\+UL)
\item 
\#define {\bfseries SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00003800\+UL)
\item 
\#define {\bfseries USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00004400\+UL)
\item 
\#define {\bfseries USART3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00004800\+UL)
\item 
\#define {\bfseries I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005400\+UL)
\item 
\#define {\bfseries I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005800\+UL)
\item 
\#define {\bfseries BKP\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00006\+C00\+UL)
\item 
\#define {\bfseries PWR\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00007000\+UL)
\item 
\#define {\bfseries AFIO\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00000000\+UL)
\item 
\#define {\bfseries EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00000400\+UL)
\item 
\#define {\bfseries GPIOA\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00000800\+UL)
\item 
\#define {\bfseries GPIOB\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00000\+C00\+UL)
\item 
\#define {\bfseries GPIOC\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00001000\+UL)
\item 
\#define {\bfseries GPIOD\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00001400\+UL)
\item 
\#define {\bfseries ADC1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00002400\+UL)
\item 
\#define {\bfseries SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00003000\+UL)
\item 
\#define {\bfseries USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00003800\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000000\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel1\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000008\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel2\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0000001\+CUL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel3\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000030\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel4\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000044\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel5\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000058\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel6\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0000006\+CUL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel7\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000080\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00001000\+UL)
\item 
\#define {\bfseries CRC\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHBPERIPH\+\_\+\+BASE + 0x00002000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~0x1\+FFFF7\+E0\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~0x1\+FFFF7\+E8\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~0x1\+FFFF800\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~0x\+E0042000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}{USB\+\_\+\+PMAADDR}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000\+UL)
\item 
\#define {\bfseries TIM2}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM2\+\_\+\+BASE)
\item 
\#define {\bfseries TIM3}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM3\+\_\+\+BASE)
\item 
\#define {\bfseries TIM4}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM4\+\_\+\+BASE)
\item 
\#define {\bfseries RTC}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$)RTC\+\_\+\+BASE)
\item 
\#define {\bfseries WWDG}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$)WWDG\+\_\+\+BASE)
\item 
\#define {\bfseries IWDG}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$)IWDG\+\_\+\+BASE)
\item 
\#define {\bfseries SPI2}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$)SPI2\+\_\+\+BASE)
\item 
\#define {\bfseries USART2}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$)USART2\+\_\+\+BASE)
\item 
\#define {\bfseries USART3}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$)USART3\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C1}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$)I2\+C1\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C2}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$)I2\+C2\+\_\+\+BASE)
\item 
\#define {\bfseries USB}~((\mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})
\item 
\#define {\bfseries BKP}~((\mbox{\hyperlink{struct_b_k_p___type_def}{BKP\+\_\+\+Type\+Def}} $\ast$)BKP\+\_\+\+BASE)
\item 
\#define {\bfseries PWR}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$)PWR\+\_\+\+BASE)
\item 
\#define {\bfseries AFIO}~((\mbox{\hyperlink{struct_a_f_i_o___type_def}{AFIO\+\_\+\+Type\+Def}} $\ast$)AFIO\+\_\+\+BASE)
\item 
\#define {\bfseries EXTI}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$)EXTI\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOA}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOA\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOB}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOB\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOC}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOC\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOD}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOD\+\_\+\+BASE)
\item 
\#define {\bfseries ADC1}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$)ADC1\+\_\+\+BASE)
\item 
\#define {\bfseries ADC1\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$)ADC1\+\_\+\+BASE)
\item 
\#define {\bfseries SPI1}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$)SPI1\+\_\+\+BASE)
\item 
\#define {\bfseries USART1}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$)USART1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries RCC}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$)RCC\+\_\+\+BASE)
\item 
\#define {\bfseries CRC}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$)CRC\+\_\+\+BASE)
\item 
\#define {\bfseries FLASH}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define {\bfseries OB}~((\mbox{\hyperlink{struct_o_b___type_def}{OB\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}})
\item 
\#define {\bfseries DBGMCU}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___hardware___constant___definition_gab9ea77371b070034ca2a56381a7e9de7}{LSI\+\_\+\+STARTUP\+\_\+\+TIME}}~85U
\item 
\#define {\bfseries CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\+\_\+\+CR\+\_\+\+PDDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{PWR\+\_\+\+CR\+\_\+\+CWUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{PWR\+\_\+\+CR\+\_\+\+CSBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\+\_\+\+CR\+\_\+\+PVDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\+\_\+\+CR\+\_\+\+PLS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}}~(0x4\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}}~0x00000060U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}}~0x000000\+A0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}}~0x000000\+C0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}}~0x000000\+E0U
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\+\_\+\+CR\+\_\+\+DBP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\+\_\+\+CSR\+\_\+\+WUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\+\_\+\+CSR\+\_\+\+SBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\+\_\+\+CSR\+\_\+\+PVDO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b862445449f084acf74d1105f687da}{PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{PWR\+\_\+\+CSR\+\_\+\+EWUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b862445449f084acf74d1105f687da}{PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR1\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd7ecf44c301889d805c0bbd3ba9364}{BKP\+\_\+\+DR1\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR1\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93fe6fb7fdba26550964903c65e6a76}{BKP\+\_\+\+DR1\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd7ecf44c301889d805c0bbd3ba9364}{BKP\+\_\+\+DR1\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR2\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9761ad76eb2bc954dc18a8c20881801c}{BKP\+\_\+\+DR2\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR2\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bf0698730c611befa365d9af1e9d69}{BKP\+\_\+\+DR2\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9761ad76eb2bc954dc18a8c20881801c}{BKP\+\_\+\+DR2\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR3\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ec01ea6870a76e8787cfbed5b3d4bfd}{BKP\+\_\+\+DR3\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR3\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20eceb252f64fe20e458e998935d1aa8}{BKP\+\_\+\+DR3\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ec01ea6870a76e8787cfbed5b3d4bfd}{BKP\+\_\+\+DR3\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR4\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0431a06c570c4cdf1d183c1f6e87879d}{BKP\+\_\+\+DR4\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR4\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d8d13d7e78c9963fbd4efbfc176c55}{BKP\+\_\+\+DR4\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0431a06c570c4cdf1d183c1f6e87879d}{BKP\+\_\+\+DR4\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR5\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3d38da792db9528f374fcccd34ad19}{BKP\+\_\+\+DR5\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR5\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb21f36a74563bffacf9a47ec0b6cf3}{BKP\+\_\+\+DR5\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3d38da792db9528f374fcccd34ad19}{BKP\+\_\+\+DR5\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR6\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04530c9a24f1c434284ad722e6502cdc}{BKP\+\_\+\+DR6\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR6\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38085c3926abbf483ba60ef9495eb8db}{BKP\+\_\+\+DR6\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04530c9a24f1c434284ad722e6502cdc}{BKP\+\_\+\+DR6\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR7\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6576bb517f250085d3287168fd1df8}{BKP\+\_\+\+DR7\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR7\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99b1b85bf33bf9f6ce79c3a30ae03b}{BKP\+\_\+\+DR7\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6576bb517f250085d3287168fd1df8}{BKP\+\_\+\+DR7\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR8\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad219b20783e4883262d64470dfa6f0ea}{BKP\+\_\+\+DR8\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR8\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95495c00cbbaf0495fb42be0ca7ce633}{BKP\+\_\+\+DR8\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad219b20783e4883262d64470dfa6f0ea}{BKP\+\_\+\+DR8\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR9\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7296183435aef8135348f9c8f042ab}{BKP\+\_\+\+DR9\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR9\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f5a18517f79bedaa6576a295285c0ad}{BKP\+\_\+\+DR9\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7296183435aef8135348f9c8f042ab}{BKP\+\_\+\+DR9\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR10\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa758a621b6453814df4e8e9d3b4466b1}{BKP\+\_\+\+DR10\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR10\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2feea44d20bbb9e0f20a3b774c8935c2}{BKP\+\_\+\+DR10\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa758a621b6453814df4e8e9d3b4466b1}{BKP\+\_\+\+DR10\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP\+\_\+\+NUMBER}~10
\item 
\#define {\bfseries BKP\+\_\+\+RTCCR\+\_\+\+CAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecee89779a7eb707ce00cadabe4cced}{BKP\+\_\+\+RTCCR\+\_\+\+CAL\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ BKP\+\_\+\+RTCCR\+\_\+\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f2eeeef42c2f7a59d28a9d5eb4c6857}{BKP\+\_\+\+RTCCR\+\_\+\+CAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecee89779a7eb707ce00cadabe4cced}{BKP\+\_\+\+RTCCR\+\_\+\+CAL\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+RTCCR\+\_\+\+CCO\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad630fd985ef8822ceaab7b830b58e773}{BKP\+\_\+\+RTCCR\+\_\+\+CCO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+RTCCR\+\_\+\+CCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639d569ffd9211519b910c1e6304f7b3}{BKP\+\_\+\+RTCCR\+\_\+\+CCO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad630fd985ef8822ceaab7b830b58e773}{BKP\+\_\+\+RTCCR\+\_\+\+CCO\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+RTCCR\+\_\+\+ASOE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad0803b61c7dd9f7b298a5898a6b5d}{BKP\+\_\+\+RTCCR\+\_\+\+ASOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+RTCCR\+\_\+\+ASOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga924692225ba4db945660687fe47f50b4}{BKP\+\_\+\+RTCCR\+\_\+\+ASOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad0803b61c7dd9f7b298a5898a6b5d}{BKP\+\_\+\+RTCCR\+\_\+\+ASOE\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+RTCCR\+\_\+\+ASOS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8b4b67ab4f083cd783ec8da328c544}{BKP\+\_\+\+RTCCR\+\_\+\+ASOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+RTCCR\+\_\+\+ASOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d017e8f3c09696cd74e170a95966be4}{BKP\+\_\+\+RTCCR\+\_\+\+ASOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8b4b67ab4f083cd783ec8da328c544}{BKP\+\_\+\+RTCCR\+\_\+\+ASOS\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CR\+\_\+\+TPE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602bbd214a7de36b79a5b8cb3ac73b20}{BKP\+\_\+\+CR\+\_\+\+TPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CR\+\_\+\+TPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb835fd9fbe4d74e598d15de3c12e63}{BKP\+\_\+\+CR\+\_\+\+TPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602bbd214a7de36b79a5b8cb3ac73b20}{BKP\+\_\+\+CR\+\_\+\+TPE\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CR\+\_\+\+TPAL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2133a32b202737c7e10d5b406e2ad68e}{BKP\+\_\+\+CR\+\_\+\+TPAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CR\+\_\+\+TPAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28cd1469212463d8a772b0b67543d320}{BKP\+\_\+\+CR\+\_\+\+TPAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2133a32b202737c7e10d5b406e2ad68e}{BKP\+\_\+\+CR\+\_\+\+TPAL\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+CTE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4849eaefa0e7d739ab17c88479037a5}{BKP\+\_\+\+CSR\+\_\+\+CTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+CTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8cec91d3c30db07961227bcea5c5452}{BKP\+\_\+\+CSR\+\_\+\+CTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4849eaefa0e7d739ab17c88479037a5}{BKP\+\_\+\+CSR\+\_\+\+CTE\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+CTI\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a87b045ce11df1218eedfe8d0d0ca02}{BKP\+\_\+\+CSR\+\_\+\+CTI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+CTI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7dc97ae504ef58fb2137c1fdd02fc4e}{BKP\+\_\+\+CSR\+\_\+\+CTI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a87b045ce11df1218eedfe8d0d0ca02}{BKP\+\_\+\+CSR\+\_\+\+CTI\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+TPIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga580ab6245136d5092a75de43a9a44956}{BKP\+\_\+\+CSR\+\_\+\+TPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+TPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38baaf48576f4b3ab209369e04d468ad}{BKP\+\_\+\+CSR\+\_\+\+TPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga580ab6245136d5092a75de43a9a44956}{BKP\+\_\+\+CSR\+\_\+\+TPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+TEF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cb6d0b713c1d4cfc362e8ad05847c4}{BKP\+\_\+\+CSR\+\_\+\+TEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+TEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a05fe4e45b0dc0b1f970e51085678d}{BKP\+\_\+\+CSR\+\_\+\+TEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cb6d0b713c1d4cfc362e8ad05847c4}{BKP\+\_\+\+CSR\+\_\+\+TEF\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+TIF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16719e39d941977d4e16370059e7a858}{BKP\+\_\+\+CSR\+\_\+\+TIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+TIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8317e460ec3e18c78869beacd0bac8}{BKP\+\_\+\+CSR\+\_\+\+TIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16719e39d941977d4e16370059e7a858}{BKP\+\_\+\+CSR\+\_\+\+TIF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{RCC\+\_\+\+CR\+\_\+\+HSITRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\+\_\+\+CR\+\_\+\+CSSON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}~0x00000002U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}~0x00000008U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~0x00000090U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~0x000000\+A0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~0x000000\+B0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~0x000000\+C0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~0x000000\+D0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~0x000000\+E0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~0x000000\+F0U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~0x00000500U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}~0x00000600U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}~0x00000700U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}}~0x00002800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}}~0x00003000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}}~0x00003800U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcb43af90ef56b4020935071a5d82a64}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcb43af90ef56b4020935071a5d82a64}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c74a8025b95975be34bee12dc470c48}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b5aa588027e12ad1483885db4db3a8}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9514a85f55de77d1c7d7be1f2f1f9665}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV2}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748ba0a0bbb1ad1fe7e4e00f40695402}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV4}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8337d95f8480d74072e817540a333b6c}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV6}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898d2e86664877dc43fbc2421a16347}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV8}}~0x0000\+C000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga084925eb0aca8d042bbd80e71c73246b}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga084925eb0aca8d042bbd80e71c73246b}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d2aec39e3d96338c036054a7f8e55a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d2aec39e3d96338c036054a7f8e55a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8e486249d37ffec565a1db2bd4f488}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9735c088436b547fff3baae2bbaa0426}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8e486249d37ffec565a1db2bd4f488}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6ca064b9e67d2b5b9b432e34784af5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c7cc1ebda470255592844cbd05ee1c}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26410b868aa7b07921560f91852a791}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacce99349c21265ea13b8fe3c9bcda130}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b5fd80bf935fe93794603e8ce0236c}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+HSE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180cde8fba603992d102c51cc415073e}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+HSE\+\_\+\+DIV2}}~0x00020000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa19a3c7d27836012150a86fd9c950cdf}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL2}}~0x00000000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61376db32a9bb6b4607b4081113ebf45}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4c410e818f5a68d58a723e7355e6e8}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61376db32a9bb6b4607b4081113ebf45}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff05ab077b58db3c1b9018b26d970ec}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066f758a13c7686d1dc709ac0a7d976}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff05ab077b58db3c1b9018b26d970ec}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf69c19c2b47d698eaef0016dc86f5805}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2290e27c9c1b64d2dd076652db40a68}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf69c19c2b47d698eaef0016dc86f5805}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4572366ac2c658b59a26361877ebe5a6}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea3b717fd226bc6ff5a78b711c051eb}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4572366ac2c658b59a26361877ebe5a6}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65a3a76eb1487a9c45160f07673543f}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff8d8dcf3876d1c85657680a64c1696}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65a3a76eb1487a9c45160f07673543f}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae822110b7f4ddbe677315e1d9047c65}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d6580b1595ff2d5c3383218370cfca}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae822110b7f4ddbe677315e1d9047c65}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f708c16ec7bf00892c0df1c85cb437b}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384c396ec051b958c9a5781c13faf7e5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f708c16ec7bf00892c0df1c85cb437b}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45dfab8c0caf6ab1945a7f742cc449c2}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07bb87d09d30874a5eebb32510f647f}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45dfab8c0caf6ab1945a7f742cc449c2}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0646b4c63e2dfb41096410e8e2c8cab8}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11\+\_\+\+Msk}}~(0x9\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad338c178459b97d617398dca92b2a699}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0646b4c63e2dfb41096410e8e2c8cab8}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fcc07d6725594c750c967669c424c0}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79000f4e48edc56ee6ff315b64dcbfa5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fcc07d6725594c750c967669c424c0}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ffa03bc154699144543110d46d6a322}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13\+\_\+\+Msk}}~(0x\+BUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647a6f3d6de31737ca95de9db3925274}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ffa03bc154699144543110d46d6a322}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47b43d519f3194836b96434e26cc0d2}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffe33153aa4ffd2fe43439a6d2eaf5c}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47b43d519f3194836b96434e26cc0d2}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4811a283a2a26f6929ecd9f86f51b93}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15\+\_\+\+Msk}}~(0x\+DUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9afaf1b82cb9c1e9c8b34c5b77b3f17}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4811a283a2a26f6929ecd9f86f51b93}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21fc8ce2709718db2300481439e1de93}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd78b92c36f3a3aafc6cc8fbf90a7e7}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21fc8ce2709718db2300481439e1de93}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+USBPRE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a158e2967e324592b41219c60b2792}{RCC\+\_\+\+CFGR\+\_\+\+USBPRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+USBPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6d5077566e1bf81dd47156743dd05e}{RCC\+\_\+\+CFGR\+\_\+\+USBPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a158e2967e324592b41219c60b2792}{RCC\+\_\+\+CFGR\+\_\+\+USBPRE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga094e2368e960d1ce0d46a76a0d4cf736}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d7212d83114d355736613e6dc1dbde}{RCC\+\_\+\+CFGR\+\_\+\+MCO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga094e2368e960d1ce0d46a76a0d4cf736}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7147402d137ccaa1c8608fcb1d3d2e01}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec148346aa17c67aafebcb616dd57b}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad02d5012ff73e9c839b909887ffde7f}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK}}~0x04000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI}}~0x05000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE}}~0x06000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf501b78192ef13a7016e1f2089c9f8a3}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+DIV2}}~0x07000000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d7212d83114d355736613e6dc1dbde}{RCC\+\_\+\+CFGR\+\_\+\+MCO}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7147402d137ccaa1c8608fcb1d3d2e01}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+0}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec148346aa17c67aafebcb616dd57b}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+1}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad02d5012ff73e9c839b909887ffde7f}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+2}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+NOCLOCK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+SYSCLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+HSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+HSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65442d202aed917e45ca56bf2e85809}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+PLL\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf501b78192ef13a7016e1f2089c9f8a3}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+DIV2}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{RCC\+\_\+\+CIR\+\_\+\+CSSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{RCC\+\_\+\+CIR\+\_\+\+CSSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d246e99064bac1df1715a67191f7fb0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c01f7eac4d00d2011162116931a165}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d246e99064bac1df1715a67191f7fb0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8cbb8d7bbfe50c5de3726139120da}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364c5d4966543fe7fa3ef02e1d6c9bde}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8cbb8d7bbfe50c5de3726139120da}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbccd3b480c9ce3dc03199fbdfd5dac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b613f6af828f006926a59d2000c4d8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbccd3b480c9ce3dc03199fbdfd5dac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4182faecc4093aea136be8c0ac4dc9d0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db2325306703e2f20b6ea2658b79ae9}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4182faecc4093aea136be8c0ac4dc9d0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1e07f654c34e6ad07c18a84ac4f24b}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206daa5c302d774247f217d6eec788df}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1e07f654c34e6ad07c18a84ac4f24b}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34292524fae537377642201a554849ac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34292524fae537377642201a554849ac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0f4bc33ed5d6d5806e5074349bedb}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0f4bc33ed5d6d5806e5074349bedb}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1a098d575d81ac443b3d6f837a09e1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1a098d575d81ac443b3d6f837a09e1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc874892d9a40fe90a10ba587a2d103}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d90a520513e93163dd96058874ba7b0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc874892d9a40fe90a10ba587a2d103}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1adc26ee7ca9aeb6316ca372633c95e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1adc26ee7ca9aeb6316ca372633c95e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe9da843ef3eb19c556b8eeed4e56bf}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766478ebdcbb647eb3f32962543bd194}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe9da843ef3eb19c556b8eeed4e56bf}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USBRST\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf411975dd1ae41f730652fdb39c1940c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51baa4f973f66eb9781d690fa061f97f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf411975dd1ae41f730652fdb39c1940c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f0587aa806e1f7f144d8e89390ca5b7}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f0587aa806e1f7f144d8e89390ca5b7}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd256e51209c342f43825eb102c4eff}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd256e51209c342f43825eb102c4eff}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0265ba319e11b43218c1c676d5ad51b9}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0265ba319e11b43218c1c676d5ad51b9}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82a037ec42681f23b2d2e5148e6c3e0}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82a037ec42681f23b2d2e5148e6c3e0}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866c1a2db1438e1e11ae01b8fbe91998}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67d9fc402ce254dd914525bee7361a6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866c1a2db1438e1e11ae01b8fbe91998}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd52815fa4f8e5be60988edbd8dc816}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7b860fbeb386425bd7d4ef00ce17c27}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd52815fa4f8e5be60988edbd8dc816}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5ec66ddf581682e54701e94cc64447}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ba85777143e752841c2e6a6977deb9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5ec66ddf581682e54701e94cc64447}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41a481831c91b281408f5ffb1ea432b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443ef1518a62fa7ecee3f1386b545d8c}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41a481831c91b281408f5ffb1ea432b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c63cc515e4e510c23bd0b4a00b0d12}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778a0ac70714122cf143a6b7b275cc83}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c63cc515e4e510c23bd0b4a00b0d12}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed542e8a186c731ad3221c61b4aa81a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed542e8a186c731ad3221c61b4aa81a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d58d377cd38e5685344b7d9a88ce1c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d58d377cd38e5685344b7d9a88ce1c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db52cc6e4f6e01f5811dec9847dfc95}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32a0efcb7062b8ffbf77865951d2a54}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db52cc6e4f6e01f5811dec9847dfc95}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef489da1fe7bd776d2fc27eb689fd9c4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef489da1fe7bd776d2fc27eb689fd9c4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f52fa1ae42a405334a2cc84f993b2}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f52fa1ae42a405334a2cc84f993b2}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USBEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a0c352aef5c3d72339c965d137f06d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+USBEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga563ec3f13e60adc91bc8741c5cc8184f}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USBEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a0c352aef5c3d72339c965d137f06d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USBEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c65ae31ae9175346857b1ace10645c}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+NOCLOCK}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f6cd2e581dabf6d442145603033205}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSE}}~0x00000100U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66773d3ffb98fb0c7a72e39a224f1cfd}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSI}}~0x00000200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9db61bfa161573b4225c147d4ea0c3e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+HSE}}~0x00000300U
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa2e5bf263c8b736f8b35321646d82d}{GPIO\+\_\+\+CRL\+\_\+\+MODE\+\_\+\+Msk}}~(0x33333333\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423aaaebb1846603eaf2b91f7d2b9fa1}{GPIO\+\_\+\+CRL\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa2e5bf263c8b736f8b35321646d82d}{GPIO\+\_\+\+CRL\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga132fabfaea805979edf71f385110b718}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdd3f5cad389fbe7c96458fb115035b}{GPIO\+\_\+\+CRL\+\_\+\+MODE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga132fabfaea805979edf71f385110b718}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1facefbe58e0198f424d1e4487af72f6}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e03107c8dbdeb512d612bb52d88014e}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff7c74b810f2500360f05aa54bcf0e4c}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ba5b9f5ed5a0ed429893f9cf0425328}{GPIO\+\_\+\+CRL\+\_\+\+MODE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff7c74b810f2500360f05aa54bcf0e4c}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58972b411ad8d1f9ac4de980bde84d6}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321825c44a1d436fa483fdf363791ebc}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c8c11d16ac55d957734990a53658a1}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a6c37c1f5fc8e89ae2cb017c4f545b}{GPIO\+\_\+\+CRL\+\_\+\+MODE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c8c11d16ac55d957734990a53658a1}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1acdc817f1d3a0ceedbe13f4ce625a2d}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed274efc4fbcb5a6b9e733fc23f6343}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4428b5434fb5348cadd1f1fa4cc8dd2}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f6e7d1dcc681e79e3ec70f3c13dff7}{GPIO\+\_\+\+CRL\+\_\+\+MODE3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4428b5434fb5348cadd1f1fa4cc8dd2}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7894b794fc3568954dcd0bf4ce97f291}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e0d4d691512704d52c9a4d94921a37}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0072858a88bdc67d3fdfc1997191f080}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c0d876b6305cbf60ec6b3add96658b}{GPIO\+\_\+\+CRL\+\_\+\+MODE4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0072858a88bdc67d3fdfc1997191f080}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae110cd4ac6cc9ad00eec9089ab08a43e}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78534f019846a3c2a541c346798a480b}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d1dee3e39614ca647c80bf553fa706}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6baa7197a06e539323e0d551a19500d9}{GPIO\+\_\+\+CRL\+\_\+\+MODE5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d1dee3e39614ca647c80bf553fa706}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4264ac5999e94bb3807ea2078fa2b7a6}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13de7f1f4a2b6db8afc28785e30d32c7}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e952d61b2edd4145727ad12dcb86d5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b353c5507b6cc8575a89a4f445dafd6}{GPIO\+\_\+\+CRL\+\_\+\+MODE6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e952d61b2edd4145727ad12dcb86d5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda9df54fcfbcb8ee978785b08b0b0e6}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c5ba2cfc5febb76210d8cc10a815cd0}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ec386c59ac0fec4c1a1ba4baab76f7}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9050a4d57b9ed8190d730a98bdf4d3f1}{GPIO\+\_\+\+CRL\+\_\+\+MODE7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ec386c59ac0fec4c1a1ba4baab76f7}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441dd58c2652fdd2787c827165a7f052}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae043168c37d4a1c133a9da8cdd94080e}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc88618f3328133e78e317e4db4313c9}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Msk}}~(0x33333333\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71e50e58307256aad81040c855f66c}{GPIO\+\_\+\+CRL\+\_\+\+CNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc88618f3328133e78e317e4db4313c9}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9cbd19c91a1068a1f74c2540e71eb7}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c66290c450d7078597125c0e127903}{GPIO\+\_\+\+CRL\+\_\+\+CNF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9cbd19c91a1068a1f74c2540e71eb7}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf8a6e162d564a0f69b580d417acae8}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5291190c37de6ae57e06e8586a393a59}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad251c6d089c1d071debb47c6cdc26fe1}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ca2d3a0f7587608aba569acde3317b}{GPIO\+\_\+\+CRL\+\_\+\+CNF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad251c6d089c1d071debb47c6cdc26fe1}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3173c39ee01b0389024f8612469cf2}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d35220984bf84c5eaae064e3defc3a}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e6bf2530a5ae3624f31c26014cad8ac}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63db6056280880a85b6103195d6d43ac}{GPIO\+\_\+\+CRL\+\_\+\+CNF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e6bf2530a5ae3624f31c26014cad8ac}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a2a2770e852c94f4b75c4ca0e6a89e}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7c1604bc9d187e8d339385b6be7c05}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b9064fc9213ebb914f6834f7e07486}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b201ed339a417f4a6b16c75ad473ff2}{GPIO\+\_\+\+CRL\+\_\+\+CNF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b9064fc9213ebb914f6834f7e07486}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ee38d349593c64ca11c3b901289fd6}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc2aa63cf9d1e41e90e83686efac0be}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2061f18c8cc445431cd9acd930e64}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ae25542ecc928b5be2efa02cb65a7d}{GPIO\+\_\+\+CRL\+\_\+\+CNF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2061f18c8cc445431cd9acd930e64}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8e19f954197c54c587df29aad5047e}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cabe5a2a5ee896d7abf4471d48b4591}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9de481861cc382ed41ccd508ed2f7f2}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bc3cc93deb6d6223f5868e73b70115}{GPIO\+\_\+\+CRL\+\_\+\+CNF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9de481861cc382ed41ccd508ed2f7f2}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5aa19ce2af8682762cccaa141ec2949}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae9d028c9c08feab521de69344ef2bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07c89b8ef1ad0a1425f2718be658186}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14aa5957aba048d58b8eecf7afd331a}{GPIO\+\_\+\+CRL\+\_\+\+CNF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07c89b8ef1ad0a1425f2718be658186}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363316a6d179a6b19f7742e6e976f30c}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b03c0d4a3e05113f0e9315bffd522f6}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2e936450936c4ee9b528447e8dc55d}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce116816638e3ef36b5a94e2fad38dd}{GPIO\+\_\+\+CRL\+\_\+\+CNF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2e936450936c4ee9b528447e8dc55d}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a0556440a284e54f5d6f94e4fabed6}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb42794f5eb4dfef4df5bb9e73275347}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1599423c6a60c3f5c6995f8a753e8d}{GPIO\+\_\+\+CRH\+\_\+\+MODE\+\_\+\+Msk}}~(0x33333333\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac114257ba9f8d812b8a18da30e4b9e07}{GPIO\+\_\+\+CRH\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1599423c6a60c3f5c6995f8a753e8d}{GPIO\+\_\+\+CRH\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b60cef78d0e834f4d7c2a599a098d23}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989e5974697fe08359d1bcd9f76624a1}{GPIO\+\_\+\+CRH\+\_\+\+MODE8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b60cef78d0e834f4d7c2a599a098d23}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b1bd12a10cafb51a9e4090f2826b78}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756f19dcfb0be9f377d1335b716d8b6}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a24cf280346fb4973ddaece098cb1fa}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950066b5b6fc68f7373bbcdd70ed28e1}{GPIO\+\_\+\+CRH\+\_\+\+MODE9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a24cf280346fb4973ddaece098cb1fa}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd8c2c6db28e9905cb7a9b8798e7b56}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea120b509cb127a36ccd5658b1f88b1}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6f7aa6467359cc8b3623c14094000c}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac3791e8f42fa3d53d9d0f122feb76b}{GPIO\+\_\+\+CRH\+\_\+\+MODE10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6f7aa6467359cc8b3623c14094000c}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ffaef25716156e25dc268af778969a}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331c724df71676215d0090c9123628cd}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f84ab16e815b1a3714a136a2459ebf}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99de91066740ee08d4a1f1e5bd3ee69}{GPIO\+\_\+\+CRH\+\_\+\+MODE11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f84ab16e815b1a3714a136a2459ebf}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5933c89958d25223e8b88b00a4dc522a}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6803a7c23e649416cb25942e0d113}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecd2c2ef115659f898991b98baa4616}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9282af7b7fa56285cc805784ba0126dd}{GPIO\+\_\+\+CRH\+\_\+\+MODE12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecd2c2ef115659f898991b98baa4616}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20adb71ffdd8dad9f2ae2b1e42b4809c}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd15ab3ae38aa1ad96c6361c5c24531}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf901581d2167f43d915499b73710510e}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b20c047a004488b23e24d581935146c}{GPIO\+\_\+\+CRH\+\_\+\+MODE13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf901581d2167f43d915499b73710510e}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd514c53d9095c26b47e5206b734c24}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a07c5b52a5caa565c8eb8988c2f5b9c}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0368c081247da0e3a02cc9cc125b0c6c}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167bc46193971870fa4f3717f04e8299}{GPIO\+\_\+\+CRH\+\_\+\+MODE14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0368c081247da0e3a02cc9cc125b0c6c}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac343dc334e140a60b4e46332c733336b}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15154111d901547358f87c767958e3a2}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3b037913676040dd9157a9c36ec07c}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7713e0cfe0e94c8435e4a537e77f14}{GPIO\+\_\+\+CRH\+\_\+\+MODE15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3b037913676040dd9157a9c36ec07c}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f79bf2c41499678dcba5a72eb4183e1}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebad3a6ac2874e7cd38cba27369da7d8}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05e15957a91d6c54b7c8e6d92b80c0d}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+Msk}}~(0x33333333\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59019c41cf8244eab80bb023686c68a2}{GPIO\+\_\+\+CRH\+\_\+\+CNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05e15957a91d6c54b7c8e6d92b80c0d}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8e0d0b5cfcde1dad4e273064817a12}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace87ab29a8ba8aa75ed31f2482d93a16}{GPIO\+\_\+\+CRH\+\_\+\+CNF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8e0d0b5cfcde1dad4e273064817a12}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f35602ac8a9be36425faf6d68ecafb}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e200a5a3b500ef22782e2a6267a2a63}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae278a9ce06ae29dc98a2b3900f95f9b5}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1884160084a2e83912cdd1ef9ee8378}{GPIO\+\_\+\+CRH\+\_\+\+CNF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae278a9ce06ae29dc98a2b3900f95f9b5}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8152db5db71a40d79ae2a01cc826f9d}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4db7c6d54edcef8a714417c426966ad0}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ad1816e395fa0f8f768da657b58dfa}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd9d14adc37b5e47c9c62f2ad7f5d800}{GPIO\+\_\+\+CRH\+\_\+\+CNF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ad1816e395fa0f8f768da657b58dfa}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36572f76f92f081a7353689019c560fb}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1878a0c7076953418f89ef3986eefa4a}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac58bb8bc1d900adb6de7a6bd0a7d3d4e}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdda3fcbd9a508bdfc2133bca746a563}{GPIO\+\_\+\+CRH\+\_\+\+CNF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac58bb8bc1d900adb6de7a6bd0a7d3d4e}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4db43bf530fbc40071bc55afdb8a12}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga611063f86356e4bb141166e9714d09a6}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a1d0c066b3a72410dbd6c3c884bf7a}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df966bbe464e265539646deca04f936}{GPIO\+\_\+\+CRH\+\_\+\+CNF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a1d0c066b3a72410dbd6c3c884bf7a}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa088520031f81f5d31377a438154160b}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96f2bdaf714b96bb2ff0fca5828ad328}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac31b390c4f5eb8e02f2140ea21166167}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf717ae90411d43f184214af6ba48c1}{GPIO\+\_\+\+CRH\+\_\+\+CNF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac31b390c4f5eb8e02f2140ea21166167}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4f7c84833863dc528f4ebfdf2033ee}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4087c56a3b179f61cb2bb207236bbc0e}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c896de2a0cd1869c72358e5d2443ba1}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675b06b78f03c59517257ed709d0714a}{GPIO\+\_\+\+CRH\+\_\+\+CNF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c896de2a0cd1869c72358e5d2443ba1}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c3bc0232af0e0ae1e4146320048109}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b7deb9a6f017ac1f554dae003c3d6b}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260d1ea031d666d3c1bc468341cde94e}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778bedf9e530d780496a427f3f7239a9}{GPIO\+\_\+\+CRH\+\_\+\+CNF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260d1ea031d666d3c1bc468341cde94e}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f6ebf102a5788df027573b13a6438c}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd696e9e854d83886aa713bcad9fcf8d}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6126890b5aeab8cbbd2eef3ed02d2b}{GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7a850e3aa5c1543380ef3ac4136cc11}{GPIO\+\_\+\+IDR\+\_\+\+IDR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6126890b5aeab8cbbd2eef3ed02d2b}{GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb44a930b5d50f7997cffd82bab2cefd}{GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba8fd128cd05bfd794c8cdcde0881019}{GPIO\+\_\+\+IDR\+\_\+\+IDR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb44a930b5d50f7997cffd82bab2cefd}{GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f1d49ead39291678771a4728a90c87}{GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9784fabf7bbd2ebdb5f7e2630234fb4}{GPIO\+\_\+\+IDR\+\_\+\+IDR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f1d49ead39291678771a4728a90c87}{GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7990d25f3c1fe3794a656f3e79f912}{GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6d373ac7af05410cfbc4d35d996ca8}{GPIO\+\_\+\+IDR\+\_\+\+IDR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7990d25f3c1fe3794a656f3e79f912}{GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b79c9f6762dd52a8bbca66922eb467}{GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478dccec7de2abcbd927ed6923ef32c7}{GPIO\+\_\+\+IDR\+\_\+\+IDR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b79c9f6762dd52a8bbca66922eb467}{GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998a7e17867940e973831507a2354d20}{GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20a373bc5a5869e3ce5c87a26cc5c26}{GPIO\+\_\+\+IDR\+\_\+\+IDR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998a7e17867940e973831507a2354d20}{GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb240233ede91721760e31577fd1720}{GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c647c0fa98de3db7abe16149e56b912}{GPIO\+\_\+\+IDR\+\_\+\+IDR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb240233ede91721760e31577fd1720}{GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0f666318cd340a247610bed05ae4d9}{GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21781c5e4e74462c4d48b0619f3735f2}{GPIO\+\_\+\+IDR\+\_\+\+IDR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0f666318cd340a247610bed05ae4d9}{GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac96f8870df831c7e52214579960d2e76}{GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6cd32d3b32f70f4d0e7a7635fb22969}{GPIO\+\_\+\+IDR\+\_\+\+IDR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac96f8870df831c7e52214579960d2e76}{GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5811b3901a07d5c0dd82eba9d77a4776}{GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c804c5fca2b891e63c691872c440253}{GPIO\+\_\+\+IDR\+\_\+\+IDR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5811b3901a07d5c0dd82eba9d77a4776}{GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c9d55aebfe3018e4a1e2de436288cc}{GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d58438899588f2a4eeeb7d1f9607d9}{GPIO\+\_\+\+IDR\+\_\+\+IDR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c9d55aebfe3018e4a1e2de436288cc}{GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433546dec84034ba065ac52d74bb6fbd}{GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8c6e2fcd0bf5b5284008e1b4d72fb8}{GPIO\+\_\+\+IDR\+\_\+\+IDR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433546dec84034ba065ac52d74bb6fbd}{GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16949cae6f855c65a5e04c7216d3444}{GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56777a4d0c73a16970b2b7d7ca7dda18}{GPIO\+\_\+\+IDR\+\_\+\+IDR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16949cae6f855c65a5e04c7216d3444}{GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbffeef66cdaae344155eaeca70320a}{GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45d488afaf42e3a447b274f73486ad00}{GPIO\+\_\+\+IDR\+\_\+\+IDR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbffeef66cdaae344155eaeca70320a}{GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1564a630ba876dd42e7c2fee4bc966b5}{GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811118b05ed3aff70264813823a69851}{GPIO\+\_\+\+IDR\+\_\+\+IDR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1564a630ba876dd42e7c2fee4bc966b5}{GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccfc347ff1a3d4e3cc02aa998c4808c2}{GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabccccbeaa1672daedf0837b60dfd5b45}{GPIO\+\_\+\+IDR\+\_\+\+IDR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccfc347ff1a3d4e3cc02aa998c4808c2}{GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86832854a0820703fc8453d01251a7e9}{GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fdb4b0764d21e748916ea683a9c2d51}{GPIO\+\_\+\+ODR\+\_\+\+ODR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86832854a0820703fc8453d01251a7e9}{GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e28fdd05c04844d619ced2811eab9c}{GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410ccbcd45e0c2a52f4785bf931f447e}{GPIO\+\_\+\+ODR\+\_\+\+ODR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e28fdd05c04844d619ced2811eab9c}{GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab557c6ed90e11ad9d8e22581fca7b2fa}{GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7065029983e1d4b3e5d29c39c806fcb}{GPIO\+\_\+\+ODR\+\_\+\+ODR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab557c6ed90e11ad9d8e22581fca7b2fa}{GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552ca3821965f6b84b2d7cc30bfd5c6e}{GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae76bac33647c09342ce6aa992546f7a2}{GPIO\+\_\+\+ODR\+\_\+\+ODR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552ca3821965f6b84b2d7cc30bfd5c6e}{GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ffcbaebd619ee9544caeeb53a10cf5}{GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa23bde84b70b480e5348394cee5d8f2}{GPIO\+\_\+\+ODR\+\_\+\+ODR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ffcbaebd619ee9544caeeb53a10cf5}{GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88baea9566892905b1e7d6a8fc56d72b}{GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a874859723b3e8fe7ce1a68afa9afd}{GPIO\+\_\+\+ODR\+\_\+\+ODR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88baea9566892905b1e7d6a8fc56d72b}{GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7969bba3f76136a4eb36b93c3c57a2ac}{GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ae0b0c4bc32f9b21b1bc1cea174230}{GPIO\+\_\+\+ODR\+\_\+\+ODR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7969bba3f76136a4eb36b93c3c57a2ac}{GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15455f87ddc270adf3a4c78a86914a9}{GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b634cee6d6e10f6cf464e28e164b3c}{GPIO\+\_\+\+ODR\+\_\+\+ODR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15455f87ddc270adf3a4c78a86914a9}{GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d88e5b90d62123c58c7f6184333dbb}{GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9280b6d2fc7b12bd6fe91e82b9feb377}{GPIO\+\_\+\+ODR\+\_\+\+ODR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d88e5b90d62123c58c7f6184333dbb}{GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca64313254328a88f0a939729a157da}{GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ec739eff617930cb7c60ef7aab6ba58}{GPIO\+\_\+\+ODR\+\_\+\+ODR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca64313254328a88f0a939729a157da}{GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fa96d774e0fee675cdf4a5e1dba053}{GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab32f8a517f25bcae7b60330523ff878a}{GPIO\+\_\+\+ODR\+\_\+\+ODR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fa96d774e0fee675cdf4a5e1dba053}{GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e00ad1fd7023f5da6d9f45f463ddde}{GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3133087355e6c2f73db21065f74b8254}{GPIO\+\_\+\+ODR\+\_\+\+ODR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e00ad1fd7023f5da6d9f45f463ddde}{GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3616189c6f0cdfe32c697f1214f50374}{GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62ec1e54fb8b76bd2f31aa4c32852f0}{GPIO\+\_\+\+ODR\+\_\+\+ODR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3616189c6f0cdfe32c697f1214f50374}{GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f2a74b034ad616b93d5047532b6252}{GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15416db0d5f54d03e101d7a84bafd0d}{GPIO\+\_\+\+ODR\+\_\+\+ODR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f2a74b034ad616b93d5047532b6252}{GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d89c4fa2adcfc544b3774527e1d929f}{GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c550f614a85b6f7889559010c4f0b3}{GPIO\+\_\+\+ODR\+\_\+\+ODR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d89c4fa2adcfc544b3774527e1d929f}{GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbe6b159f923428c70d4ae0c28999b0}{GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf788434fb27537f1a3f508b1cedbfbab}{GPIO\+\_\+\+ODR\+\_\+\+ODR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbe6b159f923428c70d4ae0c28999b0}{GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bdfbe2a618de42c420de923b2f8507d}{GPIO\+\_\+\+BSRR\+\_\+\+BS0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316604d9223fee0c0591b58bd42b5f51}{GPIO\+\_\+\+BSRR\+\_\+\+BS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc89617a25217236b94eec1fd93891cb}{GPIO\+\_\+\+BSRR\+\_\+\+BS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f}{GPIO\+\_\+\+BSRR\+\_\+\+BS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f3966c5260fd55f3bb09829f69e75}{GPIO\+\_\+\+BSRR\+\_\+\+BS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea824455e136eee60ec17f42dabab0b}{GPIO\+\_\+\+BSRR\+\_\+\+BS5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b3333e39824fde00bc36b181de3929}{GPIO\+\_\+\+BSRR\+\_\+\+BS6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9836771d1c021b9b7350fd3c3d544b0}{GPIO\+\_\+\+BSRR\+\_\+\+BS7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c295b6482aa91ef51198e570166f60f}{GPIO\+\_\+\+BSRR\+\_\+\+BS8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49258fbb201ec8e332b248bbd0370b07}{GPIO\+\_\+\+BSRR\+\_\+\+BS9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe42933da56edaa62f89d6fb5093b32}{GPIO\+\_\+\+BSRR\+\_\+\+BS10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b06aba868da67827335c823cde772c}{GPIO\+\_\+\+BSRR\+\_\+\+BS11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dec3bc91096fccb3339f2d6d181846}{GPIO\+\_\+\+BSRR\+\_\+\+BS12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c}{GPIO\+\_\+\+BSRR\+\_\+\+BS13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e32d8f8af43a171ed1a4c7eb202d17}{GPIO\+\_\+\+BSRR\+\_\+\+BS14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8427fb5c9074e51fbf27480a6a65a80}{GPIO\+\_\+\+BSRR\+\_\+\+BS15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44316fb208a551d63550ab435a65faaf}{GPIO\+\_\+\+BSRR\+\_\+\+BR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga855ce6a1019d453bd1fbe9f61b5531b8}{GPIO\+\_\+\+BSRR\+\_\+\+BR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}{GPIO\+\_\+\+BSRR\+\_\+\+BR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf256a26094e33026f7f575f04d0e05c9}{GPIO\+\_\+\+BSRR\+\_\+\+BR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f66118397bb661ad9edfdd50432f0}{GPIO\+\_\+\+BSRR\+\_\+\+BR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a777f006ef68641e80110f20117a8d}{GPIO\+\_\+\+BSRR\+\_\+\+BR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8695c8bfcc32bda2806805339db1e8ce}{GPIO\+\_\+\+BSRR\+\_\+\+BR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba577e8f2650976f219ad7ad93244f8a}{GPIO\+\_\+\+BSRR\+\_\+\+BR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedbc146cc7659d51bc5f472d3a405ee}{GPIO\+\_\+\+BSRR\+\_\+\+BR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c779115c59cb98e021ede5605df3}{GPIO\+\_\+\+BSRR\+\_\+\+BR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98581ac23be9f4fa003686d2ea523a81}{GPIO\+\_\+\+BSRR\+\_\+\+BR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacedacd6c3e840a8172269cac3dbb550b}{GPIO\+\_\+\+BSRR\+\_\+\+BR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4622e78de418b59cd4199928801b6958}{GPIO\+\_\+\+BSRR\+\_\+\+BR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292c1d0172620e0454ccc36f91f0c6ea}{GPIO\+\_\+\+BSRR\+\_\+\+BR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32477ac5ab4f5c7257ca332bb691b7cf}{GPIO\+\_\+\+BSRR\+\_\+\+BR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8acd11feb4223a7ca438effb3d926fc}{GPIO\+\_\+\+BRR\+\_\+\+BR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f94e96c502467ad528983494cb6645}{GPIO\+\_\+\+BRR\+\_\+\+BR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe4dddede0f14e00885b70c09bbd09}{GPIO\+\_\+\+BRR\+\_\+\+BR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b3047fcdfe9269f5a94b6412ec6a3c}{GPIO\+\_\+\+BRR\+\_\+\+BR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc7d79f0103f892f8c3a87d8038525a}{GPIO\+\_\+\+BRR\+\_\+\+BR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc7663eaa1496185041af93b4ff808b}{GPIO\+\_\+\+BRR\+\_\+\+BR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa84d5cb9d0a0a945389ad0fef07eb2a}{GPIO\+\_\+\+BRR\+\_\+\+BR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5110afe1f5bda4fde7983b447ce162c4}{GPIO\+\_\+\+BRR\+\_\+\+BR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1560a3457fcec47c6f1871cf225557e}{GPIO\+\_\+\+BRR\+\_\+\+BR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga248ac798aa8fdd42573fa6ff4762ba58}{GPIO\+\_\+\+BRR\+\_\+\+BR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe20398333e9f7e5c247e0bcfcd1d31}{GPIO\+\_\+\+BRR\+\_\+\+BR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65c4bf495800254168edce220f12294}{GPIO\+\_\+\+BRR\+\_\+\+BR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443c4943581f7590d706b183fb47250e}{GPIO\+\_\+\+BRR\+\_\+\+BR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f1e586a459fe54089921daed6b99cc}{GPIO\+\_\+\+BRR\+\_\+\+BR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a77aa07922b7541f1e1c936a6651713}{GPIO\+\_\+\+BRR\+\_\+\+BR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ab1e0d0902e871836ae13d70c566df}{GPIO\+\_\+\+BRR\+\_\+\+BR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2447cf7b2096e2446fbe762c4b1eb39}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5154879c54283130c286f53ba7ba676}{AFIO\+\_\+\+EVCR\+\_\+\+PIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2447cf7b2096e2446fbe762c4b1eb39}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9277107f232c9726e5e16080610916b8}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7bdaf9c0f54e75fc88a4c8cc4cfb005}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a7db6ae50a43056fe97a1b3b2cc163}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+2}}~(0x4\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007202fece2abe8e0d458fd989c9729c}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+3}}~(0x8\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc55b0764100c312652f8439c76ead93}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX0}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4efba804a166a7871ded2fa361de0705}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1837985898c39579fb8e2d08a536abc9}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4efba804a166a7871ded2fa361de0705}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da20ed2500f903a2793077470b432ad}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefeb8141d1a950490ba1546475a800f7}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da20ed2500f903a2793077470b432ad}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98707f0e4ec7020355d90ba601c11967}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f9ed9c7b281ab90977e12567642227}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98707f0e4ec7020355d90ba601c11967}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed1d9395036c39c3ed89a275b1831703}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga581b5d39100696da09b2ff97a99972da}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed1d9395036c39c3ed89a275b1831703}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e9925700950ceb0f71576ed950f657}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad484dafff8764ce9ce9d594dd5a013}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e9925700950ceb0f71576ed950f657}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fc53ba87a002b41e769ff38cc3d0cf}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3145a544acb1f90a7282ec5a29c157}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fc53ba87a002b41e769ff38cc3d0cf}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15158799ae6d5c6686538c670684103f}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a96447627679aea8f50ae5c69ad8cf4}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15158799ae6d5c6686538c670684103f}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175f58aa5b129732c4b232cf1af15a40}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e94e6d3f024d5cb985c77c726ffc2b}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175f58aa5b129732c4b232cf1af15a40}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ae270a522f47444e2a158783ae856d}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9\+\_\+\+Msk}}~(0x9\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d0b8d6c4a728bb5149eae7f21bb1df}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ae270a522f47444e2a158783ae856d}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91fa3a912a890bdc789aba974457060}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6f2cc7e47f2a227bab6776f6e56744}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91fa3a912a890bdc789aba974457060}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdb82237c00ca3a0f51a08132395974}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11\+\_\+\+Msk}}~(0x\+BUL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbd72a869b61e23731639501e73102e}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdb82237c00ca3a0f51a08132395974}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0fabadfcb6aaecf827f585b919887c}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f9a1344125a2fad10cf831cafcb6dd8}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0fabadfcb6aaecf827f585b919887c}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed278d0c1bf15d4050a8df8a56574aea}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13\+\_\+\+Msk}}~(0x\+DUL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62196f78a13b996b3bcd998ce80998b6}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed278d0c1bf15d4050a8df8a56574aea}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b1cb9a44d5d9a005845c6c72fdfbea}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb3233497ca8b69f9ee6be98ac1a5643}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b1cb9a44d5d9a005845c6c72fdfbea}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ee2febbc0232ed118588a8c688db62}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02338e562caabecfd265882afbccfe9}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ee2febbc0232ed118588a8c688db62}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc9ebeb12f639cdcc693b8ed55c6ea2}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba7af1c959102bbff96b902d3f58a6}{AFIO\+\_\+\+EVCR\+\_\+\+PORT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc9ebeb12f639cdcc693b8ed55c6ea2}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7cf20c0b2f74b4fd76f906a3a364c6}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ae24882fae05bd41cf2511ce60c5fb}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bfa404b43ccf576e906a81f7421684}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+2}}~(0x4\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a85c353b94b1e9d22dd67088b1ac4d3}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PA}}~0x00000000
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffcc3d273babf9adaa6975a960f03b7}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d0d2c1f1c046bdf055bb99465592ef}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffcc3d273babf9adaa6975a960f03b7}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e430bc7c93ef22c78023dc75de883c3}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15241a60ec90040d0bb2d1b8c4c6b77f}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e430bc7c93ef22c78023dc75de883c3}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607c6dc209285a381ce22b80e7fe61fc}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b10610230c14d7cc6a7fe15dabfc7d}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607c6dc209285a381ce22b80e7fe61fc}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a855076e541e4f56208213358ff308}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4931a15c9784e7b7d0e678271cba75a}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a855076e541e4f56208213358ff308}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+EVOE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2361f79ea5153f75d344d7b922eaca80}{AFIO\+\_\+\+EVCR\+\_\+\+EVOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+EVOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a24af5abfbcc69a979fe2d4410dad79}{AFIO\+\_\+\+EVCR\+\_\+\+EVOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2361f79ea5153f75d344d7b922eaca80}{AFIO\+\_\+\+EVCR\+\_\+\+EVOE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d5307df613c32315ac905e4c05cf94}{AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ffdcd52f5810284a6306fc57daa8f1d}{AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d5307df613c32315ac905e4c05cf94}{AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c31d50a52448754c984b4119ccd0ae3}{AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0612a4efdce1e60bc23f6ec00d29a}{AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c31d50a52448754c984b4119ccd0ae3}{AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e65c976aae6984bfdefb09cb3e50b0a}{AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87539744f607522422b3d5db6d94bd41}{AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e65c976aae6984bfdefb09cb3e50b0a}{AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4081216af2dc82a2bb4a3fabc322b6e6}{AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439c8d7670cfef18450ff624d19ec525}{AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4081216af2dc82a2bb4a3fabc322b6e6}{AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522ece5adc07e8c876834d1d93ee1aff}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc80459b8258134a4691f6e9462d4a4}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522ece5adc07e8c876834d1d93ee1aff}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4a18ac076aecb5aabb1a1baeda9eed}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781b790e3aa34b9eb6d3f074247bd605}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3073257d802e1b73df5185ea8d463151}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+NOREMAP}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaca8d2e026eb3493c3a046a0b47ebc7}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6210874efbd3f2b6a56993ecbf6a28}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaca8d2e026eb3493c3a046a0b47ebc7}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d83da9435998f48ec69edb226df17cc}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c76f3731fc0fc0004c4d294bc3db3dd}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d83da9435998f48ec69edb226df17cc}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21867c27e706b3233d6c13ccf859d092}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1527de28449dc06823fc55f6f1d6e61a}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21867c27e706b3233d6c13ccf859d092}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d3ea77b2c5be3c0d672471413a1a2b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ca0d06046364087ee6df50a7031979}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be8a2b8fa5d1c3c77709c888ce496fa}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+NOREMAP}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bac7bb0efcfc99b7ee93285212d442f}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3ca4f106bd35297b1d760b6cbd2408}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bac7bb0efcfc99b7ee93285212d442f}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f065b2652a023c940bbc3cf94c963b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa097f744cd0b50f5c89f41d05ae36592}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f065b2652a023c940bbc3cf94c963b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09d1449c9ea1ca487c0ee049ec7fe1d}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb47d9a129138a6f5c7fe5a213c52e8b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09d1449c9ea1ca487c0ee049ec7fe1d}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f21bc99a43b999cd3f8c639f13ab1c5}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a712a528988a5b0f5bff444a407553b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1037409791928fe7dcd1e683901edc}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+NOREMAP}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72d4b3df638c5d8fe16b951a557742c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67298a8506ff100041c5a2a8e4d6658a}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72d4b3df638c5d8fe16b951a557742c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0a3d85f0485ca7cad2ceff5c658d87}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e2ec28f1d1a368540c5c94515663df}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0a3d85f0485ca7cad2ceff5c658d87}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90903e2ee8a1704cb5c6204a614455e}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4088220b588dea4f70aae5211d6691}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90903e2ee8a1704cb5c6204a614455e}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f0541a2a74d4fdecb903eddb5089a1}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad0b1bfc0ee21ba6cc32116da16368c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f0541a2a74d4fdecb903eddb5089a1}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0501b9b6b85406a025c404747a1067f8}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e3eb1d1173f390df521b427d0c54be2}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ef4aa05c5514947de224ca62a438e38}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+NOREMAP}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedcf32ec8559e3541ba8bf5929e4d3ef}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf86fec6b88d4db406144faa3eef76c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedcf32ec8559e3541ba8bf5929e4d3ef}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca6c29b91a0553cb725989bfb963b9ad}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236354751e4aaa674e87c886e6bbc71}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca6c29b91a0553cb725989bfb963b9ad}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e755b0d467ea3393e1fa15b918a5d1}{AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d7ee2e14938f50f559a79fc514f277}{AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e755b0d467ea3393e1fa15b918a5d1}{AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a8f5c745fc42e6df5c49594eca11b4e}{AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b8e420451eba867183a37b1e0f82112}{AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a8f5c745fc42e6df5c49594eca11b4e}{AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c997a67567a035937dc9e5ce6ad9424}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab89d25a214b239fd90eb466776d4ec}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c997a67567a035937dc9e5ce6ad9424}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac25c0cecfaaabfb66fd2b3cf0d1d172}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16a858449fec652f1d7ed83494e7361}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga824bd6de9f5032f1f1e3d22ce63e3b68}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+2}}~(0x4\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25695b91d03cf103d3025d959f466d8}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+RESET}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b92f64a649bc03f5dd38daa52dc065}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff8c11cc7f50c04dc5f5f4913030d67b}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b92f64a649bc03f5dd38daa52dc065}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315246856a9975d1bf9478c1650d8e2d}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40f243c5ded60dbba9853f5e3c32e04}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315246856a9975d1bf9478c1650d8e2d}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d144d092ea5555e4be7d12b29822e90}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23584e8819d890dc3de4ffa54146898e}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d144d092ea5555e4be7d12b29822e90}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b23cf676a6b8f351242be80ffc9a2e3}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a76d7ae8d4926338a6be22ef31b311d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b23cf676a6b8f351242be80ffc9a2e3}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742cb1800b4485a6cbbb55b0f317d3ff}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbb32b96a712c94b42bce4e6a4ddfcf}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742cb1800b4485a6cbbb55b0f317d3ff}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd5f4093c9939b867eee45ea7b39690}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ebc91bd269ac45cb6391187bcf7539}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd5f4093c9939b867eee45ea7b39690}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa635878b391b1f764bf0895584e885a9}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfd03f564c8f57caf98c316539fc0417}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa635878b391b1f764bf0895584e885a9}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadabd0f90ffee34a14d6a1f000ae2eaa4}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad298bf64d016cf9a6853d55f06891fa5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad298bf64d016cf9a6853d55f06891fa5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a901798ec29954997816994c71b1b75}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdcac7c0d6ef7acd5f32467fa018568}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a901798ec29954997816994c71b1b75}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc7c26ff63bfbaf304de2ee9d0b901d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92350544b7f821599e31dc8aa559af40}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc7c26ff63bfbaf304de2ee9d0b901d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59735b5d1e87fd23d740d6ea1089c1c}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05586b1f5c510dd5a49b84d1826582dc}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59735b5d1e87fd23d740d6ea1089c1c}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c35ea5a551aee1c9d6712bbf910d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d9081b7bdfa6201f4325f9378816f0}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c35ea5a551aee1c9d6712bbf910d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5de01a2a5ef809fd6425960dc5bce4b2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2eb1d39f2eabb3d6f0f7eaec1645f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5de01a2a5ef809fd6425960dc5bce4b2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a7d9c289eaf89afa117634e212cfc4}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0875047113c271fa919a1a6a655e3259}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcca06b23b4ec1fdb91a45cc873becc6}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0875047113c271fa919a1a6a655e3259}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf758f31066fb7c89404dd476e676f9c0}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65af4023576cc741299122a64ae1b383}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf758f31066fb7c89404dd476e676f9c0}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d2f3e5f3f29b151e6cf182d927e688}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf0d1d0725edac1ad4eb396e6175bb}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d2f3e5f3f29b151e6cf182d927e688}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8037b9f0944349ab66effe81e7334f2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1509dc09a6f87fb35b4373749a98f}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8037b9f0944349ab66effe81e7334f2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e1f3b334667b9672569ef1258e0941}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga011af6e4d078b341cf9e0a449a363a50}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e1f3b334667b9672569ef1258e0941}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa9b0e2bd7db52fb393fbd768506126}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f332aaa2762958523d2bfa143692f}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa9b0e2bd7db52fb393fbd768506126}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d7b7b9307dea62bace42fe51133ca7e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eaf691e472e48f707da6680fc54aa44}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad510aa89b9819d17e63b7573fc4aa646}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eaf691e472e48f707da6680fc54aa44}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c092e717aa3a2933ea0755bb0d871e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf344e3fb3d2317acb4605eb26fc01a86}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c092e717aa3a2933ea0755bb0d871e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad923f79daaceb442228f3195bc6b32f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80da160b943d018c9dc1116d372ebce}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad923f79daaceb442228f3195bc6b32f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e4c72503f5cb966329d8e78a76f492}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15e0e6550f443ec1bbd9692626635880}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e4c72503f5cb966329d8e78a76f492}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108aa71de3d88d8635b68dda490eae35}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae082912de2c081a8c32324b2ef4658d8}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108aa71de3d88d8635b68dda490eae35}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3b0f2dd7ed1e578f47a15a4a9e04f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b87e4b3280d7a7d4c462adafedfcd6}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3b0f2dd7ed1e578f47a15a4a9e04f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997512c89370ea344a2bcd5c93bd58f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffa9f8f90cefb843aa9ff30c4357b7d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29af6af53fe4ef204e27297b01f67c2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffa9f8f90cefb843aa9ff30c4357b7d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc218e6c1e2d3fc9811ed8207908be9}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4debafaa8694c4065cd9e24a248cb52e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc218e6c1e2d3fc9811ed8207908be9}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2c9b8150b2fead53944141db9b8f0c}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9452bca38bfe641a4fc2050b617671eb}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2c9b8150b2fead53944141db9b8f0c}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e80f710c97c576345e314d74e3f2031}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e651df29896772fe9f3853489ee6f2a}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e80f710c97c576345e314d74e3f2031}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga249503810d76a4b81d9a4094382b9eec}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b3ead5fdcdfaa75a70ddd75de76ad}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga249503810d76a4b81d9a4094382b9eec}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef1c17918a05efacfb1f95c6bebf520}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga238ec09330b1f3f3413cd94799fe01c2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef1c17918a05efacfb1f95c6bebf520}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace5bcfaa995e08d1d540483d0abc7f90}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b4ac98df898c047cf7f7bba7345c2c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace5bcfaa995e08d1d540483d0abc7f90}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0426889a62f79f7debe250dbdbae0902}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9377dc8598bf60ee3380119c290434a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0426889a62f79f7debe250dbdbae0902}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a7b2cadda6a000797fd7f3dd8d57e2}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7317f7e229e75fef4e83e4c22c43909b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a7b2cadda6a000797fd7f3dd8d57e2}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243f3289554f032bcc00baf2708cf753}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212e4d4cfe884b2c8ccffb6078252cf0}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243f3289554f032bcc00baf2708cf753}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09cf2c0e2b506bdd041f55bdb40b21e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa789c68ab8141920a65dfcbba471a75e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5389cf9203b09f15d3b849d722285172}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa789c68ab8141920a65dfcbba471a75e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466ab3668f2527ee772be15ff604e947}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6865341c5319938ce60eac3333799f6a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466ab3668f2527ee772be15ff604e947}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f721c2f8199e3c2c481ddd5efa31ad2}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10a38a25ea2f1c66a620faf5c1a838d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f721c2f8199e3c2c481ddd5efa31ad2}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad714dd15bf467db9d75e2c0778c21cb5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f754184b299727c682ebee9f1fbe1e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad714dd15bf467db9d75e2c0778c21cb5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82cc0ee606164cc0cc5a95a95ebcda03}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga060cdc770e394f184301ce634a8f640d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82cc0ee606164cc0cc5a95a95ebcda03}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc41f95050dcbf5736f4913ad11effd}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be03ef7c34728481526524399c98b1a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc41f95050dcbf5736f4913ad11effd}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc989656f3311661f081e3b64ce97300}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6940fefde7e096cfd2180f4fc8a256}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413820e35ed4ee872607877ad95677cb}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6940fefde7e096cfd2180f4fc8a256}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77c39e874901a606dbe325952187266}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf7865926d5956e9475cc0c066b04422}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77c39e874901a606dbe325952187266}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b2d57234616b6b2c411e7ac439a6343}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6c7510dab484cee8fbff2706b1f71e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b2d57234616b6b2c411e7ac439a6343}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83975441bb5b69ebb02684452321723a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadefc651261fc971d87182091bafd6e58}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83975441bb5b69ebb02684452321723a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a503bcf2c83eae2b46d501190f15ee5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac64326ef24af7db6c187ac94c42815a9}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a503bcf2c83eae2b46d501190f15ee5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d75774f8e0ed76cac3b7247b87336c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f0f00e4481514764ac4184c60cea0c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d75774f8e0ed76cac3b7247b87336c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972dc06c372f38c996d93ef7a1c1f85e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c9b5dd1f448427334fd21e1e573b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2995275d7c77d46e8bd137aa82ef716}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c9b5dd1f448427334fd21e1e573b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fb736c6d048c77c3a6759a129f3dde}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8ed5d0e9e0fcc0338df5a67917b63b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fb736c6d048c77c3a6759a129f3dde}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ee87aa08173333ca959a76c5a48e94}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7821358b1f796f98cbbe50a65bca0f72}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ee87aa08173333ca959a76c5a48e94}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae45db80e5d448abf2d75c5ab629b53}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a5b1e7d9deec1a54595a66f7af3669}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae45db80e5d448abf2d75c5ab629b53}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ea50d33aaeb29f6f04d15c61ac6455d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75490e845a33ab81645bc1806e3c68d9}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ea50d33aaeb29f6f04d15c61ac6455d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36ce1a1620ad8b8e5e4660f1ca0e7636}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3f90dbce0f5d20e2649a1cbdab95ec7}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36ce1a1620ad8b8e5e4660f1ca0e7636}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d447f7884e518e9d7799ad2d6d55405}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7944c7056aef0213f8f31bf7350e5e11}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1080e69a26838459bb949862d4ae79}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7944c7056aef0213f8f31bf7350e5e11}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097abe481073659e473c1d2e8b4403fd}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15ae0750d0d996c309c2c5e25dd6f9e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097abe481073659e473c1d2e8b4403fd}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509aa47669322c61511e97b703c00c71}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c86aa9bd6e7c670e691a6ca43da769}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509aa47669322c61511e97b703c00c71}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf424a0ecbb1e87f2a4da18ccfbb2044b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e713516450ef91615f044070000cc5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf424a0ecbb1e87f2a4da18ccfbb2044b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96540cf78c8342b8aa7bf8243b31feb8}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02247fbb913c2011b640615fbd40aa02}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96540cf78c8342b8aa7bf8243b31feb8}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fb916e48a9a398c98f04b0716741a0}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac85a8ce70fcfb95396b4c9b073588dea}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fb916e48a9a398c98f04b0716741a0}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a5d046954f07913fff80f7f91250fa}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad884eb6b39aeaf19ff10cc2a9b797f42}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a5d046954f07913fff80f7f91250fa}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c85179a344af89f56d52cc073b4417}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0d0d9202bb87d664f03fbe6c3c4fee}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c85179a344af89f56d52cc073b4417}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15d068b7ec76eaa58f2024d2015a9970}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92257f1951dcd4c3788e060151fc0f9a}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15d068b7ec76eaa58f2024d2015a9970}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b37e19c74fe376e13096bdc7f6d1d9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a093114602f8b27cf3a8ad641d1c7a2}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b37e19c74fe376e13096bdc7f6d1d9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526d9d45feb9aac4b24f1d59fa4c5ee8}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9644fb8e8288bc9b645f86c36364fc6b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c438d1e706eb5b3ae511bea340be86}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9644fb8e8288bc9b645f86c36364fc6b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eeff72f50651968d5b49af9f3b91e45}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac883bc8858f41cb30b4f3e21e7a57365}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eeff72f50651968d5b49af9f3b91e45}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a1ba3fb99aab161d0994a04e986e74d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9309b5f34e93238a0e581dbfdca8e48}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a1ba3fb99aab161d0994a04e986e74d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32317e9dd7dbf35b486600f7a8128a5}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f4de9204eef03aaf55b51fbdb0b208}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32317e9dd7dbf35b486600f7a8128a5}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df71df88790842fd2a9aee447b74e8}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e38476095ce5f28c2915d6b9094dd9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df71df88790842fd2a9aee447b74e8}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab341cdd456a29c4806d961d309a1289b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17aca2794a6b4e5de3d611c1fa56f607}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab341cdd456a29c4806d961d309a1289b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb41e2364549947ff3cc5dbabbb44b8b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0544a02084fe4784a48267405717a071}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca9f3a38dac41c2f33267f1e7d4c6464}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0544a02084fe4784a48267405717a071}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bf199dd61405446480dcdfe264404d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b24f72385c49b4660b8ace02ed1ebb6}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bf199dd61405446480dcdfe264404d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bd12dbba5d23c8498c0f2299a391c3}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3171a6649fd87f8b69a7d322862458}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bd12dbba5d23c8498c0f2299a391c3}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b792d1a3ef191ad9d5830521a83109}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcff98c1a74db03ae59b55ac23b1f3f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b792d1a3ef191ad9d5830521a83109}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad13e43fec050e79a56b1c645e9062e65}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0bc2fed193eedf53ae10679366bc0a7}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad13e43fec050e79a56b1c645e9062e65}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f081223a081dc94eafe4599bdc4dde}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192508b7d86b6811f53f19a536c2d12c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f081223a081dc94eafe4599bdc4dde}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a139540b2db607b4fd61bcba167b1d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a94f94bd9df8ed5e0d08a07a1bef36b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaccb0d21cdfac29d44e044f80bfd551}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a94f94bd9df8ed5e0d08a07a1bef36b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c8fcf47a7de876a46d875fc0d3dcc9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82d32aa776a2a0610d06ea925f083f3c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c8fcf47a7de876a46d875fc0d3dcc9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574820c1cb07324b7a16fcd550661754}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793a4b7d1f5ca55e1cc58385c6dc6e24}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574820c1cb07324b7a16fcd550661754}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5e4811f1bf60a41badf8ee43c7df7d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ff27d348b606c08277c7ac8f382fb5}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5e4811f1bf60a41badf8ee43c7df7d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90108019822d08f65c939f9017b56a0c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab734158e98246df055e1a5dbaffe7059}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90108019822d08f65c939f9017b56a0c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e48e7834bd876e1dc1b2f986178151}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858b106b9e67f1c59c96259a5973f70f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e48e7834bd876e1dc1b2f986178151}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga113fe92dc8f073fc04f6ba13fcccc435}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0180d73b4d054b4ece4c6d40b48685df}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ced8ddefa2584cb540197a681ae3aa}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0180d73b4d054b4ece4c6d40b48685df}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15101581868c3d4ca67ca3e53bc1dc30}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b957f573e9058d46707823f76544b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15101581868c3d4ca67ca3e53bc1dc30}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5532e5961d53180c65ecc70e80b6397c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2efedaa9393277d5bc9b0819081089f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5532e5961d53180c65ecc70e80b6397c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03714bafd92f04c89e6fc03a6511684f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac39cba62bb1789a26357c9f2a8ced07}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03714bafd92f04c89e6fc03a6511684f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978ee755f6c32c7fa58e3716f34da2e9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c64cb7d1d35ed9cca38017c22f11b74}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978ee755f6c32c7fa58e3716f34da2e9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f9246abdcec1161d1286d68158a01d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f8ae9550ea87d19f0a079e97781ede6}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f9246abdcec1161d1286d68158a01d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a174623c5939a460537efc47c984cd1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf4c6bc347fbcfe165f77022e8f62de}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a174623c5939a460537efc47c984cd1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga365e2b7c518c8ae95cbae9a2591f4c62}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c3212d1a9bac9406b3f551d1ae11e2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga365e2b7c518c8ae95cbae9a2591f4c62}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57625bb6df4f4fa41035bc24966fbe1c}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118a1c525ee97874729cf90d6c24bd88}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57625bb6df4f4fa41035bc24966fbe1c}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8629da9086b8d439e84335964dd2167}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9915ab8c0c791aa21024509fa2c4dcae}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8629da9086b8d439e84335964dd2167}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14150cfe378ed40761843c901b55424}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e2c9ca8c2b3c8679749b7fd5edde3b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0372dff2ea38e52dc120abae0a9f614b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e2c9ca8c2b3c8679749b7fd5edde3b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e19bea430c420293bd2c4282087881d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2751b2064faf2a8486dc8ebc3df06b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e19bea430c420293bd2c4282087881d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52db843f810202092f1b098b1a22de13}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49a8808676089ab81b76917fbdb83e2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52db843f810202092f1b098b1a22de13}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089ccc09a7c8f9f560218c84e3745dad}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c1dc0c5b0511a08df176e59ac54c62}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089ccc09a7c8f9f560218c84e3745dad}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288062b9cee149390649a65aaf8099dd}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2dcade1e8a16f4f56d24efa0fd9c266}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288062b9cee149390649a65aaf8099dd}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d484f5c6c789c15d3ffc03c848fa246}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga350b1cf171fa08e0d2e9b01f4e81b3d2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d484f5c6c789c15d3ffc03c848fa246}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef099d495c88bf713d4f1df6d1e757f8}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243ebfdf74c491303b2719e9aef5b90f}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c1cded5adf9c8d86937cfcba79772}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243ebfdf74c491303b2719e9aef5b90f}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e457031bd832249bc547a5a701b6a2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725c50feb4fd0a4e88ac48966ece7ec8}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e457031bd832249bc547a5a701b6a2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f4ae07bd13493a5ac6acc1b05b4083}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96adabf5909e205280cb845d1e4a9be3}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f4ae07bd13493a5ac6acc1b05b4083}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351f82f8ba3e9d34b552e2be39e50d53}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932d092952f72aa7d12021ccfa0aa124}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351f82f8ba3e9d34b552e2be39e50d53}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab673bf0a13362fdbd4b16ece6e0af19d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964eb37a1deb6e7270b5a758c5178962}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab673bf0a13362fdbd4b16ece6e0af19d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01dabe4482450f90410ee020910c3496}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c520aabf853685d41ed2cb803ea74}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01dabe4482450f90410ee020910c3496}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a0b67834bf0f920169b07dacb4ea275}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b06e1bf5cfeb94b132ca24eaec8741c}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0722a6e78dec2d4feb9e30e9e1d209b2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b06e1bf5cfeb94b132ca24eaec8741c}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3575c49e4dcc0df4c2299ec8a8578ee}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e046a51a11685706f585ea9fcb28aae}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3575c49e4dcc0df4c2299ec8a8578ee}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0db73f61470e64c2cb454f7c7242d1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1bae8ab7d5309b0c0ceb45d5ec1b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0db73f61470e64c2cb454f7c7242d1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15a8b6dd6eeb014c99e4576e2883a7d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71f26e3edb8046ead49160a37c4bf80}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15a8b6dd6eeb014c99e4576e2883a7d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf28a29f35899e3ad9ada7d113ba3f6}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20127ce8264ecd09815d25d48e813d41}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf28a29f35899e3ad9ada7d113ba3f6}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182f83205d70baa9f65be443faa2b390}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f36f1af63d61f11841db5dda73348f}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182f83205d70baa9f65be443faa2b390}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1523da936a40d9d9ef6aba6d47154c5}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774216bd25ef9575f85129f68f11505d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31635e0f311f643cf6ad8a6920a7a8}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774216bd25ef9575f85129f68f11505d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6ffdd5f6dd17dda67132e3aa29d383}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73739a4bd90e11b9c24110728fd703c1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6ffdd5f6dd17dda67132e3aa29d383}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792b3c55a956f3cc65a4267f42b555ef}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga003d045f398ab5a524140ff7faf79bdd}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792b3c55a956f3cc65a4267f42b555ef}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b115eeb86f9f9313cdab732a4c9ed}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c536a6071be05fa17f6b543cc67fd15}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b115eeb86f9f9313cdab732a4c9ed}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0385ba7080dc7fa1e78646d30f26cbe6}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5dfd5b21357b531d31a5009bce6422d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0385ba7080dc7fa1e78646d30f26cbe6}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f03a345fd2ead54a856fd5059e9f75}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf568bebe87be1e8a7e1206658a50b3}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f03a345fd2ead54a856fd5059e9f75}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f23236f2d0bb9ed886556064714c50}{EXTI\+\_\+\+IMR\+\_\+\+IM}}~0x0007\+FFFFU
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{EXTI\+\_\+\+RTSR\+\_\+\+TR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{EXTI\+\_\+\+RTSR\+\_\+\+TR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{EXTI\+\_\+\+RTSR\+\_\+\+TR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{EXTI\+\_\+\+RTSR\+\_\+\+TR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{EXTI\+\_\+\+RTSR\+\_\+\+TR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{EXTI\+\_\+\+RTSR\+\_\+\+TR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{EXTI\+\_\+\+RTSR\+\_\+\+TR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{EXTI\+\_\+\+RTSR\+\_\+\+TR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{EXTI\+\_\+\+RTSR\+\_\+\+TR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{EXTI\+\_\+\+RTSR\+\_\+\+TR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{EXTI\+\_\+\+RTSR\+\_\+\+TR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{EXTI\+\_\+\+RTSR\+\_\+\+TR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{EXTI\+\_\+\+RTSR\+\_\+\+TR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{EXTI\+\_\+\+RTSR\+\_\+\+TR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{EXTI\+\_\+\+RTSR\+\_\+\+TR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{EXTI\+\_\+\+RTSR\+\_\+\+TR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{EXTI\+\_\+\+RTSR\+\_\+\+TR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{EXTI\+\_\+\+RTSR\+\_\+\+TR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{EXTI\+\_\+\+RTSR\+\_\+\+TR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{EXTI\+\_\+\+RTSR\+\_\+\+TR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{EXTI\+\_\+\+RTSR\+\_\+\+TR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{EXTI\+\_\+\+RTSR\+\_\+\+TR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{EXTI\+\_\+\+RTSR\+\_\+\+TR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{EXTI\+\_\+\+RTSR\+\_\+\+TR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{EXTI\+\_\+\+RTSR\+\_\+\+TR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{EXTI\+\_\+\+RTSR\+\_\+\+TR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{EXTI\+\_\+\+RTSR\+\_\+\+TR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{EXTI\+\_\+\+RTSR\+\_\+\+TR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{EXTI\+\_\+\+RTSR\+\_\+\+TR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{EXTI\+\_\+\+RTSR\+\_\+\+TR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{EXTI\+\_\+\+RTSR\+\_\+\+TR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{EXTI\+\_\+\+RTSR\+\_\+\+TR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{EXTI\+\_\+\+RTSR\+\_\+\+TR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{EXTI\+\_\+\+RTSR\+\_\+\+TR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{EXTI\+\_\+\+RTSR\+\_\+\+TR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{EXTI\+\_\+\+RTSR\+\_\+\+TR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{EXTI\+\_\+\+FTSR\+\_\+\+TR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{EXTI\+\_\+\+FTSR\+\_\+\+TR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{EXTI\+\_\+\+FTSR\+\_\+\+TR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{EXTI\+\_\+\+FTSR\+\_\+\+TR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{EXTI\+\_\+\+FTSR\+\_\+\+TR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{EXTI\+\_\+\+FTSR\+\_\+\+TR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{EXTI\+\_\+\+FTSR\+\_\+\+TR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{EXTI\+\_\+\+FTSR\+\_\+\+TR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{EXTI\+\_\+\+FTSR\+\_\+\+TR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{EXTI\+\_\+\+FTSR\+\_\+\+TR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{EXTI\+\_\+\+FTSR\+\_\+\+TR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{EXTI\+\_\+\+FTSR\+\_\+\+TR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{EXTI\+\_\+\+FTSR\+\_\+\+TR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{EXTI\+\_\+\+FTSR\+\_\+\+TR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{EXTI\+\_\+\+FTSR\+\_\+\+TR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{EXTI\+\_\+\+FTSR\+\_\+\+TR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{EXTI\+\_\+\+FTSR\+\_\+\+TR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{EXTI\+\_\+\+FTSR\+\_\+\+TR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{EXTI\+\_\+\+FTSR\+\_\+\+TR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{EXTI\+\_\+\+FTSR\+\_\+\+TR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{EXTI\+\_\+\+FTSR\+\_\+\+TR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{EXTI\+\_\+\+FTSR\+\_\+\+TR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{EXTI\+\_\+\+FTSR\+\_\+\+TR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{EXTI\+\_\+\+FTSR\+\_\+\+TR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{EXTI\+\_\+\+FTSR\+\_\+\+TR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{EXTI\+\_\+\+FTSR\+\_\+\+TR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{EXTI\+\_\+\+FTSR\+\_\+\+TR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{EXTI\+\_\+\+FTSR\+\_\+\+TR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{EXTI\+\_\+\+FTSR\+\_\+\+TR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{EXTI\+\_\+\+FTSR\+\_\+\+TR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{EXTI\+\_\+\+FTSR\+\_\+\+TR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{EXTI\+\_\+\+FTSR\+\_\+\+TR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{EXTI\+\_\+\+PR\+\_\+\+PR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{EXTI\+\_\+\+PR\+\_\+\+PR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{EXTI\+\_\+\+PR\+\_\+\+PR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{EXTI\+\_\+\+PR\+\_\+\+PR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{EXTI\+\_\+\+PR\+\_\+\+PR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{EXTI\+\_\+\+PR\+\_\+\+PR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{EXTI\+\_\+\+PR\+\_\+\+PR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{EXTI\+\_\+\+PR\+\_\+\+PR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{EXTI\+\_\+\+PR\+\_\+\+PR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{EXTI\+\_\+\+PR\+\_\+\+PR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{EXTI\+\_\+\+PR\+\_\+\+PR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{EXTI\+\_\+\+PR\+\_\+\+PR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{EXTI\+\_\+\+PR\+\_\+\+PR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{EXTI\+\_\+\+PR\+\_\+\+PR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{EXTI\+\_\+\+PR\+\_\+\+PR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{EXTI\+\_\+\+PR\+\_\+\+PR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{EXTI\+\_\+\+PR\+\_\+\+PR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{EXTI\+\_\+\+PR\+\_\+\+PR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{EXTI\+\_\+\+PR\+\_\+\+PR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{EXTI\+\_\+\+PR\+\_\+\+PR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{EXTI\+\_\+\+PR\+\_\+\+PR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{EXTI\+\_\+\+PR\+\_\+\+PR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{EXTI\+\_\+\+PR\+\_\+\+PR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{EXTI\+\_\+\+PR\+\_\+\+PR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{EXTI\+\_\+\+PR\+\_\+\+PR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{EXTI\+\_\+\+PR\+\_\+\+PR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{EXTI\+\_\+\+PR\+\_\+\+PR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{EXTI\+\_\+\+PR\+\_\+\+PR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{EXTI\+\_\+\+PR\+\_\+\+PR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{EXTI\+\_\+\+PR\+\_\+\+PR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{EXTI\+\_\+\+PR\+\_\+\+PR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{EXTI\+\_\+\+PR\+\_\+\+PR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{EXTI\+\_\+\+PR\+\_\+\+PR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{EXTI\+\_\+\+PR\+\_\+\+PR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{EXTI\+\_\+\+PR\+\_\+\+PR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{EXTI\+\_\+\+PR\+\_\+\+PR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{EXTI\+\_\+\+PR\+\_\+\+PR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{EXTI\+\_\+\+PR\+\_\+\+PR18}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{DMA\+\_\+\+ISR\+\_\+\+GIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\+\_\+\+ISR\+\_\+\+TCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\+\_\+\+ISR\+\_\+\+HTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\+\_\+\+ISR\+\_\+\+TEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\+\_\+\+ISR\+\_\+\+GIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\+\_\+\+ISR\+\_\+\+TCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\+\_\+\+ISR\+\_\+\+HTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\+\_\+\+ISR\+\_\+\+TEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\+\_\+\+ISR\+\_\+\+GIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\+\_\+\+ISR\+\_\+\+TCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\+\_\+\+ISR\+\_\+\+HTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{DMA\+\_\+\+ISR\+\_\+\+TEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\+\_\+\+ISR\+\_\+\+GIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\+\_\+\+ISR\+\_\+\+TCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\+\_\+\+ISR\+\_\+\+HTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\+\_\+\+ISR\+\_\+\+TEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\+\_\+\+ISR\+\_\+\+GIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\+\_\+\+ISR\+\_\+\+TCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\+\_\+\+ISR\+\_\+\+HTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\+\_\+\+ISR\+\_\+\+TEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\+\_\+\+ISR\+\_\+\+GIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\+\_\+\+ISR\+\_\+\+TCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\+\_\+\+ISR\+\_\+\+HTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{DMA\+\_\+\+ISR\+\_\+\+TEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\+\_\+\+ISR\+\_\+\+GIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{DMA\+\_\+\+ISR\+\_\+\+TCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\+\_\+\+ISR\+\_\+\+HTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\+\_\+\+ISR\+\_\+\+TEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b27f69e703bd1dc9a9f33a37a990d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7378f7a26730bfd5c950b7c7efb9272}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b27f69e703bd1dc9a9f33a37a990d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a126a30edb722263251fe5d0ceae6c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a126a30edb722263251fe5d0ceae6c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\+\_\+\+CCR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\+\_\+\+CCR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf0cff13434afd29515a971b42a37f6}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\+\_\+\+CCR\+\_\+\+HTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf0cff13434afd29515a971b42a37f6}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b604ae976f8a76fd8bec74cf8a740f}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\+\_\+\+CCR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b604ae976f8a76fd8bec74cf8a740f}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5dcfd5d097dbde187a6685bb211c26}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\+\_\+\+CCR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5dcfd5d097dbde187a6685bb211c26}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae193971f396ec153ee7b0548a3c48b43}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{DMA\+\_\+\+CCR\+\_\+\+CIRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae193971f396ec153ee7b0548a3c48b43}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b94c11e212ec0d02a1c318909033437}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\+\_\+\+CCR\+\_\+\+PINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b94c11e212ec0d02a1c318909033437}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ca356e4f635c16849392655d3b9dd}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{DMA\+\_\+\+CCR\+\_\+\+MINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ca356e4f635c16849392655d3b9dd}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae59fa854e52290fc47acef7ddd6f8d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\+\_\+\+CCR\+\_\+\+PSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae59fa854e52290fc47acef7ddd6f8d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3726c7d0fd3b00e33637f163c79128}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8d8786f16dda2bef035ba2df15b69d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c808385ecd238b095a02d85298c9f6}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\+\_\+\+CCR\+\_\+\+MSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c808385ecd238b095a02d85298c9f6}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600d3f8200fc42ea6e1c7c8abbd327ad}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b9958fbde96f69160ca7edf92d4c27}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{DMA\+\_\+\+CCR\+\_\+\+PL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa935d7f115297c5e9e10a62efd065247}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82819927445c9617409bb08e09dc4cd8}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97140fa074f33a93bcbd77519b5eb383}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97140fa074f33a93bcbd77519b5eb383}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fb27883d05db94d55f910f05d5c430}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42c0abbace3b816e7669e27b3676d2a}{DMA\+\_\+\+CNDTR\+\_\+\+NDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fb27883d05db94d55f910f05d5c430}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c56cf129fefefab11773b3f40100a}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f5ad05ab0a37eb49692c4d77730eb1}{DMA\+\_\+\+CPAR\+\_\+\+PA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c56cf129fefefab11773b3f40100a}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586545e18a7bb57d01798ae3376cf6af}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd9100e19b17a0641359cd158ea0cb7}{DMA\+\_\+\+CMAR\+\_\+\+MA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586545e18a7bb57d01798ae3376cf6af}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f5cef448ce47b4bf2e3d71ed7debf3}{ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{ADC\+\_\+\+SR\+\_\+\+AWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f5cef448ce47b4bf2e3d71ed7debf3}{ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+EOS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa83983f594f483307900f86f7f7090bc}{ADC\+\_\+\+SR\+\_\+\+EOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+EOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e9fee0a4023d7ae180a3ff20e4598e4}{ADC\+\_\+\+SR\+\_\+\+EOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa83983f594f483307900f86f7f7090bc}{ADC\+\_\+\+SR\+\_\+\+EOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+JEOS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58053440de474b1af00450dd46d161ca}{ADC\+\_\+\+SR\+\_\+\+JEOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+JEOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1b74ebc2dc55907f978d32d77980ed}{ADC\+\_\+\+SR\+\_\+\+JEOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58053440de474b1af00450dd46d161ca}{ADC\+\_\+\+SR\+\_\+\+JEOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72dec61b0a9eaf8380b4ba19e8bd3750}{ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{ADC\+\_\+\+SR\+\_\+\+JSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72dec61b0a9eaf8380b4ba19e8bd3750}{ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabffe4cd9e85d28f2e29d16acf305c48}{ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{ADC\+\_\+\+SR\+\_\+\+STRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabffe4cd9e85d28f2e29d16acf305c48}{ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+EOC}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e9fee0a4023d7ae180a3ff20e4598e4}{ADC\+\_\+\+SR\+\_\+\+EOS}})
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+JEOC}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1b74ebc2dc55907f978d32d77980ed}{ADC\+\_\+\+SR\+\_\+\+JEOS}})
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3a347eb0150e7f476f67df64e2276}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{ADC\+\_\+\+CR1\+\_\+\+AWDCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3a347eb0150e7f476f67df64e2276}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+EOSIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8400c871d28240705ab3c5411e0ecd}{ADC\+\_\+\+CR1\+\_\+\+EOSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+EOSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1494e4756b880e596444163ae00933}{ADC\+\_\+\+CR1\+\_\+\+EOSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8400c871d28240705ab3c5411e0ecd}{ADC\+\_\+\+CR1\+\_\+\+EOSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c5eb25f1b9dc807fabc06c90fe9df6}{ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c5eb25f1b9dc807fabc06c90fe9df6}{ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JEOSIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769ee97424840b20c26726877432df92}{ADC\+\_\+\+CR1\+\_\+\+JEOSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+JEOSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902897b3a7b1cf30db9551f0cf3ca37a}{ADC\+\_\+\+CR1\+\_\+\+JEOSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769ee97424840b20c26726877432df92}{ADC\+\_\+\+CR1\+\_\+\+JEOSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae87fc99e54856233fe19c05947821d}{ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\+\_\+\+CR1\+\_\+\+SCAN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae87fc99e54856233fe19c05947821d}{ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a58382bba04769e4baef8f36390f648}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a58382bba04769e4baef8f36390f648}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfa0d38cd6dfd5ed09673558ccadacf}{ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\+\_\+\+CR1\+\_\+\+JAUTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfa0d38cd6dfd5ed09673558ccadacf}{ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69e1c5ba0421fe9b33109a3789be1a5}{ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\+\_\+\+CR1\+\_\+\+DISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69e1c5ba0421fe9b33109a3789be1a5}{ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5059f8684f70119fff571d8c79bbaf}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5059f8684f70119fff571d8c79bbaf}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee42b4ef0f4cb5b0ab45fc78f3e27f9}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee42b4ef0f4cb5b0ab45fc78f3e27f9}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a30d56ef1ba75b52db631e367b13bb}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a30d56ef1ba75b52db631e367b13bb}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815cfd0e3ad3eed4424caf312550da16}{ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815cfd0e3ad3eed4424caf312550da16}{ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+EOCIE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1494e4756b880e596444163ae00933}{ADC\+\_\+\+CR1\+\_\+\+EOSIE}})
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JEOCIE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902897b3a7b1cf30db9551f0cf3ca37a}{ADC\+\_\+\+CR1\+\_\+\+JEOSIE}})
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523c9c51b9eefe42cc33dec9dbcd7091}{ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\+\_\+\+CR2\+\_\+\+ADON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523c9c51b9eefe42cc33dec9dbcd7091}{ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a1c4bf40a36bd05804f1083f745914}{ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\+\_\+\+CR2\+\_\+\+CONT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a1c4bf40a36bd05804f1083f745914}{ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+CAL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga565a8e7b7dc3f8e3d8af82279d0c6694}{ADC\+\_\+\+CR2\+\_\+\+CAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2932a0004cf17558c1445f79baac54a1}{ADC\+\_\+\+CR2\+\_\+\+CAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga565a8e7b7dc3f8e3d8af82279d0c6694}{ADC\+\_\+\+CR2\+\_\+\+CAL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+RSTCAL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489d61acf9279943e431c2ac2a5a08cb}{ADC\+\_\+\+CR2\+\_\+\+RSTCAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+RSTCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76a91ece4a71450541ef2637fdcdfdea}{ADC\+\_\+\+CR2\+\_\+\+RSTCAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489d61acf9279943e431c2ac2a5a08cb}{ADC\+\_\+\+CR2\+\_\+\+RSTCAL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9bfa1dd15f4531ef79131a4a2810342}{ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\+\_\+\+CR2\+\_\+\+DMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9bfa1dd15f4531ef79131a4a2810342}{ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bca3543546c0f5c893a4a99a4ddcc}{ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\+\_\+\+CR2\+\_\+\+ALIGN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bca3543546c0f5c893a4a99a4ddcc}{ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57147ca3b182775bc6708bd7edad0a8d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57147ca3b182775bc6708bd7edad0a8d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f922c57e54862b21d797e26c2f6f69}{ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17af96980f14bc008357812c13bc4b3}{ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f922c57e54862b21d797e26c2f6f69}{ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4979d74537d34ce18573d072e33408}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4979d74537d34ce18573d072e33408}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+EXTTRIG\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4cc2b1ad6b745305898bcc7148a5ce5}{ADC\+\_\+\+CR2\+\_\+\+EXTTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTTRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0cfed2e6b3dfe7a8794b29822e314c}{ADC\+\_\+\+CR2\+\_\+\+EXTTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4cc2b1ad6b745305898bcc7148a5ce5}{ADC\+\_\+\+CR2\+\_\+\+EXTTRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1555cd00a88accf874a2bda2c0ac8d4}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1555cd00a88accf874a2bda2c0ac8d4}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c16a177295208be4bed45f350c315e}{ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\+\_\+\+CR2\+\_\+\+SWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c16a177295208be4bed45f350c315e}{ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+TSVREFE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb06a01ac943519a8eb1ef26f8a28713}{ADC\+\_\+\+CR2\+\_\+\+TSVREFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+TSVREFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97d1f61aa9d8c2279557f18e7303308}{ADC\+\_\+\+CR2\+\_\+\+TSVREFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb06a01ac943519a8eb1ef26f8a28713}{ADC\+\_\+\+CR2\+\_\+\+TSVREFE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa436e3f99d6260a7c0d93c2c7b9e06e0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa436e3f99d6260a7c0d93c2c7b9e06e0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bed6ca83db1864feb7eb926d8228c85}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bed6ca83db1864feb7eb926d8228c85}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18d279a21d7ce940d6969500a25a13b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18d279a21d7ce940d6969500a25a13b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b2a1ff66bccc991c783ceca1d69cfd}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b2a1ff66bccc991c783ceca1d69cfd}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410946d711bfd8069e7eb95d6d83e832}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410946d711bfd8069e7eb95d6d83e832}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd307278f68d42fad28c9a549cee495}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd307278f68d42fad28c9a549cee495}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf22b25f0b78dab59b1f8d2e1bbceeb}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf22b25f0b78dab59b1f8d2e1bbceeb}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca754667b1437b01fb0da560d36e10}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca754667b1437b01fb0da560d36e10}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46fc7c440c9969355b4fd542b9a6447}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46fc7c440c9969355b4fd542b9a6447}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b8904a2aa672a622471712507c39c7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b8904a2aa672a622471712507c39c7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47f3ef6dad5ad4ab6a70f7256cce7bf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47f3ef6dad5ad4ab6a70f7256cce7bf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305cad42f0aae469c0f63a79de6bbf2a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305cad42f0aae469c0f63a79de6bbf2a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d006fba68f1e84ff3bd0ec21f61233}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d006fba68f1e84ff3bd0ec21f61233}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8b4a18f347d72459aa84fd6a2629a8}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8b4a18f347d72459aa84fd6a2629a8}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b337299939afb7336f2579bd3a727c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b337299939afb7336f2579bd3a727c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b7b73b7ac647dd48d114f683afc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b7b73b7ac647dd48d114f683afc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0390786a9cb491305c18fe615acfd13f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0390786a9cb491305c18fe615acfd13f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b124d3d088448db3cd97db242b125cf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b124d3d088448db3cd97db242b125cf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb01e5e14a55e3de62770ff3b3d0fd}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb01e5e14a55e3de62770ff3b3d0fd}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef3d2ed0de640e567ecefb4c902df4}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef3d2ed0de640e567ecefb4c902df4}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e742777e82d2e3a58f789f7785fa530}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e742777e82d2e3a58f789f7785fa530}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983eba37929e630bc6bec3c1ab411db5}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983eba37929e630bc6bec3c1ab411db5}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\+\_\+\+HTR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\+\_\+\+LTR\+\_\+\+LT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e9c7dc59718bbfbf1a3db4eba22f86}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e9c7dc59718bbfbf1a3db4eba22f86}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16eaf610307245433e59aee05bfe254}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{ADC\+\_\+\+SQR1\+\_\+\+SQ14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16eaf610307245433e59aee05bfe254}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcdc56b5476a5cbed60e74735574831}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcdc56b5476a5cbed60e74735574831}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddb795f3c7a42aba72d3961e19cc7fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{ADC\+\_\+\+SQR1\+\_\+\+SQ16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddb795f3c7a42aba72d3961e19cc7fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\+\_\+\+SQR1\+\_\+L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\+\_\+\+SQR2\+\_\+\+SQ7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{ADC\+\_\+\+SQR2\+\_\+\+SQ8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{ADC\+\_\+\+SQR2\+\_\+\+SQ9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a438cb8cfa6116018759eca4d2c2fbb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a438cb8cfa6116018759eca4d2c2fbb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f72a350259ac99fdcda7a97eb6fe2a8}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f72a350259ac99fdcda7a97eb6fe2a8}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8e8248a0fe8bbf43de3e6f06984a85}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{ADC\+\_\+\+SQR2\+\_\+\+SQ12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8e8248a0fe8bbf43de3e6f06984a85}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158e02c01bc2ee902ff9d4ca8c767184}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{ADC\+\_\+\+SQR3\+\_\+\+SQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158e02c01bc2ee902ff9d4ca8c767184}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a7d30b953796355d6e134aefa7fc3}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a7d30b953796355d6e134aefa7fc3}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87ead7a01cad5a05b3212eb1b5ce35}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{ADC\+\_\+\+SQR3\+\_\+\+SQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87ead7a01cad5a05b3212eb1b5ce35}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6ee00d27c507e9b088b1f6b825ab55}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{ADC\+\_\+\+SQR3\+\_\+\+SQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6ee00d27c507e9b088b1f6b825ab55}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade1e4985264c9bc583a6803cc54e7cf}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{ADC\+\_\+\+SQR3\+\_\+\+SQ5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade1e4985264c9bc583a6803cc54e7cf}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01b48333516c485500fcf186f861bf3}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{ADC\+\_\+\+SQR3\+\_\+\+SQ6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01b48333516c485500fcf186f861bf3}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\+\_\+\+JSQR\+\_\+\+JL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\+\_\+\+JDR1\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{ADC\+\_\+\+JDR2\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{ADC\+\_\+\+JDR3\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{ADC\+\_\+\+JDR4\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\+\_\+\+DR\+\_\+\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~(0x20\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~(0x40\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~(0x80\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRH\+\_\+\+SECIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28751e702925b8e8ccd4f6bf3d2e166}{RTC\+\_\+\+CRH\+\_\+\+SECIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRH\+\_\+\+SECIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd52d261f99a969d9841a4426152b85}{RTC\+\_\+\+CRH\+\_\+\+SECIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28751e702925b8e8ccd4f6bf3d2e166}{RTC\+\_\+\+CRH\+\_\+\+SECIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRH\+\_\+\+ALRIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bcc003b59ad4107da988259843b6857}{RTC\+\_\+\+CRH\+\_\+\+ALRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRH\+\_\+\+ALRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990a6b449f70249a1a4baf19f64617d9}{RTC\+\_\+\+CRH\+\_\+\+ALRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bcc003b59ad4107da988259843b6857}{RTC\+\_\+\+CRH\+\_\+\+ALRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRH\+\_\+\+OWIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8fd3b77de4e1639b8399e6720f4372}{RTC\+\_\+\+CRH\+\_\+\+OWIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRH\+\_\+\+OWIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e23d339e15dbf883dbedb054cd1706}{RTC\+\_\+\+CRH\+\_\+\+OWIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8fd3b77de4e1639b8399e6720f4372}{RTC\+\_\+\+CRH\+\_\+\+OWIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRL\+\_\+\+SECF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e2ee5e53415603fd3655467f8d55f4}{RTC\+\_\+\+CRL\+\_\+\+SECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRL\+\_\+\+SECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c039206fc5c1506aba666387c5d34c8}{RTC\+\_\+\+CRL\+\_\+\+SECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e2ee5e53415603fd3655467f8d55f4}{RTC\+\_\+\+CRL\+\_\+\+SECF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRL\+\_\+\+ALRF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeadcf5503119d74291c6b3846116b0be}{RTC\+\_\+\+CRL\+\_\+\+ALRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRL\+\_\+\+ALRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca9bce7cb58e637876d1154710305563}{RTC\+\_\+\+CRL\+\_\+\+ALRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeadcf5503119d74291c6b3846116b0be}{RTC\+\_\+\+CRL\+\_\+\+ALRF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRL\+\_\+\+OWF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73056d0f8d14bc026015d8558f78d9b8}{RTC\+\_\+\+CRL\+\_\+\+OWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRL\+\_\+\+OWF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad801db5fbfc407b1959647765076b299}{RTC\+\_\+\+CRL\+\_\+\+OWF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73056d0f8d14bc026015d8558f78d9b8}{RTC\+\_\+\+CRL\+\_\+\+OWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRL\+\_\+\+RSF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eac8ac9e667edc15f7ac88332fecadc}{RTC\+\_\+\+CRL\+\_\+\+RSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRL\+\_\+\+RSF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fefe3020ad4d61b54a516e8a65f30d}{RTC\+\_\+\+CRL\+\_\+\+RSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eac8ac9e667edc15f7ac88332fecadc}{RTC\+\_\+\+CRL\+\_\+\+RSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea5aafc46b95045c2b8029c61377a35}{RTC\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3829687c89579c020665c19b8937a820}{RTC\+\_\+\+CRL\+\_\+\+CNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea5aafc46b95045c2b8029c61377a35}{RTC\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRL\+\_\+\+RTOFF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceea4e8f90a361b541f820795cdd1a4}{RTC\+\_\+\+CRL\+\_\+\+RTOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRL\+\_\+\+RTOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc57b1110a53b82e4445c4770203fe8}{RTC\+\_\+\+CRL\+\_\+\+RTOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceea4e8f90a361b541f820795cdd1a4}{RTC\+\_\+\+CRL\+\_\+\+RTOFF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+PRLH\+\_\+\+PRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217278056613ef09609b3068cbe8c75c}{RTC\+\_\+\+PRLH\+\_\+\+PRL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+PRLH\+\_\+\+PRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5209d66a77da940d9a187bbaf73dc8a0}{RTC\+\_\+\+PRLH\+\_\+\+PRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217278056613ef09609b3068cbe8c75c}{RTC\+\_\+\+PRLH\+\_\+\+PRL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+PRLL\+\_\+\+PRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c1e694ac730f48584e62b12fcf8b83}{RTC\+\_\+\+PRLL\+\_\+\+PRL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+PRLL\+\_\+\+PRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1cd2db7134d6b3e21477ed466dd4d7c}{RTC\+\_\+\+PRLL\+\_\+\+PRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c1e694ac730f48584e62b12fcf8b83}{RTC\+\_\+\+PRLL\+\_\+\+PRL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+DIVH\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf261fd554a09c56da99a268974fc4699}{RTC\+\_\+\+DIVH\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DIVH\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae88e723f16ec20925d0bc545428a6670}{RTC\+\_\+\+DIVH\+\_\+\+RTC\+\_\+\+DIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf261fd554a09c56da99a268974fc4699}{RTC\+\_\+\+DIVH\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+DIVL\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8256780dab5675e402dcddd9f9964e47}{RTC\+\_\+\+DIVL\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+DIVL\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe06c3de2b371556e207e5079feb9afd}{RTC\+\_\+\+DIVL\+\_\+\+RTC\+\_\+\+DIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8256780dab5675e402dcddd9f9964e47}{RTC\+\_\+\+DIVL\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CNTH\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82f559aef7f95bffdfc109e2a24b7f3}{RTC\+\_\+\+CNTH\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+CNTH\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256cb0c8e461f345df89d77dae7c31a9}{RTC\+\_\+\+CNTH\+\_\+\+RTC\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82f559aef7f95bffdfc109e2a24b7f3}{RTC\+\_\+\+CNTH\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CNTL\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7411f46055acffb5d1be7657e659b2d3}{RTC\+\_\+\+CNTL\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+CNTL\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa079440c3cb1b864f226231f11664e5e}{RTC\+\_\+\+CNTL\+\_\+\+RTC\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7411f46055acffb5d1be7657e659b2d3}{RTC\+\_\+\+CNTL\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRH\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga098eff3647ed181c7e791d634b361e5d}{RTC\+\_\+\+ALRH\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+ALRH\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6fab9b1d06bb3f26eb038a1d7e55f5}{RTC\+\_\+\+ALRH\+\_\+\+RTC\+\_\+\+ALR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga098eff3647ed181c7e791d634b361e5d}{RTC\+\_\+\+ALRH\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRL\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3a6592e40389e9d81a122b153751e4c}{RTC\+\_\+\+ALRL\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+ALRL\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e762953f42cf0a323a4372cd780c22}{RTC\+\_\+\+ALRL\+\_\+\+RTC\+\_\+\+ALR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3a6592e40389e9d81a122b153751e4c}{RTC\+\_\+\+ALRL\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~(0x2\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~(0x4\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define {\bfseries IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}~(0x3\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}~(0x2\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+WDGTB0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+WDGTB1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad434eeb02a8823100fa7ba8580cfd952}{USB\+\_\+\+EP0R}}~\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a96c0e9412e89039136a0b10fa59307}{USB\+\_\+\+EP1R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbcc8339607f939322e1300c1e0c0ae4}{USB\+\_\+\+EP2R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b32a4853877d93b18882db7af3820e2}{USB\+\_\+\+EP3R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d67b84647007953ea2a74c988198e2}{USB\+\_\+\+EP4R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcf8722242954ad6a66bb2c7f80c21b}{USB\+\_\+\+EP5R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x00000014)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f1eb20865b02ec7ff86e63cdcd9592}{USB\+\_\+\+EP6R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x00000018)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430f6d23a755b5db38f5d8634b7deada}{USB\+\_\+\+EP7R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x0000001C)
\item 
\#define {\bfseries USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa2d62dae603b7f7da3416fc3e5c270}{USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6cc205ecfc51c2fbc530ee90fe2f0d}{USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa2d62dae603b7f7da3416fc3e5c270}{USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf126145b3834eb5101c2f3898cb7e7f}{USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d536830ca5bf3f9c1cdf462cce190a8}{USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf126145b3834eb5101c2f3898cb7e7f}{USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EPRX\+\_\+\+STAT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c148871595b6c11eab4d459e9eb6615}{USB\+\_\+\+EPRX\+\_\+\+STAT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EPRX\+\_\+\+STAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8adf3cd0b3eaca5eb9939769451707e2}{USB\+\_\+\+EPRX\+\_\+\+STAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c148871595b6c11eab4d459e9eb6615}{USB\+\_\+\+EPRX\+\_\+\+STAT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP\+\_\+\+SETUP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92c9508b6a342f25e52fe2745dc588}{USB\+\_\+\+EP\+\_\+\+SETUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP\+\_\+\+SETUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa529fb3ed5f1db7e47d2b38a592873}{USB\+\_\+\+EP\+\_\+\+SETUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92c9508b6a342f25e52fe2745dc588}{USB\+\_\+\+EP\+\_\+\+SETUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed89db6de1cc7b9906313d536a8e5a8a}{USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dec65ff359fac0e385539a8d7beb66}{USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed89db6de1cc7b9906313d536a8e5a8a}{USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9655534f6b8cd22e37992b459d35cba0}{USB\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf841b5618e3e5f1fd02093e58dc91a7c}{USB\+\_\+\+EP\+\_\+\+KIND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9655534f6b8cd22e37992b459d35cba0}{USB\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b445a1245a07106268b67bc814f43b}{USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6975fe92ee5c652bc0665b04e2eff07e}{USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b445a1245a07106268b67bc814f43b}{USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045703eba198c8b8d828efdb6253a8bb}{USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08898338fa030d2b0ba781ba718b9e6f}{USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045703eba198c8b8d828efdb6253a8bb}{USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EPTX\+\_\+\+STAT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf56f39e3b0bfc82d815f8b94b8d7df8}{USB\+\_\+\+EPTX\+\_\+\+STAT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EPTX\+\_\+\+STAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846f5dd6f595075c0fd9189331fc090e}{USB\+\_\+\+EPTX\+\_\+\+STAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf56f39e3b0bfc82d815f8b94b8d7df8}{USB\+\_\+\+EPTX\+\_\+\+STAT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EPADDR\+\_\+\+FIELD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a3209ba840408a38f4d79e4ab16b27}{USB\+\_\+\+EPADDR\+\_\+\+FIELD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+EPADDR\+\_\+\+FIELD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881e0a0a9cb32eb3f9975fe0b5b577e1}{USB\+\_\+\+EPADDR\+\_\+\+FIELD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a3209ba840408a38f4d79e4ab16b27}{USB\+\_\+\+EPADDR\+\_\+\+FIELD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb58a6f5ba8710ef9f1b1970f9e81156}{USB\+\_\+\+EPREG\+\_\+\+MASK}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6cc205ecfc51c2fbc530ee90fe2f0d}{USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+RX}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa529fb3ed5f1db7e47d2b38a592873}{USB\+\_\+\+EP\+\_\+\+SETUP}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dec65ff359fac0e385539a8d7beb66}{USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf841b5618e3e5f1fd02093e58dc91a7c}{USB\+\_\+\+EP\+\_\+\+KIND}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6975fe92ee5c652bc0665b04e2eff07e}{USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+TX}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881e0a0a9cb32eb3f9975fe0b5b577e1}{USB\+\_\+\+EPADDR\+\_\+\+FIELD}})
\item 
\#define {\bfseries USB\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+MASK\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc17be54496316530ab4523ebcac929}{USB\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+MASK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+MASK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0990fd5e1046bb06f9d84bfe81ffa49f}{USB\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+MASK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc17be54496316530ab4523ebcac929}{USB\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+MASK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb6534247e1a0ac44e2eeb5b3a6934f}{USB\+\_\+\+EP\+\_\+\+BULK}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c33c0c20c57a68596e55b00a6302b7}{USB\+\_\+\+EP\+\_\+\+CONTROL}}~0x00000200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2defbb9d8ba5374954dfcd55afdc45b}{USB\+\_\+\+EP\+\_\+\+ISOCHRONOUS}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf51a3af3807dd55e340c1ddbc3f2d352}{USB\+\_\+\+EP\+\_\+\+INTERRUPT}}~0x00000600U
\item 
\#define {\bfseries USB\+\_\+\+EP\+\_\+\+T\+\_\+\+MASK}~($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dec65ff359fac0e385539a8d7beb66}{USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb58a6f5ba8710ef9f1b1970f9e81156}{USB\+\_\+\+EPREG\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30320016064387ec4bbfb359009d528a}{USB\+\_\+\+EPKIND\+\_\+\+MASK}}~($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf841b5618e3e5f1fd02093e58dc91a7c}{USB\+\_\+\+EP\+\_\+\+KIND}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb58a6f5ba8710ef9f1b1970f9e81156}{USB\+\_\+\+EPREG\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d0f23898f2be6e6b63e855adbbbfcb2}{USB\+\_\+\+EP\+\_\+\+TX\+\_\+\+DIS}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab289fb344cf4105d80d942e2816206bc}{USB\+\_\+\+EP\+\_\+\+TX\+\_\+\+STALL}}~0x00000010U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2329b1b850bdfb41318ddd4bebd4950}{USB\+\_\+\+EP\+\_\+\+TX\+\_\+\+NAK}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9ddeb7f81251b6f2d0925276c6a70}{USB\+\_\+\+EP\+\_\+\+TX\+\_\+\+VALID}}~0x00000030U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad667dfa506d6f6378cbcd533ed021464}{USB\+\_\+\+EPTX\+\_\+\+DTOG1}}~0x00000010U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f1aed9f3f2828fae6ac5ce05ea4037}{USB\+\_\+\+EPTX\+\_\+\+DTOG2}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf9f25a70dca84ec8fd665fc9477d76}{USB\+\_\+\+EPTX\+\_\+\+DTOGMASK}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846f5dd6f595075c0fd9189331fc090e}{USB\+\_\+\+EPTX\+\_\+\+STAT}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb58a6f5ba8710ef9f1b1970f9e81156}{USB\+\_\+\+EPREG\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3c8c80d9b7e43cdc4cf73a689e469c}{USB\+\_\+\+EP\+\_\+\+RX\+\_\+\+DIS}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cc6c48637bea26ef78fc17d30be5ba6}{USB\+\_\+\+EP\+\_\+\+RX\+\_\+\+STALL}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c3fbf5e0967184721faa13308967d9}{USB\+\_\+\+EP\+\_\+\+RX\+\_\+\+NAK}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad864bbce320889427dd9d96c0efcabf}{USB\+\_\+\+EP\+\_\+\+RX\+\_\+\+VALID}}~0x00003000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae4d9c869227d23681be7248d6b30ce}{USB\+\_\+\+EPRX\+\_\+\+DTOG1}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d21ead5b2a61b36b0346eee04c4cf86}{USB\+\_\+\+EPRX\+\_\+\+DTOG2}}~0x00002000U
\item 
\#define {\bfseries USB\+\_\+\+EPRX\+\_\+\+DTOGMASK}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8adf3cd0b3eaca5eb9939769451707e2}{USB\+\_\+\+EPRX\+\_\+\+STAT}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb58a6f5ba8710ef9f1b1970f9e81156}{USB\+\_\+\+EPREG\+\_\+\+MASK}})
\item 
\#define {\bfseries USB\+\_\+\+EP0\+R\+\_\+\+EA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed668bd499093f90ed10b9f6a1e98b8}{USB\+\_\+\+EP0\+R\+\_\+\+EA\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+EA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b67942accae8b35e4f00d92945b223}{USB\+\_\+\+EP0\+R\+\_\+\+EA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed668bd499093f90ed10b9f6a1e98b8}{USB\+\_\+\+EP0\+R\+\_\+\+EA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f7ecf9daafeafffc1edb19abd14419}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga862576f20495c01e326a65cc0c112a57}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f7ecf9daafeafffc1edb19abd14419}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919b04e2492db0466720a7168694d3b4}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a0a17f3ca6007ab54c75287c3c1d12}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf797451ed1f6ee2472e8a67e15bb236}{USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac929aa81564d7eafc42a47a521c21092}{USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf797451ed1f6ee2472e8a67e15bb236}{USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82d009445c5ebb10e5976d6a1c74ef1}{USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4e367bf70fe158bc233b2360cc6460}{USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82d009445c5ebb10e5976d6a1c74ef1}{USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5bc0f0d08519c6ca97b958f529a7c4}{USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2589d948496337123baa2e93a63f440}{USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+KIND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5bc0f0d08519c6ca97b958f529a7c4}{USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b6047174a34df1e0cff5986b62faad}{USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d066c87ce1f2dbf47eb69a858a1ca6}{USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b6047174a34df1e0cff5986b62faad}{USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186c25e6f0ae006d8de549a8b1b064b4}{USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9cc9e33a37333cc8e66fe898c891a5}{USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP0\+R\+\_\+\+SETUP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87384d55c29dd3e408a4520c072570c}{USB\+\_\+\+EP0\+R\+\_\+\+SETUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+SETUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48254a5caf1609d76013d3b1936293e}{USB\+\_\+\+EP0\+R\+\_\+\+SETUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87384d55c29dd3e408a4520c072570c}{USB\+\_\+\+EP0\+R\+\_\+\+SETUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6555f6ab6cdfd095add78a042c88f6a8}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6734066538fd757f47f0efb9ad7ca14}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6555f6ab6cdfd095add78a042c88f6a8}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02d4ffe4917e7e0d2700799427c4f08}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3639d1306965e7bae933109d0b2a2690}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194581f2b020adf86d48de4e5d242db1}{USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6435c568d9d0360237121ac23815be7c}{USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194581f2b020adf86d48de4e5d242db1}{USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2ed52e2d3920f99a86c8a31a61586}{USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae90a903ea5f0b585499692fddd0696f}{USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2ed52e2d3920f99a86c8a31a61586}{USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP1\+R\+\_\+\+EA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4637409fe319cc8c0807eda0cdd102d}{USB\+\_\+\+EP1\+R\+\_\+\+EA\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+EA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61bfd17ec724c408a2fb89499949892b}{USB\+\_\+\+EP1\+R\+\_\+\+EA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4637409fe319cc8c0807eda0cdd102d}{USB\+\_\+\+EP1\+R\+\_\+\+EA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ace5779f8fd92f95c447f9b8e25d7f}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4365d763bcc7ec722cea3daad40c5e72}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ace5779f8fd92f95c447f9b8e25d7f}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ebc48561a0c72e0912aead4bfbb524}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8c1dc47238a31ff9141be84af85b3c}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840c4e4908c198718be7826ff34c4a9a}{USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4e3d8503c38d4b4b13a4505dd19977}{USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840c4e4908c198718be7826ff34c4a9a}{USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4742ba8ae66e75f36cdbb59a1529789c}{USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2ede79abfcf2fb75f22124fbab4f6c}{USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4742ba8ae66e75f36cdbb59a1529789c}{USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd0ae5ab72937b0d1a1682d1931f73d}{USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga936b9ec917ee6fb7bd187e319d2abdd3}{USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+KIND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd0ae5ab72937b0d1a1682d1931f73d}{USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28380738a3e37031f07950cf8d5d7ba}{USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a77c1bb653218eb77c8bc7b730a559b}{USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28380738a3e37031f07950cf8d5d7ba}{USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f830c11fd819376d53c3d566809816}{USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac907cd092feda721460e04fbeb04a234}{USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP1\+R\+\_\+\+SETUP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga042a98c109283e701dafc46268fc4d6c}{USB\+\_\+\+EP1\+R\+\_\+\+SETUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+SETUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53eff2fff5357ba65cb4b0d412ee8716}{USB\+\_\+\+EP1\+R\+\_\+\+SETUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga042a98c109283e701dafc46268fc4d6c}{USB\+\_\+\+EP1\+R\+\_\+\+SETUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8f18871efe527c503504398dedf5b5}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cef1455ce114d301ac3abe67e286cc8}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8f18871efe527c503504398dedf5b5}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e7aa9bc85d3bc00776a607ddae3b4b}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2b70ba0e02883b5625d716551707e2}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f512a13e194c85e66a86763918103e2}{USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4afe4e239397c4d8b8907684918bdddf}{USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f512a13e194c85e66a86763918103e2}{USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3a4fb07536f670aabaceecc9972872}{USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac95bae64df91e841f74220a851bfb30f}{USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3a4fb07536f670aabaceecc9972872}{USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP2\+R\+\_\+\+EA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323f59f0b555173f15586f12fcd06e1e}{USB\+\_\+\+EP2\+R\+\_\+\+EA\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+EA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4382ff093763783047c432fe09a12}{USB\+\_\+\+EP2\+R\+\_\+\+EA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323f59f0b555173f15586f12fcd06e1e}{USB\+\_\+\+EP2\+R\+\_\+\+EA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade376d7c77c0337fe8ac8f221df9532e}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f1f93adc3349b90a2945a01cad0919}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade376d7c77c0337fe8ac8f221df9532e}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabadb70a506a9cf0b55eb068b3ac0b00f}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae90b53c11f221d755ea4580d5f1c1272}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab93a8ce69df0ae59ab411310e88c5776}{USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05c1c21c954c62f693262b673150938}{USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab93a8ce69df0ae59ab411310e88c5776}{USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea423647b74dfe915961f85ecc09b41}{USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7edfd23fc4691ebdb71644f473d6d135}{USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea423647b74dfe915961f85ecc09b41}{USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d488e9e2828d82a0664b27bd99dc4d8}{USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7584ca4756416b5bc6d033f4c1696ec}{USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+KIND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d488e9e2828d82a0664b27bd99dc4d8}{USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0952f2849b9db07907c6f4d12ab8848b}{USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e42c6e450ff133d48721cfd674e2f6b}{USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0952f2849b9db07907c6f4d12ab8848b}{USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543a5d09d3c3b2abcc16d793a0c71367}{USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd2fd604944ab1664f86e65652af1164}{USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP2\+R\+\_\+\+SETUP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f82b4692937d0e1a0693b0abb5d951}{USB\+\_\+\+EP2\+R\+\_\+\+SETUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+SETUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga437b0f44882cc16d5828198bd488056f}{USB\+\_\+\+EP2\+R\+\_\+\+SETUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f82b4692937d0e1a0693b0abb5d951}{USB\+\_\+\+EP2\+R\+\_\+\+SETUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b59059dc6f5e8f3db887d13a079951d}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga497ea16b0ed9e0992e4c896032304df8}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b59059dc6f5e8f3db887d13a079951d}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3f003cf99146d6e081937528b55414}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79fbc5adeb91de8cebc00420a8dbf973}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60c17006b25e83236b9a8974fe777da1}{USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326b63c254cb1c8ebc398344cb02d1d8}{USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60c17006b25e83236b9a8974fe777da1}{USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4e3d4f4775554d178a919deb19a234}{USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa01818d183df56ba169b41f9cb92693e}{USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4e3d4f4775554d178a919deb19a234}{USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP3\+R\+\_\+\+EA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a11afc490c0c999563ee6069a44001}{USB\+\_\+\+EP3\+R\+\_\+\+EA\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+EA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8103ec24894479d4215ea1f73a1def2d}{USB\+\_\+\+EP3\+R\+\_\+\+EA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a11afc490c0c999563ee6069a44001}{USB\+\_\+\+EP3\+R\+\_\+\+EA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd5cba08c6774cdb2b0369e367b9505}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43442a705ddb3716213aeed77cb2c202}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd5cba08c6774cdb2b0369e367b9505}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c150a6637cf9cf296644d0444295902}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c0a133713e0f757e8747b2991351c9}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed3416e0c0f00b2f9425961b67817f0}{USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a06d117379ef703154fa597a16a153}{USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed3416e0c0f00b2f9425961b67817f0}{USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee2e4e2404d3a8a0edfd2cae4b94cf9}{USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72e92978d1718ed42354990dda6aade6}{USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee2e4e2404d3a8a0edfd2cae4b94cf9}{USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0127acc03d05db5038360342cc2088}{USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d4af5f3ff4983a17615aa6ba5d28a2}{USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+KIND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0127acc03d05db5038360342cc2088}{USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfd3a8ac9b5d89a5bdae3ad41e123af9}{USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac551f5a107469c923c8e8e89c707d280}{USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfd3a8ac9b5d89a5bdae3ad41e123af9}{USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd48b4b976c45806d032ce78a5f76d3}{USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa2bc881917c5d7809842c32f49d8a0f}{USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP3\+R\+\_\+\+SETUP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e7316db268c955d5cb125a7494afdd}{USB\+\_\+\+EP3\+R\+\_\+\+SETUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+SETUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc3dd0a7eb110e4bfaf6120a1ce4d68}{USB\+\_\+\+EP3\+R\+\_\+\+SETUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e7316db268c955d5cb125a7494afdd}{USB\+\_\+\+EP3\+R\+\_\+\+SETUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02c8419302a143037452375fbf243a7}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea3f225ef6c9d9a4689f93a8de2cf19}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02c8419302a143037452375fbf243a7}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910b585e43e597a50f2e526faa648ee2}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9766d9c6cfb0bdd7e408d06d26d6b801}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb79e98ab0ec5800acfbfaaf9dedaf5d}{USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c2a17608b681cb8e787e18ce2dc1ac}{USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb79e98ab0ec5800acfbfaaf9dedaf5d}{USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f161fa1f27ce8250fd3d6c772d752e7}{USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d65ea974a9dd9cc481de80c11d3675}{USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f161fa1f27ce8250fd3d6c772d752e7}{USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP4\+R\+\_\+\+EA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8dbe17550fef431b1e4983de52ba237}{USB\+\_\+\+EP4\+R\+\_\+\+EA\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+EA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d0f2c5284ca348cc99e3e5c4294668}{USB\+\_\+\+EP4\+R\+\_\+\+EA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8dbe17550fef431b1e4983de52ba237}{USB\+\_\+\+EP4\+R\+\_\+\+EA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff67556b18db6a9e172295fffb3c786}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf811e41751fefda5d9077cad2ba60b}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff67556b18db6a9e172295fffb3c786}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6b3c1e98e1413500545da080595e46}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67bbda2420d5fdb9f8892ed5c9e68549}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ea622ab9e2741dea91acc640c747b7}{USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29acf144e69977a5cf0ca9374f79cb27}{USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ea622ab9e2741dea91acc640c747b7}{USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901797d5e8ab2e6ec1116b6d726adaf3}{USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9454e43b3d9813ddc09475ab09855ca}{USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901797d5e8ab2e6ec1116b6d726adaf3}{USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc15b2f072ef0edf95138d236c4be3a}{USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a9a454cb564b08e3bb62359d4092f9}{USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+KIND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc15b2f072ef0edf95138d236c4be3a}{USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac226300b1f95f83e18c40e347a1f0f8d}{USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1044c4ac3997a06e29a1681b922d702}{USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac226300b1f95f83e18c40e347a1f0f8d}{USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacafaf594d7356d1a4d971d32a41722d2}{USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff26b871511d2ab485af97d52f1f0623}{USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP4\+R\+\_\+\+SETUP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45107377224d580cedbce97531fc61b}{USB\+\_\+\+EP4\+R\+\_\+\+SETUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+SETUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7087793d622a63056920f112fca7615}{USB\+\_\+\+EP4\+R\+\_\+\+SETUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45107377224d580cedbce97531fc61b}{USB\+\_\+\+EP4\+R\+\_\+\+SETUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c9df33c04562b4a591c3e6b986497c}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0512a877b5b5705f0fcf9b9a30bc597}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c9df33c04562b4a591c3e6b986497c}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a7fcb65f04cb50ad4c6a02de4d0731}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52086da3ad4981cef263854bdde59846}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0833a415c85a7a6d93e9a777fc15e28}{USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac166ef194c7f31377a4f17958f7639cf}{USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0833a415c85a7a6d93e9a777fc15e28}{USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458144dca9fd5f6a70bbc2c55e582786}{USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f2784a645fc6e657035150b6a3d9d7}{USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458144dca9fd5f6a70bbc2c55e582786}{USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP5\+R\+\_\+\+EA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24b5d84bb837bd1b3c4a1c6a0d5b9c9}{USB\+\_\+\+EP5\+R\+\_\+\+EA\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+EA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14f464f2f9fb4191c28cf62c1562b40}{USB\+\_\+\+EP5\+R\+\_\+\+EA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24b5d84bb837bd1b3c4a1c6a0d5b9c9}{USB\+\_\+\+EP5\+R\+\_\+\+EA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f099daea63dd541c59a4df2860805a5}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a66a56092148b1468f7739d966a88e6}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f099daea63dd541c59a4df2860805a5}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a56951790502a094b0ca005f059d04}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562ee96f7835677e479a8b0e3e4fff3a}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db6e0e7bd178af76ebd49e2dd60d395}{USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a4774972a2264a41dc414fcc63fa49}{USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db6e0e7bd178af76ebd49e2dd60d395}{USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eab2656784b974b35876554a21795f2}{USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3458aa82347b2509fe87e1b372c79d24}{USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eab2656784b974b35876554a21795f2}{USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1753146edf6a3bf4fea833a3475b6ff4}{USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41083108d46af2976d56c78bb3d2ac2d}{USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+KIND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1753146edf6a3bf4fea833a3475b6ff4}{USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc67dcdc6df32e105f2bf439769f0211}{USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53060d1aa68286e5cd9896d54a47b297}{USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc67dcdc6df32e105f2bf439769f0211}{USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae60a01bef3a95d1ba57dbbc6ec2b6}{USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42091c492178dd4d3855df3d94c78ff9}{USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP5\+R\+\_\+\+SETUP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67687c66f2d88509fee752834b282182}{USB\+\_\+\+EP5\+R\+\_\+\+SETUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+SETUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f5e59be6b6ec7e7b4350df7bde1c3e}{USB\+\_\+\+EP5\+R\+\_\+\+SETUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67687c66f2d88509fee752834b282182}{USB\+\_\+\+EP5\+R\+\_\+\+SETUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00efd271f1225bb22b9ac658e8a6f88e}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae708de938ec30cdb7d69dcb67d7b88d}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00efd271f1225bb22b9ac658e8a6f88e}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b412c07cfdd1de667d8d5a87b75edf0}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc6885776f3f10c9b60b425a7160e02}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276a7bd5efe9747fbf65f14f446a5219}{USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef8b07bce336d51ce1e38c9eba6a4d4}{USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276a7bd5efe9747fbf65f14f446a5219}{USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2cce2dc4ff7825124beae3c9c4ce27a}{USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b154f94e7c1c8f90a654181439fc25}{USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2cce2dc4ff7825124beae3c9c4ce27a}{USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP6\+R\+\_\+\+EA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eca0d1af255e8b8f0c142e5e2f96a10}{USB\+\_\+\+EP6\+R\+\_\+\+EA\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+EA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab580a153e80a29d9a9e3bf092e3f9b18}{USB\+\_\+\+EP6\+R\+\_\+\+EA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eca0d1af255e8b8f0c142e5e2f96a10}{USB\+\_\+\+EP6\+R\+\_\+\+EA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga304e9ddb71f434affbc9db2591c4499d}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28dfec5b19802ed681ff9b61f31a3b6f}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga304e9ddb71f434affbc9db2591c4499d}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4603d6adc29d8c5f424dae1624752e}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6cc32a6857d84de8c378718adbf01d2}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46adfca0b9c87518c9f3eebc1185de8}{USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga856ec5e4b02785b27b947bfd3ea2347c}{USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46adfca0b9c87518c9f3eebc1185de8}{USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff6bdc71b81437584352d9405fa6cbd}{USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b40906a07a144c1e85befee6a52f8ae}{USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff6bdc71b81437584352d9405fa6cbd}{USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8720482a0f5153079130fad4b5994e}{USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38ccd0cc4d5fbfa074145bdc8b5f4364}{USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+KIND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8720482a0f5153079130fad4b5994e}{USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee882ea9c9c14bbc66549fddcb9d023}{USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f3826ba70579298c3c65e04d906034}{USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee882ea9c9c14bbc66549fddcb9d023}{USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf594c2e471ad52d40258609f41391744}{USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44020d31623bb3926810aa2ac37d6b1f}{USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP6\+R\+\_\+\+SETUP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50f87975b927ef8b361a8a17e3141146}{USB\+\_\+\+EP6\+R\+\_\+\+SETUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+SETUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa457c6b4828efcdd0776701d5674b18a}{USB\+\_\+\+EP6\+R\+\_\+\+SETUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50f87975b927ef8b361a8a17e3141146}{USB\+\_\+\+EP6\+R\+\_\+\+SETUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b10885ba8e62364e79c334f0c518be}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga716323a13ae3dcf191477adaf541c543}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b10885ba8e62364e79c334f0c518be}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f49ced775693aaef2a4a1dc587356}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c92886f22d28a575c5af29c8cfd0333}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f57a3aa7d8d4c6e3379cf2c3c884afa}{USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f5529ee2b7f146c5fe8f1211c6d654a}{USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f57a3aa7d8d4c6e3379cf2c3c884afa}{USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70022817074d7c94e6857913dbd22da}{USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33fef6492f76bfd9226e50690c2aeb9}{USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70022817074d7c94e6857913dbd22da}{USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP7\+R\+\_\+\+EA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa820915a069ec788b906acb05a9aec09}{USB\+\_\+\+EP7\+R\+\_\+\+EA\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+EA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3552066cff58ccb5d14e6544376bf2}{USB\+\_\+\+EP7\+R\+\_\+\+EA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa820915a069ec788b906acb05a9aec09}{USB\+\_\+\+EP7\+R\+\_\+\+EA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5294f5dabc3d76c76332dc80b8ba9f40}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa54931d69b103edd1645da14aa95cd2f}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5294f5dabc3d76c76332dc80b8ba9f40}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82501bdb4d24970c55d1665419f0fd08}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52da5e2f3fe1ef908d1cab542453e439}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d941e8f8d8e2f35b19a5df529cdc92}{USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6314cddfd8f778397052c4cfb7a564e}{USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d941e8f8d8e2f35b19a5df529cdc92}{USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c65c691811f05e6e0dd62e1dcd834ae}{USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c66ffcbfaa2ef979d04c608f16d61b1}{USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c65c691811f05e6e0dd62e1dcd834ae}{USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabffb225e2c289b9e8f48236173e2e4ae}{USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f45620f93bc35cdc97f49c2296c4c5a}{USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+KIND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabffb225e2c289b9e8f48236173e2e4ae}{USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+KIND\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f0674abbfa687f9952bc9ef29b93ae}{USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8008f19cb9807a33e251ede8634bba92}{USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f0674abbfa687f9952bc9ef29b93ae}{USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad35be686df9d41fe31b97dcbbb4121ac}{USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71ac160279048c68a8fa9dc9418b68f}{USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP7\+R\+\_\+\+SETUP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6616333f169bc606e4cfb49fdb9317d5}{USB\+\_\+\+EP7\+R\+\_\+\+SETUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+SETUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6542407d1b4fc193be57fef798f5b40}{USB\+\_\+\+EP7\+R\+\_\+\+SETUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6616333f169bc606e4cfb49fdb9317d5}{USB\+\_\+\+EP7\+R\+\_\+\+SETUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf9468edd02d8cb751751ae8fc0594b}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a6297f8f4d92d046da5f5ed0b7df8bf}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf9468edd02d8cb751751ae8fc0594b}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c69e0a08464ae204eeda0d32a0e5cf}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28a0b7a215abd309bd235b94e7105d0e}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8ba792f37284aec0434c34979a4bf2}{USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cf359b15d3ae41c1687b8adc92bd4b}{USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8ba792f37284aec0434c34979a4bf2}{USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8184ec0571ebca6d5d5b498be738961}{USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57462394edc3a3da2f06671ec5532500}{USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8184ec0571ebca6d5d5b498be738961}{USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+FRES\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebff7a3e60df8d9f7c893a55be46ece}{USB\+\_\+\+CNTR\+\_\+\+FRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+FRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36c68275445560edf0ccb7aa76bc769f}{USB\+\_\+\+CNTR\+\_\+\+FRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebff7a3e60df8d9f7c893a55be46ece}{USB\+\_\+\+CNTR\+\_\+\+FRES\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+PDWN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9e45c309fd383641e6f7bf1b41e962}{USB\+\_\+\+CNTR\+\_\+\+PDWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+PDWN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2829af32a785e947b469b2bb0702ac8d}{USB\+\_\+\+CNTR\+\_\+\+PDWN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9e45c309fd383641e6f7bf1b41e962}{USB\+\_\+\+CNTR\+\_\+\+PDWN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+LP\+\_\+\+MODE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae32b50248b963a2760db7f83c38b81eb}{USB\+\_\+\+CNTR\+\_\+\+LP\+\_\+\+MODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+LP\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1470b7921ac311a949ec100cf0228a}{USB\+\_\+\+CNTR\+\_\+\+LP\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae32b50248b963a2760db7f83c38b81eb}{USB\+\_\+\+CNTR\+\_\+\+LP\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+FSUSP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04676ba76c4d2d7e95670f4c77d564d4}{USB\+\_\+\+CNTR\+\_\+\+FSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+FSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec679add6d4151c3b39e43a33e05466a}{USB\+\_\+\+CNTR\+\_\+\+FSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04676ba76c4d2d7e95670f4c77d564d4}{USB\+\_\+\+CNTR\+\_\+\+FSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+RESUME\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7f627232ffe86ff701849c8ac503090}{USB\+\_\+\+CNTR\+\_\+\+RESUME\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+RESUME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dfc6611f4a04fd70dbe993d81d421e3}{USB\+\_\+\+CNTR\+\_\+\+RESUME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7f627232ffe86ff701849c8ac503090}{USB\+\_\+\+CNTR\+\_\+\+RESUME\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+ESOFM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd7beeec89742035434cf798da2b3c6f}{USB\+\_\+\+CNTR\+\_\+\+ESOFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+ESOFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fe7bddc1d39bf24e1bca420210f31c}{USB\+\_\+\+CNTR\+\_\+\+ESOFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd7beeec89742035434cf798da2b3c6f}{USB\+\_\+\+CNTR\+\_\+\+ESOFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+SOFM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3017d45a3ae9de7488932d7a25d6740e}{USB\+\_\+\+CNTR\+\_\+\+SOFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+SOFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21d26a7822bae0b6cc512782a75d44e}{USB\+\_\+\+CNTR\+\_\+\+SOFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3017d45a3ae9de7488932d7a25d6740e}{USB\+\_\+\+CNTR\+\_\+\+SOFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+RESETM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga389154ae5b4b5bba2a62f2d4825f3bae}{USB\+\_\+\+CNTR\+\_\+\+RESETM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+RESETM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4542414ab68ac0a722f9f3853b5c7a84}{USB\+\_\+\+CNTR\+\_\+\+RESETM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga389154ae5b4b5bba2a62f2d4825f3bae}{USB\+\_\+\+CNTR\+\_\+\+RESETM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+SUSPM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc96d8f3c452067ba0a34c6c0f47cac}{USB\+\_\+\+CNTR\+\_\+\+SUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+SUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae46eb0e83618bc7267543b7e6beaea}{USB\+\_\+\+CNTR\+\_\+\+SUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc96d8f3c452067ba0a34c6c0f47cac}{USB\+\_\+\+CNTR\+\_\+\+SUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+WKUPM\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c962bf051824785892d988a53856b35}{USB\+\_\+\+CNTR\+\_\+\+WKUPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+WKUPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88ca8d955846272e2541b8e13f29343}{USB\+\_\+\+CNTR\+\_\+\+WKUPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c962bf051824785892d988a53856b35}{USB\+\_\+\+CNTR\+\_\+\+WKUPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+ERRM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf034e5240c074d79ff451f1de4df3399}{USB\+\_\+\+CNTR\+\_\+\+ERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+ERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f7187f084256a9445a3cac84b11cb5}{USB\+\_\+\+CNTR\+\_\+\+ERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf034e5240c074d79ff451f1de4df3399}{USB\+\_\+\+CNTR\+\_\+\+ERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+PMAOVRM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c54f744bffbe1057061604ac2ea66d9}{USB\+\_\+\+CNTR\+\_\+\+PMAOVRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+PMAOVRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2a125a2e5bc4362faa7be62f6dafc6}{USB\+\_\+\+CNTR\+\_\+\+PMAOVRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c54f744bffbe1057061604ac2ea66d9}{USB\+\_\+\+CNTR\+\_\+\+PMAOVRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+CNTR\+\_\+\+CTRM\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccccc402b658d5e47a7b8790c1caeb6}{USB\+\_\+\+CNTR\+\_\+\+CTRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+CNTR\+\_\+\+CTRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf00ba2990a5f24fb0e05802d82f24abc}{USB\+\_\+\+CNTR\+\_\+\+CTRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccccc402b658d5e47a7b8790c1caeb6}{USB\+\_\+\+CNTR\+\_\+\+CTRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ISTR\+\_\+\+EP\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab452db7f0dec62553a248f4b9dbdb0d9}{USB\+\_\+\+ISTR\+\_\+\+EP\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+ISTR\+\_\+\+EP\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aaa1c2bc97b02f8eac69a9a565ad73f}{USB\+\_\+\+ISTR\+\_\+\+EP\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab452db7f0dec62553a248f4b9dbdb0d9}{USB\+\_\+\+ISTR\+\_\+\+EP\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ISTR\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ca676381b09e94f28032360ae6044b}{USB\+\_\+\+ISTR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+ISTR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c3cbe7072f6821b808037365962a93}{USB\+\_\+\+ISTR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ca676381b09e94f28032360ae6044b}{USB\+\_\+\+ISTR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ISTR\+\_\+\+ESOF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33f17e5fc1d13de7d7a6cbeb6849d08}{USB\+\_\+\+ISTR\+\_\+\+ESOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+ISTR\+\_\+\+ESOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b163b7bdc25b4f0671ec2c79cf10c88}{USB\+\_\+\+ISTR\+\_\+\+ESOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33f17e5fc1d13de7d7a6cbeb6849d08}{USB\+\_\+\+ISTR\+\_\+\+ESOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ISTR\+\_\+\+SOF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b526515db1e9fb33fbfb5ab2972288a}{USB\+\_\+\+ISTR\+\_\+\+SOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+ISTR\+\_\+\+SOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91395f98d9e70d3addcfa2aaca531529}{USB\+\_\+\+ISTR\+\_\+\+SOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b526515db1e9fb33fbfb5ab2972288a}{USB\+\_\+\+ISTR\+\_\+\+SOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ISTR\+\_\+\+RESET\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6af55f037e43577003f862acc79f401b}{USB\+\_\+\+ISTR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+ISTR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937fa6afcc3a8fa3b3597ac81b39216b}{USB\+\_\+\+ISTR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6af55f037e43577003f862acc79f401b}{USB\+\_\+\+ISTR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ISTR\+\_\+\+SUSP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f625d7d784c2754a5603331248209f}{USB\+\_\+\+ISTR\+\_\+\+SUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+ISTR\+\_\+\+SUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4853d529d9326e3d24ef5fd2861b7d1}{USB\+\_\+\+ISTR\+\_\+\+SUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f625d7d784c2754a5603331248209f}{USB\+\_\+\+ISTR\+\_\+\+SUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ISTR\+\_\+\+WKUP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4052f8ad7cc0257f2ba0b513ca6e4e9d}{USB\+\_\+\+ISTR\+\_\+\+WKUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+ISTR\+\_\+\+WKUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e13c7c106d028a20a8af0244f66532}{USB\+\_\+\+ISTR\+\_\+\+WKUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4052f8ad7cc0257f2ba0b513ca6e4e9d}{USB\+\_\+\+ISTR\+\_\+\+WKUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ISTR\+\_\+\+ERR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9bf30e71643d9168490a27c7cf1461}{USB\+\_\+\+ISTR\+\_\+\+ERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+ISTR\+\_\+\+ERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50875e0075a050305a676eadcf6a5c3a}{USB\+\_\+\+ISTR\+\_\+\+ERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9bf30e71643d9168490a27c7cf1461}{USB\+\_\+\+ISTR\+\_\+\+ERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ISTR\+\_\+\+PMAOVR\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d321de9f200f1b73032d24a0c001c8}{USB\+\_\+\+ISTR\+\_\+\+PMAOVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+ISTR\+\_\+\+PMAOVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4581fce2e7008ea4be136cdfc3936e0}{USB\+\_\+\+ISTR\+\_\+\+PMAOVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d321de9f200f1b73032d24a0c001c8}{USB\+\_\+\+ISTR\+\_\+\+PMAOVR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ISTR\+\_\+\+CTR\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63b06671927d47c05d92142d8b7008f}{USB\+\_\+\+ISTR\+\_\+\+CTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+ISTR\+\_\+\+CTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f60ffd5846c9e50d93ae095290c575}{USB\+\_\+\+ISTR\+\_\+\+CTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63b06671927d47c05d92142d8b7008f}{USB\+\_\+\+ISTR\+\_\+\+CTR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+FNR\+\_\+\+FN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bc71a74e75a45947d5af191edbaa6d}{USB\+\_\+\+FNR\+\_\+\+FN\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+FNR\+\_\+\+FN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d3be7ef58e1f59a72987d64aa5659b7}{USB\+\_\+\+FNR\+\_\+\+FN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bc71a74e75a45947d5af191edbaa6d}{USB\+\_\+\+FNR\+\_\+\+FN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+FNR\+\_\+\+LSOF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516f8ab52f122807f5984d3bab6871f5}{USB\+\_\+\+FNR\+\_\+\+LSOF\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+FNR\+\_\+\+LSOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea5d4b642e7fb5143bbc4e87c1bcf77}{USB\+\_\+\+FNR\+\_\+\+LSOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516f8ab52f122807f5984d3bab6871f5}{USB\+\_\+\+FNR\+\_\+\+LSOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+FNR\+\_\+\+LCK\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d4d7d783ae9484f61c76f834bddcc0}{USB\+\_\+\+FNR\+\_\+\+LCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+FNR\+\_\+\+LCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a3b491dc96066d1123013fad4d2212}{USB\+\_\+\+FNR\+\_\+\+LCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d4d7d783ae9484f61c76f834bddcc0}{USB\+\_\+\+FNR\+\_\+\+LCK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+FNR\+\_\+\+RXDM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa612be471a264709a7a6503ede0ce2e}{USB\+\_\+\+FNR\+\_\+\+RXDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+FNR\+\_\+\+RXDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111fda8e4479562f1de1891f33e795e2}{USB\+\_\+\+FNR\+\_\+\+RXDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa612be471a264709a7a6503ede0ce2e}{USB\+\_\+\+FNR\+\_\+\+RXDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+FNR\+\_\+\+RXDP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526811c0f067f81e759d7c13f7b7affb}{USB\+\_\+\+FNR\+\_\+\+RXDP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+FNR\+\_\+\+RXDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5d46bbb39223fc1b5fda13cfa8f933}{USB\+\_\+\+FNR\+\_\+\+RXDP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526811c0f067f81e759d7c13f7b7affb}{USB\+\_\+\+FNR\+\_\+\+RXDP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+DADDR\+\_\+\+ADD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bdb74665184caec6cdb7bbdec683dc4}{USB\+\_\+\+DADDR\+\_\+\+ADD\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+DADDR\+\_\+\+ADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd696a8caca19577208704a7e42052}{USB\+\_\+\+DADDR\+\_\+\+ADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bdb74665184caec6cdb7bbdec683dc4}{USB\+\_\+\+DADDR\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+DADDR\+\_\+\+ADD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aa3ce1775a8de76e3b72ae275eac3ad}{USB\+\_\+\+DADDR\+\_\+\+ADD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+DADDR\+\_\+\+ADD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce88073eb71108badb92a5c78f64ef7}{USB\+\_\+\+DADDR\+\_\+\+ADD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aa3ce1775a8de76e3b72ae275eac3ad}{USB\+\_\+\+DADDR\+\_\+\+ADD0\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+DADDR\+\_\+\+ADD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9ee88f8401e46d0ce034201aff3323}{USB\+\_\+\+DADDR\+\_\+\+ADD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+DADDR\+\_\+\+ADD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cba15bd7622f022c8ecf9c23996cda}{USB\+\_\+\+DADDR\+\_\+\+ADD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9ee88f8401e46d0ce034201aff3323}{USB\+\_\+\+DADDR\+\_\+\+ADD1\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+DADDR\+\_\+\+ADD2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0d68df5d145b45a9771d7b6e2fec2a9}{USB\+\_\+\+DADDR\+\_\+\+ADD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+DADDR\+\_\+\+ADD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13884e03fce0c07a3d69a55bf12134f9}{USB\+\_\+\+DADDR\+\_\+\+ADD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0d68df5d145b45a9771d7b6e2fec2a9}{USB\+\_\+\+DADDR\+\_\+\+ADD2\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+DADDR\+\_\+\+ADD3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37db774a54da25f251990e33f211da8}{USB\+\_\+\+DADDR\+\_\+\+ADD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+DADDR\+\_\+\+ADD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29a04a09ac0fab54a52b088baf23020}{USB\+\_\+\+DADDR\+\_\+\+ADD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37db774a54da25f251990e33f211da8}{USB\+\_\+\+DADDR\+\_\+\+ADD3\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+DADDR\+\_\+\+ADD4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394b7675b151bec783b35f3672ee05b}{USB\+\_\+\+DADDR\+\_\+\+ADD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+DADDR\+\_\+\+ADD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6215ffd761b5a28b9f43b872341d16b6}{USB\+\_\+\+DADDR\+\_\+\+ADD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394b7675b151bec783b35f3672ee05b}{USB\+\_\+\+DADDR\+\_\+\+ADD4\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+DADDR\+\_\+\+ADD5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3b82de8cedd7696e58d8622e1cdb98}{USB\+\_\+\+DADDR\+\_\+\+ADD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+DADDR\+\_\+\+ADD5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cdad478022df6c623e3b30a730e299e}{USB\+\_\+\+DADDR\+\_\+\+ADD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3b82de8cedd7696e58d8622e1cdb98}{USB\+\_\+\+DADDR\+\_\+\+ADD5\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+DADDR\+\_\+\+ADD6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73beadccb507134a44a87cb7cfb4c070}{USB\+\_\+\+DADDR\+\_\+\+ADD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+DADDR\+\_\+\+ADD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8dd96de36c30a85715f117b924d47c}{USB\+\_\+\+DADDR\+\_\+\+ADD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73beadccb507134a44a87cb7cfb4c070}{USB\+\_\+\+DADDR\+\_\+\+ADD6\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+DADDR\+\_\+\+EF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7217b51c2cb8268119e6f588f012775}{USB\+\_\+\+DADDR\+\_\+\+EF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+DADDR\+\_\+\+EF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6ef86b3dba82f6bd83c6ae7d02645a}{USB\+\_\+\+DADDR\+\_\+\+EF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7217b51c2cb8268119e6f588f012775}{USB\+\_\+\+DADDR\+\_\+\+EF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+BTABLE\+\_\+\+BTABLE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c08e0438db5a78821942a721d17f651}{USB\+\_\+\+BTABLE\+\_\+\+BTABLE\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ USB\+\_\+\+BTABLE\+\_\+\+BTABLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f0fc4eae4218739ae19da47d529829}{USB\+\_\+\+BTABLE\+\_\+\+BTABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c08e0438db5a78821942a721d17f651}{USB\+\_\+\+BTABLE\+\_\+\+BTABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd2e0d353809b77f426afd0aa146c29}{USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45ee53c334b9a5b7a76c6a67a8cb5b9}{USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd2e0d353809b77f426afd0aa146c29}{USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694099b1e846b60d7782971c19f92c49}{USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a69f827b92180ac727ef2b71053ffe9}{USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694099b1e846b60d7782971c19f92c49}{USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d61334f02c8f8080bcb5e13fe915b1}{USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e5882d2f9c800f802d512460f64cc27}{USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d61334f02c8f8080bcb5e13fe915b1}{USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9811f5f2b00086183d5a23ec1431874f}{USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b688d42257abdcc81b89db80a2ff92}{USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9811f5f2b00086183d5a23ec1431874f}{USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17522b679ca1acd78c009ecad493d3}{USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83f5b7d19cee8505299d4878ccc5575e}{USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17522b679ca1acd78c009ecad493d3}{USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fdf6dabc27fd4e306869f5d3983dcc}{USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87638ae40365a8baf258baeccb812129}{USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fdf6dabc27fd4e306869f5d3983dcc}{USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5c5e456905a74b32d583b0b99f08a9}{USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1083183ce6a94d63d89476d2578f17d7}{USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5c5e456905a74b32d583b0b99f08a9}{USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c33f91660c9d5768db05e684e3faa5a}{USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga058df52c30718664b5d445d549305904}{USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c33f91660c9d5768db05e684e3faa5a}{USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05fff10a882a434901d85f68eea433b6}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6466be66a32084aa426aeeca5ef74611}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05fff10a882a434901d85f68eea433b6}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae425b7e7eb5dfa5792b261eb702f6de3}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe051d0cb7517877860a5a38e5e31373}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae425b7e7eb5dfa5792b261eb702f6de3}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1c69a966c2a54889342ffa52262673}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a846405c7a0852212ddc1f517a6138}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1c69a966c2a54889342ffa52262673}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d8c8971bffd809df10276ea897a7a9}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b61342117bb4f9b3d638dfb564c7d1f}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d8c8971bffd809df10276ea897a7a9}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22953bf527a1e00703d0e09256b55c28}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799bcab3d651b3c536783fc28d45deb2}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22953bf527a1e00703d0e09256b55c28}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a9b826240b4167c1b3d9a4aad965753}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa522aa2e3452118989393fa7559516e}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a9b826240b4167c1b3d9a4aad965753}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06acd0828c94ac7beff198b515d4405e}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5336a8af382a4f44bd02ff947ae5208}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06acd0828c94ac7beff198b515d4405e}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27874527883cd3cffa2433756ef9dc7b}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5902b57e1a62b4184f390b268aeb39a4}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27874527883cd3cffa2433756ef9dc7b}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e05d74911c3f2f4b1cddcb38460614c}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+0\+\_\+\+COUNT0\+\_\+\+TX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b03301f59b970f09fff74d2a791cf9}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+1\+\_\+\+COUNT0\+\_\+\+TX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8a1a09e0f6db50066db6392ad29ada}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+0\+\_\+\+COUNT1\+\_\+\+TX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f97f69dd4118bdd98b6c61348a3897b}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+1\+\_\+\+COUNT1\+\_\+\+TX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ceedf8b93ee2c7db35dd48f7d5829a}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+0\+\_\+\+COUNT2\+\_\+\+TX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5704e964fed758eb96b09997c19abad5}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+1\+\_\+\+COUNT2\+\_\+\+TX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23ab40e0542ae1c6ddd21d9610c7414e}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+0\+\_\+\+COUNT3\+\_\+\+TX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7d9d78950ebdf3ca4a6eaa7dd6b909}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+1\+\_\+\+COUNT3\+\_\+\+TX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c7e3c3111a01a49b24a6023deb2a27}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+0\+\_\+\+COUNT4\+\_\+\+TX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga497d72946c17156a3c4e5fab4f04bbcb}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+1\+\_\+\+COUNT4\+\_\+\+TX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2ce8e3c7946944039c8da300fa9f4f}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+0\+\_\+\+COUNT5\+\_\+\+TX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903de2a6593e8623df0265a3aa7d2c3f}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+1\+\_\+\+COUNT5\+\_\+\+TX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557e5d43b7249340751c6d1739c8c329}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+0\+\_\+\+COUNT6\+\_\+\+TX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3d9b88dad4428712bf8f65d8ae989ba}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+1\+\_\+\+COUNT6\+\_\+\+TX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626d9c1b9d1d457cc24b0f41657e60de}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+0\+\_\+\+COUNT7\+\_\+\+TX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114e69ac70c1cf101121af0db3fe128}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+1\+\_\+\+COUNT7\+\_\+\+TX\+\_\+1}}~0x03\+FF0000U
\item 
\#define {\bfseries USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b1703edc346f5b4c52a75c1e6a63ff}{USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2b98ee0d9a41d8836f8580e863ca11}{USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b1703edc346f5b4c52a75c1e6a63ff}{USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa21128fad85e7b2d13f4c224d53e566}{USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6f7121f0fcf86c1f6cb40320c9fce3}{USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa21128fad85e7b2d13f4c224d53e566}{USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d606ac260d6205ec423c7c3939607b5}{USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce92de63cc930b0686aa703451670e7}{USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d606ac260d6205ec423c7c3939607b5}{USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8f20a9e0076f405952d16f73b2495f}{USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c912baa8640f44ffdad020a9cf3eda7}{USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8f20a9e0076f405952d16f73b2495f}{USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f9fee2db48605506f710a56e7d7b53}{USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a18d4c41c96e4d6030040017e5749c5}{USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f9fee2db48605506f710a56e7d7b53}{USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a12d683c7b8a24e7585e5dca9a0fceb}{USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd684a969affde01213327484282ad85}{USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a12d683c7b8a24e7585e5dca9a0fceb}{USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfc0723f6cbd8f4b22cacd5988ede61}{USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc7d1677761257a68f9fbdd9f0cfea6}{USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfc0723f6cbd8f4b22cacd5988ede61}{USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6704f3c117f2fb50b56d4ffd0ea4cbc}{USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a15bf0bc533eb9b0f9277287b40006}{USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6704f3c117f2fb50b56d4ffd0ea4cbc}{USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d09f9c8c66155cfbc83723aef5f7d1c}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b8f138bd79d878fd6bc75781b31e3d}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d09f9c8c66155cfbc83723aef5f7d1c}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga063a87d12c002ca51a68700ba1504872}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16db460f896a78fecb0a08268b722cb}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga063a87d12c002ca51a68700ba1504872}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9f21700e6a42c1da83c03b3a171c6a}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ae8fd5c6023a7ca3055b4e1b6dface0}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace62d96a61d74274875079d890a9d505}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8df50dc4c9e28592e9571abab3be48c}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8598416841142daa1bd67e7d111a5443}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fdf147a63c16e920e3816b43fce070c}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c255da617493dfc6a1ad5368683e90}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fdf147a63c16e920e3816b43fce070c}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b2d78b6dafeed888d24d6b4d249b77d}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad111b8464ce99b4eafce3627f3f6290a}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b2d78b6dafeed888d24d6b4d249b77d}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3553d2c7c5826ffc6e106bb46faec064}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ab1be6d4747c02c471043d8e54bb217}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3553d2c7c5826ffc6e106bb46faec064}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6ed54fd59e77e756bad640d49c69cc}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790c6f6b1abb553b10c72f3004d9446d}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa42d8c47d90f4262eb6f156b2cfaf7c}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681a6d2ddd4de93d7cf1a573d1901351}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0650bffd6e1c4fa53614884f036cd85}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad250969c952a2e528ba6e78ae044d07a}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24d9a6da5f07f6e2d315877c5fb0925}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad250969c952a2e528ba6e78ae044d07a}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b93fc627fd5bb8a669c48dd101105b}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91afa91a2ee7defcdf8d1ba838b73807}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b93fc627fd5bb8a669c48dd101105b}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1c6666d25b39f2caf38b34f7476bef}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1902896254353e9344b99390c9443000}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1c6666d25b39f2caf38b34f7476bef}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5bad5394270a8023743caef811f8d0}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30874750b9a8b3a1234dd9e75d80a141}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b60b2edd03d164ca17f45d2c45bd866}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9dffc0dd597466cff67431ff448acbc}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd2741b81e7c3962b75be28af6a35f6}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96fca9466bc28074077a7ff55cc98c16}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8133ed1eea2001d225d3d67ae3c6d295}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96fca9466bc28074077a7ff55cc98c16}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf25943b049fc9adcb71b6aa23085c4f6}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae601b49c9405e0bb464eb3e277159df7}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf25943b049fc9adcb71b6aa23085c4f6}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c46440bf6dae4fa19a130192f5c37f2}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga695b15f680c6f8555949762243c9b0a7}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c46440bf6dae4fa19a130192f5c37f2}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d0f75680d4cfd19385b9c6bdceaa66}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0013e71026d28f4a9b8ebb2a3e517227}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada52f2f25530d758c807ee6ba0e57231}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf31fea84640d7fbe1adb6e655e669d}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e3089882278553b8f339e87bfb6241}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896c4c14f23bcb4ae53e13b9acb29f3d}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea88c4bc2909e5acc57d07df0d695c2}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896c4c14f23bcb4ae53e13b9acb29f3d}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6973f6be7e77105b80f3e13a00ae3b05}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009652e83a062c259d733ae599a4eaae}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6973f6be7e77105b80f3e13a00ae3b05}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98255ee4e70f4c2a8abbc365d54a011}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a044c52a7d4be49f4d2d7ae4608384}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98255ee4e70f4c2a8abbc365d54a011}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7410cb901e0b33303b76443b23c5512c}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c381cb684c140dfab2cb611eb8480d}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd9e641148320c33274dc03a36bbbb6}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaf2ec212c84d7210afbbeff64e2dba}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166cf86b8b0997653df6a3c6469dbf5d}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d66e904eb6de47db510a49f7ff535b2}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb387270d441cbcacf45ccbbed7d2a61}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d66e904eb6de47db510a49f7ff535b2}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3505433c16bc6b39d68d56ff71e96376}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d5932d0ea6fd0cd6f6a4a2f728abba}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3505433c16bc6b39d68d56ff71e96376}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228e978a8caa06c2269171ba52709b5f}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f344dca8655341d8926797f3537c689}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228e978a8caa06c2269171ba52709b5f}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8dddaf43acc52251aad974a51b65fe2}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c671b0d9ade6209c05911faf87bae8}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e799bdd938d11cab9a3e102ed78fd99}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c34e5ad0c5f961f4cec16fdf9db4340}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cbef96667d9c2f7e82439bd07610c2}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b722878d18ede41d9e90f4603081a1}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b21a5926cbbc55f725e2716ea9b7285}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b722878d18ede41d9e90f4603081a1}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78106fac9b11c95043415128a32223b5}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9459e0a3d09d92824e687b25dfb3d6}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78106fac9b11c95043415128a32223b5}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77be9171c6e229fded4fc77612ba841b}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b10eabb1a809d4dbac50b911375f8ac}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77be9171c6e229fded4fc77612ba841b}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bb0fc6c7402a8ad5857e7691be53cb9}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9580b86793273d583a6cd07e54ea5ccb}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91eab0bf0cdbf7223c1ebc96d5f0e79a}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7792b0da10d5e581b9e9231145bbd04f}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3ccda8ec7f383d0c27f426c7f83ed6}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eb817f417ad93f4f4dbb6bf5ef898de}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e34be42a892ec8f0b988b44da37b94}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eb817f417ad93f4f4dbb6bf5ef898de}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea21f1d7484fb737a9bbe09e0ae02b59}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180febe3d2c719fb8ef109f9a3a8fe8d}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea21f1d7484fb737a9bbe09e0ae02b59}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga447bc1f1dce9befa4dc1465dfcdcd6e9}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga447bc1f1dce9befa4dc1465dfcdcd6e9}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc8f0fd2141ec00e10d01e04f24cee21}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908809b30f09108564c4518a2cc25be4}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236e1b6a97d604e4a2b2ec6f9228524e}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga140528868074ec157520690a019eea52}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga961582548acbf74eb4c2b19d8e172bdf}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86bfa9d4ec16c10b2dd86230d32b35ad}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf97183e1c68fbd42f79f5f85d6edb61}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86bfa9d4ec16c10b2dd86230d32b35ad}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0a98aea86fdfacc1cfe9cadad7ee07}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb82ead106e311e0c84619fa34587bcd}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~0x00007\+C00U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506b3fb239fbb87afa7d2efb1f2a2ce7}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29484bb25ef911e36e082cdc4f5a0fa4}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcc8d932a7d2487102ed799ac702e555}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76b3ced5cc0ccfea96d770f0149f219}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449760d8d9d094c5c19bf18c3e46a689}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeefaa008964bdd59f0ed9ddf4cd2ed2e}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f135196c703a71f4e326d01bf1a0c7}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05050fce6b3909c5895758a441d280ed}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~0x7\+C000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7daa0d84fff66a85cc3f92d77cbbc767}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~0x04000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b11974ba84ca452333b84de23a683d}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~0x08000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784adbc265dd5ba53a298d1cc2ee50ab}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~0x10000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e21d2a0bf4043ca49f13bd502386f2}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~0x20000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3031e3c73a24634493bdadcb1ae024b9}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~0x40000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c46a3ac9c5283e9a3ee59ba06d2e94}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~0x80000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad806854db64e804920a3005cad144e33}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142a1df236a2d80950df352a5cd8ab49}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~0x00007\+C00U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0518f94c4361d4124217e6a65a868b00}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2eaf3f44c1fae9411f562e5824a7b9}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8496248f78af8e025722724b505c2d3}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91af9576d467858984f67791a248e6e7}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf75af61fa3d097673e3962d5328759d}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebc7a5b54043adb49da9b9e51e00d39}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02d00bc945a618aeace5e452c4ba253}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548b49b414b09518b7d53aa8d909dd3e}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~0x7\+C000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fd3bcecfad1f9e86d62e9821f5b975}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~0x04000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02e58910d5f8eb1b19747de91644f36}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~0x08000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd017cd17e28cfa3e91b20f1ef6fce80}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~0x10000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a344c7f66f4b101c7791d5fcc4b9387}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~0x20000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e0aee385a54249b15731e1e2bc0ebb}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~0x40000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7ab13751b1bb20927f93407e78d65}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~0x80000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29fa5a39578290c4559d812c68751a6}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51249f809be2ee225513613e6b8189dd}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~0x00007\+C00U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1831486761d9efda4d1bb44899cb62}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae2d71c7457670bc3e73864f6652e34}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9510ae0cc724af72c3b6abe96438613c}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab703e72c99a86356fc94975661ee3dfa}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0348126db3c9e40f3ed4eb77d256fd4f}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ed7be1ce46ae7952d51d38618d7a82}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa3a9d85f8530c4249512470bf14a09a}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6d2a2f6909cbf3543629548ba51fc2}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~0x7\+C000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0998980832f7ef957bec3547d041d8}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~0x04000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga224166bbab0f16a95962d3c1e704e14e}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~0x08000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b53c6be129906d7d63d9b88384e7ed2}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~0x10000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c773e3a2503f6c5e3e88b2d56f1d1d}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~0x20000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0cf76c39101eab6b9bd733c1f33716}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~0x40000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e9c03223bb6f8e2977672a33e67510}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~0x80000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f86e7dd0bdaa14454613ce773b36be}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf80e5e92027d75c9c2e7bae05304759a}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~0x00007\+C00U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7a399d2c4a6677ccf3f7388f0ec1af5}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364d64e94330be32c1d29f7b4da2d84f}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c90043536e912ad1d906b736b12eb2}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02813cf6149e593a06e76366a574f5bb}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8636cbba20c6dd1d0d47dab9ae9bad04}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ab0273f7e420e1c718fb591d44142f}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac983eb2e53866d74ea8c7423294e27f0}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dc8cad5df5e048f6ce420926dfa3a7}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~0x7\+C000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b72ae69111227f1cae04168c721aaa}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~0x04000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2712471ea0c1eac0fa900568205daa9}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~0x08000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b56366bb66ae13c62492efa9cd087a0}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~0x10000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga921481514c0bda9e887de808998ed359}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~0x20000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc2bc433f3b457cac18bb781ab3c254}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~0x40000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292e02c41e73a31a9670c91271700031}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~0x80000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3e118f03aff3fef293d7a1a29a77952}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66145d20783f563b08b083b220863ff7}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~0x00007\+C00U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4c31be1adf15d7d9cc85befdaf68b89}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb598992bac6e703dd91fde8e618771b}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda75878ba97e8cb6f55f9eec73c16d1}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3ba819eb08c96e36961cf27dd5047b}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f27fc34dcbb6bcfbcdc57cc1145ee9}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab637abe54b3de44707513cde5bcb8424}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341680c85474ae283122dbfda527f7eb}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311a144c7f2f97a7a8a07e60fddc539e}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~0x7\+C000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab75df097c1a96dec6eda7aaee267d007}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~0x04000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf386033654fc3d717fee3125998874f}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~0x08000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa192016d2af94ffbc4e2527911782e64}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~0x10000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdfeb4ecc9bc9209d52050799053a4e}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~0x20000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa689a90257ee009b2fcf8fdd892853}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~0x40000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552fd27d3768fe7bfa860b97e9d1321d}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~0x80000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d891204b7a783b7a0f48758e9bc3801}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e3189bb99916c8f1de960f195c64204}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~0x00007\+C00U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8960839d232792e5f03018573ac166}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4045ebc4e99ca0a87904934c609f94}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0476f026153dd0ce4b1b3958ec68f}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf685080c4ad7960cdc491bab14646219}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9074f5cc42e2ff6281f4122815edccd5}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedf3bc905d24c1a183464de1eb37d0e}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c36cc476f3adadd448e0513b6bf39c6}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c2f8f6a6433e61264d950139824c03}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~0x7\+C000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac154eb9b4430398a9f6cec73735cf696}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~0x04000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c0407a2d6f64e51a9bf29a1f73eee55}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~0x08000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f0457e141894a4285f2aff5e523861}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~0x10000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce90baf290473b81235f97c4a418ab2}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~0x20000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0af1794e0b7503d7f0122d9f5d11b1d7}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~0x40000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc337769fdfdae8dbca3859e6c73dce}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~0x80000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1314f10984417f05b9e25252a21a9bd9}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72c65778170a0351203fedff5fbb6d4}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~0x00007\+C00U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3c43ca573b0f3075486a96d3f83bff}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9955b4c33f02416fed3ed6162311e5ad}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a43edac299903129ec17cfe823f7a1}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d368e0d6c069f261402e886162da67e}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5277d3cc2e53537cf7fb6c53c8fafa}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb1bd8accdbf73d1461531d23ca1bc5c}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac865707698b11877beb6186db91e45d6}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ce1f6227038549f4a52f979f82ee81}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~0x7\+C000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0554791da2f68333d97599361c7b5992}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~0x04000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac946eecdd872c11b3ac1ef0f7ebaa225}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~0x08000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58afc8b1560c1ffae4e98f43eea1b14}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~0x10000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7076eee4a7fb33d3bdbb328c8f19ecbc}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~0x20000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051bf5ecf7ebf29cebcda705be29aab6}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~0x40000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e60cccbd4eb561d4b3415f483f9d82}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~0x80000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ea08477bbfbdebb3e018687800cbd9}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0}}~0x000003\+FFU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41fa51030416044612addae0b6553f99}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~0x00007\+C00U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a8f7f4b9208d685a5298d03fee6fa0}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aab70fc0d9fd8bd091e6757f672251f}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5f362f5ee77b5ec03a025aeaba0e79}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256fb30d499aec4ac5b3466dda535dbd}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8855ec0bd405f30270cecf5f8368cf3b}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0931f0ac0d4e96fdfb5b49ecd7f513be}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cc32a38662dbefcd8d1ddd5e7c9f8d}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1}}~0x03\+FF0000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987278b8b59704e6ff1458d6448b0ab9}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~0x7\+C000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad559fd55f00344b85c0adcf4457b0b07}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~0x04000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf85d83040fdce1d47c2bb4bd1a1af97}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~0x08000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2119f2d24e00121f40a20de6114094}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~0x10000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c340bb4814868819551a054e43636a3}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~0x20000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4424fb27d6dd5fc0af3e9e45893cbb4a}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~0x40000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c83c047d53c5609b057b673205b84ff}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~0x80000000U
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87fe55ac0f85e207a58fcd73610f46}{SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\+\_\+\+CR1\+\_\+\+DFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87fe55ac0f85e207a58fcd73610f46}{SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{SPI\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{I2\+C\+\_\+\+CR1\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{I2\+C\+\_\+\+CR1\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{I2\+C\+\_\+\+CR1\+\_\+\+ACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{I2\+C\+\_\+\+CR1\+\_\+\+POS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{I2\+C\+\_\+\+CR1\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0}}~(0x01\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1}}~(0x02\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2}}~(0x04\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3}}~(0x08\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4}}~(0x10\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5}}~(0x20\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{I2\+C\+\_\+\+CR2\+\_\+\+LAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7}}~0x000000\+FEU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9}}~0x00000300U
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315ebd53e115b321f02d945a5a485356}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315ebd53e115b321f02d945a5a485356}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbc5009a53817d14a5b61b81abe47eb}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbc5009a53817d14a5b61b81abe47eb}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d6b1ee8556d79db1f804871576381e}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d6b1ee8556d79db1f804871576381e}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd895166f6d0f2b1fe5bdb245495e7c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd895166f6d0f2b1fe5bdb245495e7c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3261bcc4b1d94f2800cc78d26ef6a638}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3261bcc4b1d94f2800cc78d26ef6a638}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078a30f84550430baa5ea4ce4b424afd}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078a30f84550430baa5ea4ce4b424afd}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708c99b9b7c44311be6a91fa01e2603d}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708c99b9b7c44311be6a91fa01e2603d}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9645decd676803bd6a1cb9e5cca0f8}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9645decd676803bd6a1cb9e5cca0f8}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga484398bbd79662011f8fb6467c127d65}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga484398bbd79662011f8fb6467c127d65}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1cdf0196ac2b11475fbf7078a852a2}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1cdf0196ac2b11475fbf7078a852a2}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465856ef24302471bd5562be5f4d8418}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465856ef24302471bd5562be5f4d8418}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b487d8e08e84b2ef59c6de0e92316b1}{I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{I2\+C\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b487d8e08e84b2ef59c6de0e92316b1}{I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+SR1\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+SR2\+\_\+\+MSL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{I2\+C\+\_\+\+SR2\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+CCR\+\_\+\+CCR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1823d70e520da08c5b40320ed2f8331e}{I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{I2\+C\+\_\+\+CCR\+\_\+\+FS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1823d70e520da08c5b40320ed2f8331e}{I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b7f81b87e70796a8cffaae0eb9ba9a}{USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{USART\+\_\+\+SR\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b7f81b87e70796a8cffaae0eb9ba9a}{USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3050686c973903a8821196e0a7166f3}{USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{USART\+\_\+\+SR\+\_\+\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3050686c973903a8821196e0a7166f3}{USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4150c4eff1939e0c1c474dce82ed76bf}{USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{USART\+\_\+\+SR\+\_\+\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4150c4eff1939e0c1c474dce82ed76bf}{USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga654b0cd0fb1fdf02de8f1af223eca9d5}{USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{USART\+\_\+\+SR\+\_\+\+ORE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga654b0cd0fb1fdf02de8f1af223eca9d5}{USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b2420f9c84d2adbb47dce8d0e65497}{USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{USART\+\_\+\+SR\+\_\+\+IDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b2420f9c84d2adbb47dce8d0e65497}{USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64611f0aa4ba3dcafb6d934e831279e9}{USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{USART\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64611f0aa4ba3dcafb6d934e831279e9}{USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972584d838f708691ef3c153ad8233ac}{USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{USART\+\_\+\+SR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972584d838f708691ef3c153ad8233ac}{USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe75a9021a84919f6c1ea3e3c08a23e0}{USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{USART\+\_\+\+SR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe75a9021a84919f6c1ea3e3c08a23e0}{USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233a2963e3a24a14f98865224183d93d}{USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{USART\+\_\+\+SR\+\_\+\+LBD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233a2963e3a24a14f98865224183d93d}{USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d241b440c4595aac4bdf1ffee9c22f9}{USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{USART\+\_\+\+SR\+\_\+\+CTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d241b440c4595aac4bdf1ffee9c22f9}{USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911912bd628fd1fc33a1d8819d27e81f}{USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{USART\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911912bd628fd1fc33a1d8819d27e81f}{USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc35155a1120da23f3fc72cb26b4aea}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc35155a1120da23f3fc72cb26b4aea}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4259fb84cf5a9096ad62cd2453d28e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4259fb84cf5a9096ad62cd2453d28e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06150e7efb4ee5858a0863c0af36e1}{USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{USART\+\_\+\+CR1\+\_\+\+SBK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06150e7efb4ee5858a0863c0af36e1}{USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0cafa55c289e39145287325f9d7cf4}{USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{USART\+\_\+\+CR1\+\_\+\+RWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0cafa55c289e39145287325f9d7cf4}{USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0}}~(0x01\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1}}~(0x02\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2}}~(0x04\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3}}~(0x08\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4}}~(0x10\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5}}~(0x20\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6}}~(0x40\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7}}~(0x80\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga223ec71b13697d1d94ac910d74dda1a4}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+0}}~(0x0001\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c43be5f3bf427d9e5c5cb53c71c56c5}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+1}}~(0x0002\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0c09bab9658d492fadbb6d8e926ead}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+2}}~(0x0004\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1591e5e3e0ac1cf9a677e4ee7de14736}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+3}}~(0x0008\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c2934497d6e9611d0f0de63705a45d}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+4}}~(0x0010\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2b20d6c7ba5ec12ed0aa8aacade921}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+5}}~(0x0020\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777e36bfca8dbb754b1407be5d0f712b}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+6}}~(0x0040\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ebea4db4ccddeeacfecb181ec8763e3}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+7}}~(0x0080\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb637a05555ad0cf9f1308184822c0a}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+8}}~(0x0100\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24a517f96a59284e5b7c27c521050f7}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+9}}~(0x0200\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0770975f537cee88759c533cce1985c7}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+10}}~(0x0400\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217da836fc3089b44a9d9c3daff40c75}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+11}}~(0x0800\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27909354dd0b18756072ab3a3939e91}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+12}}~(0x1000\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga300efe7db3358b63a83133901ab507ac}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+13}}~(0x2000\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7664e599c06b8f00398d9c84deec607}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+14}}~(0x4000\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027015a672a0e61e0b8494b2f3d04c74}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+15}}~(0x8000\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f3dfaadbb5595332ed05635fdbec38}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e02885e11d05135dd967b33fad68f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f3dfaadbb5595332ed05635fdbec38}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c54ba904e47d16e3d48db0eef585f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626bea771c7fdb87e515685104d3a562}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c54ba904e47d16e3d48db0eef585f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04fa26e4c86ccf19e811a6ebed5a9edb}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1ee73c14e640c4e97041a9ce3e221a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04fa26e4c86ccf19e811a6ebed5a9edb}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67be668166494a35fa6ee3f92097c524}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6801756368b597301f4098b69bce4e7}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67be668166494a35fa6ee3f92097c524}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fac14b7b1ff887817427caa41bc71b}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d562f812de81b99c6701d74812818fa}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fac14b7b1ff887817427caa41bc71b}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf618d6a2043fc66cc946ccd8cc7502d2}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74c71dedb4221750d7e3d8237c8b7846}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf618d6a2043fc66cc946ccd8cc7502d2}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5256ff6dfdc31a123f98c129fee34e5}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13c4459ef41174c5f40b7f3f96bc075}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5256ff6dfdc31a123f98c129fee34e5}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6560c1d58df18c8740d70591bf7bc1ad}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85155f5d3f34ebe83989513793498c72}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b5089d0c86db787ebef496c9057918}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2}}~(0x4\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+HLFCYA\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00bf52999edda76e8f32f679d55b5887}{FLASH\+\_\+\+ACR\+\_\+\+HLFCYA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+HLFCYA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e66d0fa94c019e9c27a3d79e8228cd9}{FLASH\+\_\+\+ACR\+\_\+\+HLFCYA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00bf52999edda76e8f32f679d55b5887}{FLASH\+\_\+\+ACR\+\_\+\+HLFCYA\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+PRFTBE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1640c1d9ecb35a7fdadfed6549f24bf9}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+PRFTBE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5285ab198307213dce0629f9b7c6fc86}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1640c1d9ecb35a7fdadfed6549f24bf9}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+PRFTBS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340d43b152f1f3fd9b357ffc7f73932a}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+PRFTBS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e73d25ffe7e7a258a873e1fbef17445}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340d43b152f1f3fd9b357ffc7f73932a}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBS\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+KEYR\+\_\+\+FKEYR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33eb12d541927bf107399dbf42bcb86e}{FLASH\+\_\+\+KEYR\+\_\+\+FKEYR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FLASH\+\_\+\+KEYR\+\_\+\+FKEYR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a55ea632082aac5b60c62cc0eb0d556}{FLASH\+\_\+\+KEYR\+\_\+\+FKEYR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33eb12d541927bf107399dbf42bcb86e}{FLASH\+\_\+\+KEYR\+\_\+\+FKEYR\+\_\+\+Msk}}
\item 
\#define {\bfseries RDP\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae69b26ac6777a82165e4d36022c460}{RDP\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+A5\+UL $<$$<$ RDP\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497135e5528d69274bf8daf7f077f23}{RDP\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae69b26ac6777a82165e4d36022c460}{RDP\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+KEY1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga537fb8ad6ef7109b9bf1149f46abd338}{FLASH\+\_\+\+KEY1\+\_\+\+Msk}}~(0x45670123\+UL $<$$<$ FLASH\+\_\+\+KEY1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd77e7bf91765d891ce63e2f0084b019}{FLASH\+\_\+\+KEY1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga537fb8ad6ef7109b9bf1149f46abd338}{FLASH\+\_\+\+KEY1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+KEY2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93ad44e0f998a855f5bed0caabf57dd}{FLASH\+\_\+\+KEY2\+\_\+\+Msk}}~(0x\+CDEF89\+ABUL $<$$<$ FLASH\+\_\+\+KEY2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee83d0f557e158da52f4a205db6b60a7}{FLASH\+\_\+\+KEY2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93ad44e0f998a855f5bed0caabf57dd}{FLASH\+\_\+\+KEY2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c988b5f6c428e1e58e99a0a45172ff}{FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8c555ae65817c33733f3bbbacf111d}{FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c988b5f6c428e1e58e99a0a45172ff}{FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1630c4f338daf2741daa1273f657164f}{FLASH\+\_\+\+OPTKEY1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd77e7bf91765d891ce63e2f0084b019}{FLASH\+\_\+\+KEY1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0da3085d59cf73089bfb1a2b9d9367d}{FLASH\+\_\+\+OPTKEY2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee83d0f557e158da52f4a205db6b60a7}{FLASH\+\_\+\+KEY2}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{FLASH\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a81dd644b636f16716399010e646714}{FLASH\+\_\+\+SR\+\_\+\+PGERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PGERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f40ca765714598a62aa216a5ccd8e4}{FLASH\+\_\+\+SR\+\_\+\+PGERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a81dd644b636f16716399010e646714}{FLASH\+\_\+\+SR\+\_\+\+PGERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+WRPRTERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e08ec1f30003524a295eaeac30426a7}{FLASH\+\_\+\+SR\+\_\+\+WRPRTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+WRPRTERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e403606e5ac23cb07701aeebc1f73e5}{FLASH\+\_\+\+SR\+\_\+\+WRPRTERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e08ec1f30003524a295eaeac30426a7}{FLASH\+\_\+\+SR\+\_\+\+WRPRTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{FLASH\+\_\+\+SR\+\_\+\+EOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{FLASH\+\_\+\+CR\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebb9718882d5ced359b67417421da6b}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad845355ade49d56cf70ad0ff09595a23}{FLASH\+\_\+\+CR\+\_\+\+PER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebb9718882d5ced359b67417421da6b}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b8b67a6173c11f950347f09e63888}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}{FLASH\+\_\+\+CR\+\_\+\+MER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b8b67a6173c11f950347f09e63888}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTPG\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a94f4bf8453aae2d98d3e4465b5195}{FLASH\+\_\+\+CR\+\_\+\+OPTPG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPTPG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6736a5478a87f35a6a0cb66d8784a5ab}{FLASH\+\_\+\+CR\+\_\+\+OPTPG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a94f4bf8453aae2d98d3e4465b5195}{FLASH\+\_\+\+CR\+\_\+\+OPTPG\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTER\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c77052daf608eb7d7f6cedfd3c996ef}{FLASH\+\_\+\+CR\+\_\+\+OPTER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPTER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fbf5dc4339b1ec8630675f03ad6fe0}{FLASH\+\_\+\+CR\+\_\+\+OPTER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c77052daf608eb7d7f6cedfd3c996ef}{FLASH\+\_\+\+CR\+\_\+\+OPTER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}{FLASH\+\_\+\+CR\+\_\+\+STRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{FLASH\+\_\+\+CR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTWRE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4a5e6297b7507e1b62419d3a623390}{FLASH\+\_\+\+CR\+\_\+\+OPTWRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPTWRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d44bc9617cc430de9413b385dfe0c3}{FLASH\+\_\+\+CR\+\_\+\+OPTWRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4a5e6297b7507e1b62419d3a623390}{FLASH\+\_\+\+CR\+\_\+\+OPTWRE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930897cecdaa9dbef8c640b84acbd8c2}{FLASH\+\_\+\+CR\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{FLASH\+\_\+\+CR\+\_\+\+EOPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+AR\+\_\+\+FAR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd9ac121eb59edceae2f53fcd6d291b}{FLASH\+\_\+\+AR\+\_\+\+FAR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FLASH\+\_\+\+AR\+\_\+\+FAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc00fde8118ce03602d00d34a80fec4}{FLASH\+\_\+\+AR\+\_\+\+FAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd9ac121eb59edceae2f53fcd6d291b}{FLASH\+\_\+\+AR\+\_\+\+FAR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+\+OPTERR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1}{FLASH\+\_\+\+OBR\+\_\+\+OPTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OBR\+\_\+\+OPTERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab52c27d6657bd72f1860fa25a1faf8e3}{FLASH\+\_\+\+OBR\+\_\+\+OPTERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1}{FLASH\+\_\+\+OBR\+\_\+\+OPTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+\+RDPRT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592fe4d6a31168c065178c9fd45b2bd8}{FLASH\+\_\+\+OBR\+\_\+\+RDPRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OBR\+\_\+\+RDPRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052763d6c2daf0a422577a6c8a0be977}{FLASH\+\_\+\+OBR\+\_\+\+RDPRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592fe4d6a31168c065178c9fd45b2bd8}{FLASH\+\_\+\+OBR\+\_\+\+RDPRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce987133feb2311067ac98fec8e126e}{FLASH\+\_\+\+OBR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OBR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbb0d905783c45eedfcc51230f9226b}{FLASH\+\_\+\+OBR\+\_\+\+IWDG\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce987133feb2311067ac98fec8e126e}{FLASH\+\_\+\+OBR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e122c9fc8103644e310bef58ed57fb}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e84d6c706420de2335619043a06760d}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e122c9fc8103644e310bef58ed57fb}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddbf2bf2e4c6cab17c7eb7f226184f98}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d863a776a1d5a136e267bac209f6a85}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddbf2bf2e4c6cab17c7eb7f226184f98}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+\+USER\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e68fa3437ad3429abe48f86782967e1}{FLASH\+\_\+\+OBR\+\_\+\+USER\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FLASH\+\_\+\+OBR\+\_\+\+USER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1585552c59923cb1e1979cdfdc77b991}{FLASH\+\_\+\+OBR\+\_\+\+USER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e68fa3437ad3429abe48f86782967e1}{FLASH\+\_\+\+OBR\+\_\+\+USER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+\+DATA0\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc8395646781a1dac3c37e3410310e8}{FLASH\+\_\+\+OBR\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+OBR\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9380684d6fc14b681adf7eb97964c0bf}{FLASH\+\_\+\+OBR\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc8395646781a1dac3c37e3410310e8}{FLASH\+\_\+\+OBR\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+\+DATA1\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758a49a002547e2d7536c7f6249347e6}{FLASH\+\_\+\+OBR\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+OBR\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae48a097cfc60d888756d3fda266d87c9}{FLASH\+\_\+\+OBR\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758a49a002547e2d7536c7f6249347e6}{FLASH\+\_\+\+OBR\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRPR\+\_\+\+WRP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ccbeafd9e71de3e99373fef601eacd2}{FLASH\+\_\+\+WRPR\+\_\+\+WRP\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FLASH\+\_\+\+WRPR\+\_\+\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3842e780ec47c1127de0ed4a93821d}{FLASH\+\_\+\+WRPR\+\_\+\+WRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ccbeafd9e71de3e99373fef601eacd2}{FLASH\+\_\+\+WRPR\+\_\+\+WRP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+RDP\+\_\+\+RDP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afabbb941e194f9db3e1ff365432fd8}{FLASH\+\_\+\+RDP\+\_\+\+RDP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+RDP\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd716ae96657c56919fe5047cc0d65d}{FLASH\+\_\+\+RDP\+\_\+\+RDP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afabbb941e194f9db3e1ff365432fd8}{FLASH\+\_\+\+RDP\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+RDP\+\_\+n\+RDP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecea2b92a7fc17580e71e16c735f850}{FLASH\+\_\+\+RDP\+\_\+n\+RDP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+RDP\+\_\+n\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1145e521145389b9072e85252e54ca3d}{FLASH\+\_\+\+RDP\+\_\+n\+RDP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecea2b92a7fc17580e71e16c735f850}{FLASH\+\_\+\+RDP\+\_\+n\+RDP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+USER\+\_\+\+USER\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac302a075c1d89be311421063c0844e95}{FLASH\+\_\+\+USER\+\_\+\+USER\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+USER\+\_\+\+USER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab0317a3e9f0e692213011164fb0d2de}{FLASH\+\_\+\+USER\+\_\+\+USER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac302a075c1d89be311421063c0844e95}{FLASH\+\_\+\+USER\+\_\+\+USER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+USER\+\_\+n\+USER\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac324dec4382df4641ffcd048253cc829}{FLASH\+\_\+\+USER\+\_\+n\+USER\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+USER\+\_\+n\+USER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f0334d45dfeb5ab7fd84311ddd0379e}{FLASH\+\_\+\+USER\+\_\+n\+USER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac324dec4382df4641ffcd048253cc829}{FLASH\+\_\+\+USER\+\_\+n\+USER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+DATA0\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga023b616921dce0fd1181810a911646ef}{FLASH\+\_\+\+DATA0\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+DATA0\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56179fa514ee5fa01267bcdc8a6695e5}{FLASH\+\_\+\+DATA0\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga023b616921dce0fd1181810a911646ef}{FLASH\+\_\+\+DATA0\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+DATA0\+\_\+n\+DATA0\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga597ef27b0138fe150cef04fd7c986bf3}{FLASH\+\_\+\+DATA0\+\_\+n\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+DATA0\+\_\+n\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00a2e88c10868d2c044a8010b12019e8}{FLASH\+\_\+\+DATA0\+\_\+n\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga597ef27b0138fe150cef04fd7c986bf3}{FLASH\+\_\+\+DATA0\+\_\+n\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+DATA1\+\_\+\+DATA1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26b4a2f158852398788f3d8c7b707ee}{FLASH\+\_\+\+DATA1\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+DATA1\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c7747463ef29d4d2638db99b2eb17af}{FLASH\+\_\+\+DATA1\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26b4a2f158852398788f3d8c7b707ee}{FLASH\+\_\+\+DATA1\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+DATA1\+\_\+n\+DATA1\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c77df1c2fb140340a5342c97c25776}{FLASH\+\_\+\+DATA1\+\_\+n\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+DATA1\+\_\+n\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7f6704e3cbf43d8385d61656111f5e8}{FLASH\+\_\+\+DATA1\+\_\+n\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c77df1c2fb140340a5342c97c25776}{FLASH\+\_\+\+DATA1\+\_\+n\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP0\+\_\+\+WRP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf4334a7b9a979e3bb14b4f50e868bc}{FLASH\+\_\+\+WRP0\+\_\+\+WRP0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP0\+\_\+\+WRP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa956fef145edf00d54046e44305a005a}{FLASH\+\_\+\+WRP0\+\_\+\+WRP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf4334a7b9a979e3bb14b4f50e868bc}{FLASH\+\_\+\+WRP0\+\_\+\+WRP0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP0\+\_\+n\+WRP0\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569c06e656e1357d42d9548ef266659}{FLASH\+\_\+\+WRP0\+\_\+n\+WRP0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP0\+\_\+n\+WRP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff06814ffdd40e0f41b8abfb58a94533}{FLASH\+\_\+\+WRP0\+\_\+n\+WRP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569c06e656e1357d42d9548ef266659}{FLASH\+\_\+\+WRP0\+\_\+n\+WRP0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+\_\+\+WRP1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad659f7ae0ed4af971ed842034f8ce477}{FLASH\+\_\+\+WRP1\+\_\+\+WRP1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP1\+\_\+\+WRP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6e79cb6593a9aac4cf4ac87903502bb}{FLASH\+\_\+\+WRP1\+\_\+\+WRP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad659f7ae0ed4af971ed842034f8ce477}{FLASH\+\_\+\+WRP1\+\_\+\+WRP1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+\_\+n\+WRP1\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0309fc356e1fe51f5248c135ff210616}{FLASH\+\_\+\+WRP1\+\_\+n\+WRP1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP1\+\_\+n\+WRP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b856e9d7bb136f77c185cdf7a778810}{FLASH\+\_\+\+WRP1\+\_\+n\+WRP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0309fc356e1fe51f5248c135ff210616}{FLASH\+\_\+\+WRP1\+\_\+n\+WRP1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+\_\+\+WRP2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7d4b7848ac97481f69e4a858deccb1}{FLASH\+\_\+\+WRP2\+\_\+\+WRP2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP2\+\_\+\+WRP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e05a6cccc474ddd580c89ca35fab8f6}{FLASH\+\_\+\+WRP2\+\_\+\+WRP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7d4b7848ac97481f69e4a858deccb1}{FLASH\+\_\+\+WRP2\+\_\+\+WRP2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+\_\+n\+WRP2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb79ff11fc9b683416c6e22e9113de6}{FLASH\+\_\+\+WRP2\+\_\+n\+WRP2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP2\+\_\+n\+WRP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31b050ba2b32d47ba500a9b2968790f}{FLASH\+\_\+\+WRP2\+\_\+n\+WRP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb79ff11fc9b683416c6e22e9113de6}{FLASH\+\_\+\+WRP2\+\_\+n\+WRP2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP3\+\_\+\+WRP3\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd271fa8d3ab0764af8d9627533dcd78}{FLASH\+\_\+\+WRP3\+\_\+\+WRP3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP3\+\_\+\+WRP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c60a5c1b02b5edb3e4ad04de3dea4c1}{FLASH\+\_\+\+WRP3\+\_\+\+WRP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd271fa8d3ab0764af8d9627533dcd78}{FLASH\+\_\+\+WRP3\+\_\+\+WRP3\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP3\+\_\+n\+WRP3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be17257a1adddb9adf4975e75425170}{FLASH\+\_\+\+WRP3\+\_\+n\+WRP3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP3\+\_\+n\+WRP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b1ae40a4a63c467a202d505afd0beb}{FLASH\+\_\+\+WRP3\+\_\+n\+WRP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be17257a1adddb9adf4975e75425170}{FLASH\+\_\+\+WRP3\+\_\+n\+WRP3\+\_\+\+Msk}}
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == ADC1))
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == ADC1\+\_\+\+COMMON)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+DMA\+\_\+\+CAPABILITY\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == ADC1)
\item 
\#define {\bfseries IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == CRC)
\item 
\#define {\bfseries IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+AF\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+SMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}~IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE
\item 
\#define {\bfseries IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == IWDG)
\item 
\#define {\bfseries IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}(INSTANCE)~0U
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TIX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITRX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+OCXREF\+\_\+\+CLEAR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+INSTANCE}(INSTANCE)~0U
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)~0U
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE\+\_\+\+SELECT\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+REPETITION\+\_\+\+COUNTER\+\_\+\+INSTANCE}(INSTANCE)~0U
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CLOCK\+\_\+\+DIVISION\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+COMMUTATION\+\_\+\+EVENT\+\_\+\+INSTANCE}(INSTANCE)~0U
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+HALL\+\_\+\+SENSOR\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}(INSTANCE)~0U
\item 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+IRDA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+MULTIPROCESSOR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+DMA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == RTC)
\item 
\#define {\bfseries IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == WWDG)
\item 
\#define {\bfseries IS\+\_\+\+PCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == USB)
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+MIN}~4000000U
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+MAX}~16000000U
\item 
\#define {\bfseries RCC\+\_\+\+MAX\+\_\+\+FREQUENCY}~72000000U
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}}
\item 
\#define {\bfseries CEC\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}}
\item 
\#define {\bfseries OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}}
\item 
\#define {\bfseries USB\+\_\+\+HP\+\_\+\+CAN1\+\_\+\+TX\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76}{USB\+\_\+\+HP\+\_\+\+IRQn}}
\item 
\#define {\bfseries CAN1\+\_\+\+TX\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76}{USB\+\_\+\+HP\+\_\+\+IRQn}}
\item 
\#define {\bfseries CAN1\+\_\+\+RX0\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec}{USB\+\_\+\+LP\+\_\+\+IRQn}}
\item 
\#define {\bfseries USB\+\_\+\+LP\+\_\+\+CAN1\+\_\+\+RX0\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec}{USB\+\_\+\+LP\+\_\+\+IRQn}}
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+IRQHandler}~ADC1\+\_\+\+IRQHandler
\item 
\#define {\bfseries CEC\+\_\+\+IRQHandler}~USBWake\+Up\+\_\+\+IRQHandler
\item 
\#define {\bfseries OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQHandler}~USBWake\+Up\+\_\+\+IRQHandler
\item 
\#define {\bfseries USB\+\_\+\+HP\+\_\+\+CAN1\+\_\+\+TX\+\_\+\+IRQHandler}~USB\+\_\+\+HP\+\_\+\+IRQHandler
\item 
\#define {\bfseries CAN1\+\_\+\+TX\+\_\+\+IRQHandler}~USB\+\_\+\+HP\+\_\+\+IRQHandler
\item 
\#define {\bfseries CAN1\+\_\+\+RX0\+\_\+\+IRQHandler}~USB\+\_\+\+LP\+\_\+\+IRQHandler
\item 
\#define {\bfseries USB\+\_\+\+LP\+\_\+\+CAN1\+\_\+\+RX0\+\_\+\+IRQHandler}~USB\+\_\+\+LP\+\_\+\+IRQHandler
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} \{ \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e}{TIM1\+\_\+\+BRK\+\_\+\+TIM15\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646}{TIM1\+\_\+\+UP\+\_\+\+TIM16\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM17\+\_\+\+IRQn}} = 26
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b}{CEC\+\_\+\+IRQn}} = 42
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e}{TIM1\+\_\+\+BRK\+\_\+\+TIM15\+\_\+\+IRQn}} = 24
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646}{TIM1\+\_\+\+UP\+\_\+\+TIM16\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM17\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b}{CEC\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a7154e3b4ac190ef2ad83ef2f51fd0787}{TIM12\+\_\+\+IRQn}} = 43
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a80f2859ba927482198af10dadcc9138a}{TIM13\+\_\+\+IRQn}} = 44
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f}{TIM14\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5}{DMA2\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\+\_\+\+Channel4\+\_\+\+IRQn}} = 59
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\+\_\+\+Channel5\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536}{FSMC\+\_\+\+IRQn}} = 48
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5}{DMA2\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQn}} = 59
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af7dd6ab0916846014b6ab0b0268ea66b}{TIM9\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a685a55b2faf733279cc119cb226414ab}{TIM10\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aaa6029fc5b60dd418567194c5190eb4e}{TIM11\+\_\+\+IRQn}} = 26
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a7154e3b4ac190ef2ad83ef2f51fd0787}{TIM12\+\_\+\+IRQn}} = 43
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a80f2859ba927482198af10dadcc9138a}{TIM13\+\_\+\+IRQn}} = 44
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f}{TIM14\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536}{FSMC\+\_\+\+IRQn}} = 48
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5}{DMA2\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQn}} = 59
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76}{USB\+\_\+\+HP\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec}{USB\+\_\+\+LP\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76}{USB\+\_\+\+HP\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec}{USB\+\_\+\+LP\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f}{USB\+\_\+\+HP\+\_\+\+CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86}{USB\+\_\+\+LP\+\_\+\+CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f}{USB\+\_\+\+HP\+\_\+\+CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86}{USB\+\_\+\+LP\+\_\+\+CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 24
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f}{USB\+\_\+\+HP\+\_\+\+CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86}{USB\+\_\+\+LP\+\_\+\+CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 24
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a}{TIM8\+\_\+\+BRK\+\_\+\+IRQn}} = 43
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9}{TIM8\+\_\+\+UP\+\_\+\+IRQn}} = 44
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb}{TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\+\_\+\+CC\+\_\+\+IRQn}} = 46
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16}{ADC3\+\_\+\+IRQn}} = 47
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536}{FSMC\+\_\+\+IRQn}} = 48
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3}{SDIO\+\_\+\+IRQn}} = 49
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5}{DMA2\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f}{USB\+\_\+\+HP\+\_\+\+CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86}{USB\+\_\+\+LP\+\_\+\+CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f}{TIM1\+\_\+\+UP\+\_\+\+TIM10\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce}{TIM8\+\_\+\+BRK\+\_\+\+TIM12\+\_\+\+IRQn}} = 43
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d}{TIM8\+\_\+\+UP\+\_\+\+TIM13\+\_\+\+IRQn}} = 44
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307}{TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM14\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\+\_\+\+CC\+\_\+\+IRQn}} = 46
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16}{ADC3\+\_\+\+IRQn}} = 47
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536}{FSMC\+\_\+\+IRQn}} = 48
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3}{SDIO\+\_\+\+IRQn}} = 49
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5}{DMA2\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQn}} = 59
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 26
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn}} = 42
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\+\_\+\+Channel4\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\+\_\+\+Channel5\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4}{CAN2\+\_\+\+TX\+\_\+\+IRQn}} = 63
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a}{CAN2\+\_\+\+RX0\+\_\+\+IRQn}} = 64
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a}{CAN2\+\_\+\+RX1\+\_\+\+IRQn}} = 65
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd}{CAN2\+\_\+\+SCE\+\_\+\+IRQn}} = 66
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{OTG\+\_\+\+FS\+\_\+\+IRQn}} = 67
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 26
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn}} = 42
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\+\_\+\+Channel4\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\+\_\+\+Channel5\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a}{ETH\+\_\+\+IRQn}} = 61
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f}{ETH\+\_\+\+WKUP\+\_\+\+IRQn}} = 62
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4}{CAN2\+\_\+\+TX\+\_\+\+IRQn}} = 63
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a}{CAN2\+\_\+\+RX0\+\_\+\+IRQn}} = 64
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a}{CAN2\+\_\+\+RX1\+\_\+\+IRQn}} = 65
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd}{CAN2\+\_\+\+SCE\+\_\+\+IRQn}} = 66
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{OTG\+\_\+\+FS\+\_\+\+IRQn}} = 67
 \}
\begin{DoxyCompactList}\small\item\em STM32\+F10x Interrupt Number Definition, according to the selected device in \mbox{\hyperlink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F1xx devices. ~\newline
 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
This file contains\+:
\begin{DoxyItemize}
\item Data structures and the address mapping for all peripherals
\item Peripheral\textquotesingle{}s registers declarations and bits definition
\item Macros to access peripherals registers hardware
\end{DoxyItemize}

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 