;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB -0, @0
	MOV 121, <106
	CMP 130, -100
	MOV -1, <-30
	SLT -81, <-40
	JMP -1, @-30
	JMP 300, 90
	CMP 130, -100
	MOV -1, <-30
	MOV -81, <-40
	SUB <121, 106
	CMP -100, -600
	CMP 130, -100
	JMP -7, @-20
	MOV 70, 100
	MOV 70, 100
	SUB -0, @0
	MOV 121, <106
	CMP 121, <106
	MOV -1, <-30
	MOV -1, <-30
	JMP <180, 1
	SUB @-127, 100
	MOV -1, <-30
	MOV 121, <106
	JMP <180, 1
	ADD <-30, 9
	JMP <180, 1
	MOV -1, <-30
	SPL 128, 406
	MOV -1, <-30
	SPL 128, 406
	SLT 0, <-50
	ADD 3, 320
	ADD 3, 320
	MOV -1, <-30
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	SUB #72, @200
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	MOV -1, <-30
	SUB 700, -0
