
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.22 (git sha1 f109fa3d4c5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/vahid6i/src/vahid6i.v
Parsing SystemVerilog input from `/openlane/designs/vahid6i/src/vahid6i.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/openlane/designs/vahid6i/src/vahid6i.v:41)
Warning: Yosys has only limited support for tri-state logic at the moment. (/openlane/designs/vahid6i/src/vahid6i.v:890)
Warning: Yosys has only limited support for tri-state logic at the moment. (/openlane/designs/vahid6i/src/vahid6i.v:942)
Generating RTLIL representation for module `\alu'.
Generating RTLIL representation for module `\bc'.
Generating RTLIL representation for module `\ir'.
Generating RTLIL representation for module `\muxf'.
Generating RTLIL representation for module `\pc'.
Generating RTLIL representation for module `\po'.
Generating RTLIL representation for module `\regf'.
Generating RTLIL representation for module `\uc'.
Generating RTLIL representation for module `\vahid6i'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/vahid6i/runs/RUN_2023.04.06_14.48.18/tmp/synthesis/hierarchy.dot'.
Dumping module vahid6i to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \vahid6i
Used module:     \uc
Used module:         \pc
Used module:         \ir
Used module:         \bc
Used module:     \po
Used module:         \regf
Used module:         \muxf
Used module:         \alu

3.2. Analyzing design hierarchy..
Top module:  \vahid6i
Used module:     \uc
Used module:         \pc
Used module:         \ir
Used module:         \bc
Used module:     \po
Used module:         \regf
Used module:         \muxf
Used module:         \alu
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \vahid6i
Used module:     \uc
Used module:         \pc
Used module:         \ir
Used module:         \bc
Used module:     \po
Used module:         \regf
Used module:         \muxf
Used module:         \alu

5.1.2. Analyzing design hierarchy..
Top module:  \vahid6i
Used module:     \uc
Used module:         \pc
Used module:         \ir
Used module:         \bc
Used module:     \po
Used module:         \regf
Used module:         \muxf
Used module:         \alu
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:1100$269 in module regf.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:1098$268 in module regf.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:1092$259 in module regf.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$245 in module muxf.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$230 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$225 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$218 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$211 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$204 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$197 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$190 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$183 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$176 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$169 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$162 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$155 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$148 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$141 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$134 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$127 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$120 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$113 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$106 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$99 in module bc.
Removed a total of 0 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 130 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\pc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:953$257'.
  Set init value: \_5_ = 16'0000000000000000
Found init rule in `\ir.$proc$/openlane/designs/vahid6i/src/vahid6i.v:890$239'.
  Set init value: \_1_ = 16'x
Found init rule in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:105$236'.
  Set init value: \_55_ = 4'0000

5.2.5. Executing PROC_ARST pass (detect async resets in processes).

5.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~24 debug messages>

5.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1100$269'.
     1/1: $1\_1_[15:0]
Creating decoders for process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1098$268'.
     1/1: $1\_0_[15:0]
Creating decoders for process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1092$259'.
     1/3: $1$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$265
     2/3: $1$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_DATA[15:0]$264
     3/3: $1$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_ADDR[4:0]$263
Creating decoders for process `\pc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:953$257'.
Creating decoders for process `\pc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:972$256'.
Creating decoders for process `\muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$245'.
     1/1: $1\424$func$/openlane/designs/vahid6i/src/vahid6i.v:942$241.$result[15:0]$250
Creating decoders for process `\ir.$proc$/openlane/designs/vahid6i/src/vahid6i.v:890$239'.
Creating decoders for process `\ir.$proc$/openlane/designs/vahid6i/src/vahid6i.v:900$238'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:105$236'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$230'.
     1/1: $1\360$func$/openlane/designs/vahid6i/src/vahid6i.v:825$54.$result[3:0]$235
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$225'.
     1/1: $1\344$func$/openlane/designs/vahid6i/src/vahid6i.v:798$53.$result[3:0]$229
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$218'.
     1/1: $1\295$func$/openlane/designs/vahid6i/src/vahid6i.v:766$52.$result[0:0]$224
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$211'.
     1/1: $1\292$func$/openlane/designs/vahid6i/src/vahid6i.v:733$51.$result[0:0]$217
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$204'.
     1/1: $1\289$func$/openlane/designs/vahid6i/src/vahid6i.v:700$50.$result[0:0]$210
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$197'.
     1/1: $1\284$func$/openlane/designs/vahid6i/src/vahid6i.v:667$49.$result[0:0]$203
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$190'.
     1/1: $1\277$func$/openlane/designs/vahid6i/src/vahid6i.v:634$48.$result[0:0]$196
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$183'.
     1/1: $1\270$func$/openlane/designs/vahid6i/src/vahid6i.v:601$47.$result[3:0]$189
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$176'.
     1/1: $1\269$func$/openlane/designs/vahid6i/src/vahid6i.v:568$46.$result[3:0]$182
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$169'.
     1/1: $1\268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$45.$result[3:0]$175
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$162'.
     1/1: $1\267$func$/openlane/designs/vahid6i/src/vahid6i.v:502$44.$result[0:0]$168
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$155'.
     1/1: $1\262$func$/openlane/designs/vahid6i/src/vahid6i.v:469$43.$result[0:0]$161
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$148'.
     1/1: $1\257$func$/openlane/designs/vahid6i/src/vahid6i.v:436$42.$result[0:0]$154
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$141'.
     1/1: $1\253$func$/openlane/designs/vahid6i/src/vahid6i.v:403$41.$result[0:0]$147
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$134'.
     1/1: $1\249$func$/openlane/designs/vahid6i/src/vahid6i.v:370$40.$result[7:0]$140
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$127'.
     1/1: $1\248$func$/openlane/designs/vahid6i/src/vahid6i.v:337$39.$result[0:0]$133
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$120'.
     1/1: $1\242$func$/openlane/designs/vahid6i/src/vahid6i.v:304$38.$result[0:0]$126
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$113'.
     1/1: $1\237$func$/openlane/designs/vahid6i/src/vahid6i.v:271$37.$result[0:0]$119
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$106'.
     1/1: $1\231$func$/openlane/designs/vahid6i/src/vahid6i.v:238$36.$result[0:0]$112
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$99'.
     1/1: $1\227$func$/openlane/designs/vahid6i/src/vahid6i.v:205$35.$result[0:0]$105
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:863$98'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:861$97'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:859$96'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:857$95'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:855$94'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:853$93'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:851$92'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:849$91'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:847$90'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:845$89'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:843$88'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:841$87'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:839$86'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:837$85'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:835$84'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:833$83'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:831$82'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:829$81'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:827$80'.

5.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\regf.\_1_' from process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1100$269': $auto$proc_dlatch.cc:427:proc_dlatch$474
Latch inferred for signal `\regf.\_0_' from process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1098$268': $auto$proc_dlatch.cc:427:proc_dlatch$485
No latch inferred for signal `\muxf.\424$func$/openlane/designs/vahid6i/src/vahid6i.v:942$240.$result' from process `\muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$245'.
No latch inferred for signal `\muxf.\424$func$/openlane/designs/vahid6i/src/vahid6i.v:942$241.$result' from process `\muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$245'.
No latch inferred for signal `\muxf.\424$func$/openlane/designs/vahid6i/src/vahid6i.v:942$241.b' from process `\muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$245'.
No latch inferred for signal `\muxf.\424$func$/openlane/designs/vahid6i/src/vahid6i.v:942$241.s' from process `\muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$245'.
No latch inferred for signal `\bc.\360$func$/openlane/designs/vahid6i/src/vahid6i.v:825$34.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$230'.
No latch inferred for signal `\bc.\360$func$/openlane/designs/vahid6i/src/vahid6i.v:825$54.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$230'.
No latch inferred for signal `\bc.\360$func$/openlane/designs/vahid6i/src/vahid6i.v:825$54.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$230'.
No latch inferred for signal `\bc.\360$func$/openlane/designs/vahid6i/src/vahid6i.v:825$54.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$230'.
No latch inferred for signal `\bc.\344$func$/openlane/designs/vahid6i/src/vahid6i.v:798$33.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$225'.
No latch inferred for signal `\bc.\344$func$/openlane/designs/vahid6i/src/vahid6i.v:798$53.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$225'.
No latch inferred for signal `\bc.\344$func$/openlane/designs/vahid6i/src/vahid6i.v:798$53.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$225'.
No latch inferred for signal `\bc.\295$func$/openlane/designs/vahid6i/src/vahid6i.v:766$32.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$218'.
No latch inferred for signal `\bc.\295$func$/openlane/designs/vahid6i/src/vahid6i.v:766$52.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$218'.
No latch inferred for signal `\bc.\295$func$/openlane/designs/vahid6i/src/vahid6i.v:766$52.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$218'.
No latch inferred for signal `\bc.\295$func$/openlane/designs/vahid6i/src/vahid6i.v:766$52.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$218'.
No latch inferred for signal `\bc.\295$func$/openlane/designs/vahid6i/src/vahid6i.v:766$52.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$218'.
No latch inferred for signal `\bc.\292$func$/openlane/designs/vahid6i/src/vahid6i.v:733$31.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$211'.
No latch inferred for signal `\bc.\292$func$/openlane/designs/vahid6i/src/vahid6i.v:733$51.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$211'.
No latch inferred for signal `\bc.\292$func$/openlane/designs/vahid6i/src/vahid6i.v:733$51.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$211'.
No latch inferred for signal `\bc.\292$func$/openlane/designs/vahid6i/src/vahid6i.v:733$51.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$211'.
No latch inferred for signal `\bc.\292$func$/openlane/designs/vahid6i/src/vahid6i.v:733$51.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$211'.
No latch inferred for signal `\bc.\289$func$/openlane/designs/vahid6i/src/vahid6i.v:700$30.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$204'.
No latch inferred for signal `\bc.\289$func$/openlane/designs/vahid6i/src/vahid6i.v:700$50.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$204'.
No latch inferred for signal `\bc.\289$func$/openlane/designs/vahid6i/src/vahid6i.v:700$50.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$204'.
No latch inferred for signal `\bc.\289$func$/openlane/designs/vahid6i/src/vahid6i.v:700$50.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$204'.
No latch inferred for signal `\bc.\289$func$/openlane/designs/vahid6i/src/vahid6i.v:700$50.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$204'.
No latch inferred for signal `\bc.\284$func$/openlane/designs/vahid6i/src/vahid6i.v:667$29.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$197'.
No latch inferred for signal `\bc.\284$func$/openlane/designs/vahid6i/src/vahid6i.v:667$49.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$197'.
No latch inferred for signal `\bc.\284$func$/openlane/designs/vahid6i/src/vahid6i.v:667$49.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$197'.
No latch inferred for signal `\bc.\284$func$/openlane/designs/vahid6i/src/vahid6i.v:667$49.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$197'.
No latch inferred for signal `\bc.\284$func$/openlane/designs/vahid6i/src/vahid6i.v:667$49.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$197'.
No latch inferred for signal `\bc.\277$func$/openlane/designs/vahid6i/src/vahid6i.v:634$28.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$190'.
No latch inferred for signal `\bc.\277$func$/openlane/designs/vahid6i/src/vahid6i.v:634$48.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$190'.
No latch inferred for signal `\bc.\277$func$/openlane/designs/vahid6i/src/vahid6i.v:634$48.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$190'.
No latch inferred for signal `\bc.\277$func$/openlane/designs/vahid6i/src/vahid6i.v:634$48.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$190'.
No latch inferred for signal `\bc.\277$func$/openlane/designs/vahid6i/src/vahid6i.v:634$48.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$190'.
No latch inferred for signal `\bc.\270$func$/openlane/designs/vahid6i/src/vahid6i.v:601$27.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$183'.
No latch inferred for signal `\bc.\270$func$/openlane/designs/vahid6i/src/vahid6i.v:601$47.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$183'.
No latch inferred for signal `\bc.\270$func$/openlane/designs/vahid6i/src/vahid6i.v:601$47.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$183'.
No latch inferred for signal `\bc.\270$func$/openlane/designs/vahid6i/src/vahid6i.v:601$47.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$183'.
No latch inferred for signal `\bc.\270$func$/openlane/designs/vahid6i/src/vahid6i.v:601$47.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$183'.
No latch inferred for signal `\bc.\269$func$/openlane/designs/vahid6i/src/vahid6i.v:568$26.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$176'.
No latch inferred for signal `\bc.\269$func$/openlane/designs/vahid6i/src/vahid6i.v:568$46.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$176'.
No latch inferred for signal `\bc.\269$func$/openlane/designs/vahid6i/src/vahid6i.v:568$46.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$176'.
No latch inferred for signal `\bc.\269$func$/openlane/designs/vahid6i/src/vahid6i.v:568$46.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$176'.
No latch inferred for signal `\bc.\269$func$/openlane/designs/vahid6i/src/vahid6i.v:568$46.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$176'.
No latch inferred for signal `\bc.\268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$25.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$169'.
No latch inferred for signal `\bc.\268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$45.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$169'.
No latch inferred for signal `\bc.\268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$45.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$169'.
No latch inferred for signal `\bc.\268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$45.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$169'.
No latch inferred for signal `\bc.\268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$45.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$169'.
No latch inferred for signal `\bc.\267$func$/openlane/designs/vahid6i/src/vahid6i.v:502$24.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$162'.
No latch inferred for signal `\bc.\267$func$/openlane/designs/vahid6i/src/vahid6i.v:502$44.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$162'.
No latch inferred for signal `\bc.\267$func$/openlane/designs/vahid6i/src/vahid6i.v:502$44.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$162'.
No latch inferred for signal `\bc.\267$func$/openlane/designs/vahid6i/src/vahid6i.v:502$44.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$162'.
No latch inferred for signal `\bc.\267$func$/openlane/designs/vahid6i/src/vahid6i.v:502$44.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$162'.
No latch inferred for signal `\bc.\262$func$/openlane/designs/vahid6i/src/vahid6i.v:469$23.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$155'.
No latch inferred for signal `\bc.\262$func$/openlane/designs/vahid6i/src/vahid6i.v:469$43.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$155'.
No latch inferred for signal `\bc.\262$func$/openlane/designs/vahid6i/src/vahid6i.v:469$43.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$155'.
No latch inferred for signal `\bc.\262$func$/openlane/designs/vahid6i/src/vahid6i.v:469$43.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$155'.
No latch inferred for signal `\bc.\262$func$/openlane/designs/vahid6i/src/vahid6i.v:469$43.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$155'.
No latch inferred for signal `\bc.\257$func$/openlane/designs/vahid6i/src/vahid6i.v:436$22.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$148'.
No latch inferred for signal `\bc.\257$func$/openlane/designs/vahid6i/src/vahid6i.v:436$42.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$148'.
No latch inferred for signal `\bc.\257$func$/openlane/designs/vahid6i/src/vahid6i.v:436$42.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$148'.
No latch inferred for signal `\bc.\257$func$/openlane/designs/vahid6i/src/vahid6i.v:436$42.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$148'.
No latch inferred for signal `\bc.\257$func$/openlane/designs/vahid6i/src/vahid6i.v:436$42.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$148'.
No latch inferred for signal `\bc.\253$func$/openlane/designs/vahid6i/src/vahid6i.v:403$21.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$141'.
No latch inferred for signal `\bc.\253$func$/openlane/designs/vahid6i/src/vahid6i.v:403$41.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$141'.
No latch inferred for signal `\bc.\253$func$/openlane/designs/vahid6i/src/vahid6i.v:403$41.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$141'.
No latch inferred for signal `\bc.\253$func$/openlane/designs/vahid6i/src/vahid6i.v:403$41.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$141'.
No latch inferred for signal `\bc.\253$func$/openlane/designs/vahid6i/src/vahid6i.v:403$41.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$141'.
No latch inferred for signal `\bc.\249$func$/openlane/designs/vahid6i/src/vahid6i.v:370$20.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$134'.
No latch inferred for signal `\bc.\249$func$/openlane/designs/vahid6i/src/vahid6i.v:370$40.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$134'.
No latch inferred for signal `\bc.\249$func$/openlane/designs/vahid6i/src/vahid6i.v:370$40.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$134'.
No latch inferred for signal `\bc.\249$func$/openlane/designs/vahid6i/src/vahid6i.v:370$40.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$134'.
No latch inferred for signal `\bc.\249$func$/openlane/designs/vahid6i/src/vahid6i.v:370$40.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$134'.
No latch inferred for signal `\bc.\248$func$/openlane/designs/vahid6i/src/vahid6i.v:337$19.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$127'.
No latch inferred for signal `\bc.\248$func$/openlane/designs/vahid6i/src/vahid6i.v:337$39.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$127'.
No latch inferred for signal `\bc.\248$func$/openlane/designs/vahid6i/src/vahid6i.v:337$39.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$127'.
No latch inferred for signal `\bc.\248$func$/openlane/designs/vahid6i/src/vahid6i.v:337$39.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$127'.
No latch inferred for signal `\bc.\248$func$/openlane/designs/vahid6i/src/vahid6i.v:337$39.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$127'.
No latch inferred for signal `\bc.\242$func$/openlane/designs/vahid6i/src/vahid6i.v:304$18.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$120'.
No latch inferred for signal `\bc.\242$func$/openlane/designs/vahid6i/src/vahid6i.v:304$38.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$120'.
No latch inferred for signal `\bc.\242$func$/openlane/designs/vahid6i/src/vahid6i.v:304$38.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$120'.
No latch inferred for signal `\bc.\242$func$/openlane/designs/vahid6i/src/vahid6i.v:304$38.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$120'.
No latch inferred for signal `\bc.\242$func$/openlane/designs/vahid6i/src/vahid6i.v:304$38.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$120'.
No latch inferred for signal `\bc.\237$func$/openlane/designs/vahid6i/src/vahid6i.v:271$17.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$113'.
No latch inferred for signal `\bc.\237$func$/openlane/designs/vahid6i/src/vahid6i.v:271$37.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$113'.
No latch inferred for signal `\bc.\237$func$/openlane/designs/vahid6i/src/vahid6i.v:271$37.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$113'.
No latch inferred for signal `\bc.\237$func$/openlane/designs/vahid6i/src/vahid6i.v:271$37.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$113'.
No latch inferred for signal `\bc.\237$func$/openlane/designs/vahid6i/src/vahid6i.v:271$37.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$113'.
No latch inferred for signal `\bc.\231$func$/openlane/designs/vahid6i/src/vahid6i.v:238$16.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$106'.
No latch inferred for signal `\bc.\231$func$/openlane/designs/vahid6i/src/vahid6i.v:238$36.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$106'.
No latch inferred for signal `\bc.\231$func$/openlane/designs/vahid6i/src/vahid6i.v:238$36.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$106'.
No latch inferred for signal `\bc.\231$func$/openlane/designs/vahid6i/src/vahid6i.v:238$36.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$106'.
No latch inferred for signal `\bc.\231$func$/openlane/designs/vahid6i/src/vahid6i.v:238$36.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$106'.
No latch inferred for signal `\bc.\227$func$/openlane/designs/vahid6i/src/vahid6i.v:205$15.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$99'.
No latch inferred for signal `\bc.\227$func$/openlane/designs/vahid6i/src/vahid6i.v:205$35.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$99'.
No latch inferred for signal `\bc.\227$func$/openlane/designs/vahid6i/src/vahid6i.v:205$35.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$99'.
No latch inferred for signal `\bc.\227$func$/openlane/designs/vahid6i/src/vahid6i.v:205$35.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$99'.
No latch inferred for signal `\bc.\227$func$/openlane/designs/vahid6i/src/vahid6i.v:205$35.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$99'.

5.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\regf.$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_ADDR' using process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1092$259'.
  created $dff cell `$procdff$486' with positive edge clock.
Creating register for signal `\regf.$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_DATA' using process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1092$259'.
  created $dff cell `$procdff$487' with positive edge clock.
Creating register for signal `\regf.$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN' using process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1092$259'.
  created $dff cell `$procdff$488' with positive edge clock.
Creating register for signal `\pc.\_5_' using process `\pc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:972$256'.
  created $dff cell `$procdff$489' with positive edge clock.
Creating register for signal `\ir.\_1_' using process `\ir.$proc$/openlane/designs/vahid6i/src/vahid6i.v:900$238'.
  created $dff cell `$procdff$490' with positive edge clock.
Creating register for signal `\bc.\_09_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:863$98'.
  created $dff cell `$procdff$491' with positive edge clock.
Creating register for signal `\bc.\_08_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:861$97'.
  created $dff cell `$procdff$492' with positive edge clock.
Creating register for signal `\bc.\_07_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:859$96'.
  created $dff cell `$procdff$493' with positive edge clock.
Creating register for signal `\bc.\_06_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:857$95'.
  created $dff cell `$procdff$494' with positive edge clock.
Creating register for signal `\bc.\_05_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:855$94'.
  created $dff cell `$procdff$495' with positive edge clock.
Creating register for signal `\bc.\_04_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:853$93'.
  created $dff cell `$procdff$496' with positive edge clock.
Creating register for signal `\bc.\_03_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:851$92'.
  created $dff cell `$procdff$497' with positive edge clock.
Creating register for signal `\bc.\_02_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:849$91'.
  created $dff cell `$procdff$498' with positive edge clock.
Creating register for signal `\bc.\_01_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:847$90'.
  created $dff cell `$procdff$499' with positive edge clock.
Creating register for signal `\bc.\_00_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:845$89'.
  created $dff cell `$procdff$500' with positive edge clock.
Creating register for signal `\bc.\_63_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:843$88'.
  created $dff cell `$procdff$501' with positive edge clock.
Creating register for signal `\bc.\_62_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:841$87'.
  created $dff cell `$procdff$502' with positive edge clock.
Creating register for signal `\bc.\_61_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:839$86'.
  created $dff cell `$procdff$503' with positive edge clock.
Creating register for signal `\bc.\_60_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:837$85'.
  created $dff cell `$procdff$504' with positive edge clock.
Creating register for signal `\bc.\_59_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:835$84'.
  created $dff cell `$procdff$505' with positive edge clock.
Creating register for signal `\bc.\_58_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:833$83'.
  created $dff cell `$procdff$506' with positive edge clock.
Creating register for signal `\bc.\_57_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:831$82'.
  created $dff cell `$procdff$507' with positive edge clock.
Creating register for signal `\bc.\_56_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:829$81'.
  created $dff cell `$procdff$508' with positive edge clock.
Creating register for signal `\bc.\_55_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:827$80'.
  created $dff cell `$procdff$509' with positive edge clock.

5.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1100$269'.
Removing empty process `regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1100$269'.
Found and cleaned up 1 empty switch in `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1098$268'.
Removing empty process `regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1098$268'.
Found and cleaned up 1 empty switch in `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1092$259'.
Removing empty process `regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1092$259'.
Removing empty process `pc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:953$257'.
Removing empty process `pc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:972$256'.
Found and cleaned up 1 empty switch in `\muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$245'.
Removing empty process `muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$245'.
Removing empty process `ir.$proc$/openlane/designs/vahid6i/src/vahid6i.v:890$239'.
Removing empty process `ir.$proc$/openlane/designs/vahid6i/src/vahid6i.v:900$238'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:105$236'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$230'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$230'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$225'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$225'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$218'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$218'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$211'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$211'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$204'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$204'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$197'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$197'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$190'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$190'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$183'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$183'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$176'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$176'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$169'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$169'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$162'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$162'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$155'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$155'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$148'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$148'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$141'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$141'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$134'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$134'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$127'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$127'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$120'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$120'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$113'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$113'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$106'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$106'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$99'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$99'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:863$98'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:861$97'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:859$96'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:857$95'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:855$94'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:853$93'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:851$92'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:849$91'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:847$90'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:845$89'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:843$88'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:841$87'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:839$86'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:837$85'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:835$84'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:833$83'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:831$82'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:829$81'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:827$80'.
Cleaned up 24 empty switches.

5.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
Optimizing module uc.
Optimizing module regf.
<suppressed ~10 debug messages>
Optimizing module po.
Optimizing module pc.
Optimizing module muxf.
<suppressed ~1 debug messages>
Optimizing module ir.
Optimizing module bc.
<suppressed ~3 debug messages>
Optimizing module alu.
<suppressed ~1 debug messages>

5.3. Executing FLATTEN pass (flatten design).
Deleting now unused module uc.
Deleting now unused module regf.
Deleting now unused module po.
Deleting now unused module pc.
Deleting now unused module muxf.
Deleting now unused module ir.
Deleting now unused module bc.
Deleting now unused module alu.
<suppressed ~8 debug messages>

5.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 6 unused cells and 372 unused wires.
<suppressed ~10 debug messages>

5.6. Executing CHECK pass (checking for obvious problems).
Checking module vahid6i...
Found and reported 0 problems.

5.7. Executing OPT pass (performing simple optimizations).

5.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
    Consolidated identical input bits for $mux cell $flatten\po_0.\regf_0.$procmux$277:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262
      New ports: A=1'0, B=1'1, Y=$flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0]
      New connections: $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [15:1] = { $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1094$258_EN[15:0]$262 [0] }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$292: { $auto$opt_reduce.cc:134:opt_pmux$512 \uc_0.bc_0._41_ \uc_0.bc_0._49_ \uc_0.bc_0._51_ }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$324: { $auto$opt_reduce.cc:134:opt_pmux$516 $auto$opt_reduce.cc:134:opt_pmux$514 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$332: { $auto$opt_reduce.cc:134:opt_pmux$520 $auto$opt_reduce.cc:134:opt_pmux$518 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$343: { $auto$opt_reduce.cc:134:opt_pmux$524 $auto$opt_reduce.cc:134:opt_pmux$522 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$354: $auto$opt_reduce.cc:134:opt_pmux$526
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$360: $auto$opt_reduce.cc:134:opt_pmux$528
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$369: { $auto$opt_reduce.cc:134:opt_pmux$532 $auto$opt_reduce.cc:134:opt_pmux$530 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$378: { \uc_0.bc_0._13_ $auto$opt_reduce.cc:134:opt_pmux$534 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$387: { \uc_0.bc_0._16_ $auto$opt_reduce.cc:134:opt_pmux$536 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$399: { $auto$opt_reduce.cc:134:opt_pmux$538 \uc_0.bc_0._14_ }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$411: { $auto$opt_reduce.cc:134:opt_pmux$540 \uc_0.bc_0._13_ }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$422: $auto$opt_reduce.cc:134:opt_pmux$542
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$426: { $auto$opt_reduce.cc:134:opt_pmux$546 $auto$opt_reduce.cc:134:opt_pmux$544 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$433: { \uc_0.bc_0._12_ $auto$opt_reduce.cc:134:opt_pmux$548 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$439: { \uc_0.bc_0._11_ $auto$opt_reduce.cc:134:opt_pmux$550 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$447: { $auto$opt_reduce.cc:134:opt_pmux$552 \uc_0.bc_0._19_ }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$460: { \uc_0.bc_0._10_ $auto$opt_reduce.cc:134:opt_pmux$554 }
  Optimizing cells in module \vahid6i.
Performed a total of 18 changes.

5.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

5.7.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

5.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.7.9. Rerunning OPT passes. (Maybe there is more to do..)

5.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

5.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.7.13. Executing OPT_DFF pass (perform DFF optimizations).

5.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.7.16. Finished OPT passes. (There is nothing left to do.)

5.8. Executing FSM pass (extract and optimize FSM).

5.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking vahid6i.uc_0.bc_0._55_ as FSM state register:
    Register has an initialization value.

5.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.9. Executing OPT pass (performing simple optimizations).

5.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

5.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\uc_0.\pc_0.$procdff$489 ($dff) from module vahid6i (D = \uc_0.pc_0._4_, Q = \uc_0.pc_0._5_).
Adding EN signal on $flatten\uc_0.\ir_0.$procdff$490 ($dff) from module vahid6i (D = \I_data, Q = \uc_0.ir_0._1_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$508 ($dff) from module vahid6i (D = \uc_0.bc_0.227$func$/openlane/designs/vahid6i/src/vahid6i.v:205$15.$result, Q = \uc_0.bc_0._56_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$507 ($dff) from module vahid6i (D = \uc_0.bc_0.231$func$/openlane/designs/vahid6i/src/vahid6i.v:238$16.$result, Q = \uc_0.bc_0._57_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$506 ($dff) from module vahid6i (D = \uc_0.bc_0.237$func$/openlane/designs/vahid6i/src/vahid6i.v:271$17.$result, Q = \uc_0.bc_0._58_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$505 ($dff) from module vahid6i (D = \uc_0.bc_0.242$func$/openlane/designs/vahid6i/src/vahid6i.v:304$18.$result, Q = \uc_0.bc_0._59_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$504 ($dff) from module vahid6i (D = \uc_0.bc_0.248$func$/openlane/designs/vahid6i/src/vahid6i.v:337$19.$result, Q = \uc_0.bc_0._60_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$503 ($dff) from module vahid6i (D = \uc_0.ir_0._1_ [7:0], Q = \uc_0.bc_0._61_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$502 ($dff) from module vahid6i (D = \uc_0.bc_0.253$func$/openlane/designs/vahid6i/src/vahid6i.v:403$21.$result, Q = \uc_0.bc_0._62_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$501 ($dff) from module vahid6i (D = \uc_0.bc_0.257$func$/openlane/designs/vahid6i/src/vahid6i.v:436$22.$result, Q = \uc_0.bc_0._63_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$500 ($dff) from module vahid6i (D = \uc_0.bc_0.262$func$/openlane/designs/vahid6i/src/vahid6i.v:469$23.$result, Q = \uc_0.bc_0._00_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$499 ($dff) from module vahid6i (D = \uc_0.bc_0.267$func$/openlane/designs/vahid6i/src/vahid6i.v:502$24.$result, Q = \uc_0.bc_0._01_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$498 ($dff) from module vahid6i (D = \uc_0.bc_0.268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$25.$result, Q = \uc_0.bc_0._02_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$497 ($dff) from module vahid6i (D = \uc_0.ir_0._1_ [11:8], Q = \uc_0.bc_0._03_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$496 ($dff) from module vahid6i (D = \uc_0.ir_0._1_ [7:4], Q = \uc_0.bc_0._04_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$495 ($dff) from module vahid6i (D = \uc_0.bc_0.277$func$/openlane/designs/vahid6i/src/vahid6i.v:634$28.$result, Q = \uc_0.bc_0._05_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$494 ($dff) from module vahid6i (D = \uc_0.bc_0.284$func$/openlane/designs/vahid6i/src/vahid6i.v:667$29.$result, Q = \uc_0.bc_0._06_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$493 ($dff) from module vahid6i (D = \uc_0.bc_0.289$func$/openlane/designs/vahid6i/src/vahid6i.v:700$30.$result, Q = \uc_0.bc_0._07_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$492 ($dff) from module vahid6i (D = \uc_0.bc_0.292$func$/openlane/designs/vahid6i/src/vahid6i.v:733$31.$result, Q = \uc_0.bc_0._08_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$491 ($dff) from module vahid6i (D = \uc_0.bc_0.295$func$/openlane/designs/vahid6i/src/vahid6i.v:766$32.$result, Q = \uc_0.bc_0._09_).

5.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 4 unused cells and 7 unused wires.
<suppressed ~9 debug messages>

5.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~16 debug messages>

5.9.9. Rerunning OPT passes. (Maybe there is more to do..)

5.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

5.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.9.13. Executing OPT_DFF pass (perform DFF optimizations).

5.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.9.16. Rerunning OPT passes. (Maybe there is more to do..)

5.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

5.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.9.20. Executing OPT_DFF pass (perform DFF optimizations).

5.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.9.23. Finished OPT passes. (There is nothing left to do.)

5.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell vahid6i.$flatten\po_0.\muxf_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:924$243 ($eq).
Removed top 8 bits (of 16) from port B of cell vahid6i.$flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:968$252 ($add).
Removed top 3 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:163$56 ($eq).
Removed top 2 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:164$57 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:165$58 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:166$59 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:167$60 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:168$61 ($eq).
Removed top 2 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:172$65 ($eq).
Removed top 3 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:768$67 ($eq).
Removed top 2 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:769$68 ($eq).
Removed top 3 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:771$70 ($eq).
Removed top 2 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:772$71 ($eq).
Removed top 2 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:773$72 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:774$73 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:775$74 ($eq).
Removed top 2 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:799$75 ($eq).
Removed top 15 bits (of 16) from port B of cell vahid6i.$flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:967$251 ($add).

5.11. Executing PEEPOPT pass (run peephole optimizers).

5.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module vahid6i:
  creating $macc model for $flatten\po_0.\alu_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:37$8 ($add).
  creating $macc model for $flatten\po_0.\alu_0.$sub$/openlane/designs/vahid6i/src/vahid6i.v:40$11 ($sub).
  creating $macc model for $flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:967$251 ($add).
  creating $macc model for $flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:968$252 ($add).
  creating $alu model for $macc $flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:968$252.
  creating $alu model for $macc $flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:967$251.
  creating $alu model for $macc $flatten\po_0.\alu_0.$sub$/openlane/designs/vahid6i/src/vahid6i.v:40$11.
  creating $alu model for $macc $flatten\po_0.\alu_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:37$8.
  creating $alu cell for $flatten\po_0.\alu_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:37$8: $auto$alumacc.cc:485:replace_alu$607
  creating $alu cell for $flatten\po_0.\alu_0.$sub$/openlane/designs/vahid6i/src/vahid6i.v:40$11: $auto$alumacc.cc:485:replace_alu$610
  creating $alu cell for $flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:967$251: $auto$alumacc.cc:485:replace_alu$613
  creating $alu cell for $flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:968$252: $auto$alumacc.cc:485:replace_alu$616
  created 4 $alu and 0 $macc cells.

5.14. Executing SHARE pass (SAT-based resource sharing).

5.15. Executing OPT pass (performing simple optimizations).

5.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

5.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.15.6. Executing OPT_DFF pass (perform DFF optimizations).

5.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.15.9. Finished OPT passes. (There is nothing left to do.)

5.16. Executing MEMORY pass.

5.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing vahid6i.po_0.regf_0.rf write port 0.

5.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\po_0.regf_0.rf'[0] in module `\vahid6i': no output FF found.
Checking read port `\po_0.regf_0.rf'[1] in module `\vahid6i': no output FF found.
Checking read port address `\po_0.regf_0.rf'[0] in module `\vahid6i': merged address FF to cell.
Checking read port address `\po_0.regf_0.rf'[1] in module `\vahid6i': merged address FF to cell.

5.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory vahid6i.po_0.regf_0.rf by address:

5.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.18. Executing OPT pass (performing simple optimizations).

5.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~28 debug messages>

5.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.18.3. Executing OPT_DFF pass (perform DFF optimizations).

5.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 1 unused cells and 8 unused wires.
<suppressed ~3 debug messages>

5.18.5. Finished fast OPT passes.

5.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \po_0.regf_0.rf in module \vahid6i:
  created 21 $dff cells and 0 static cells of width 16.
Extracted addr FF from read port 0 of vahid6i.po_0.regf_0.rf: $\po_0.regf_0.rf$rdreg[0]
Extracted addr FF from read port 1 of vahid6i.po_0.regf_0.rf: $\po_0.regf_0.rf$rdreg[1]
  read interface: 2 $dff and 62 $mux cells.
  write interface: 21 write mux blocks.

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~81 debug messages>

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

5.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
    Consolidated identical input bits for $mux cell $auto$ff.cc:504:unmap_ce$622:
      Old ports: A={ 1'0 \uc_0.bc_0._03_ }, B={ 1'0 \uc_0.ir_0._1_ [11:8] }, Y=$auto$rtlil.cc:2468:Mux$623
      New ports: A=\uc_0.bc_0._03_, B=\uc_0.ir_0._1_ [11:8], Y=$auto$rtlil.cc:2468:Mux$623 [3:0]
      New connections: $auto$rtlil.cc:2468:Mux$623 [4] = 1'0
    Consolidated identical input bits for $mux cell $auto$ff.cc:504:unmap_ce$625:
      Old ports: A={ 1'0 \uc_0.bc_0._04_ }, B={ 1'0 \uc_0.ir_0._1_ [7:4] }, Y=$auto$rtlil.cc:2468:Mux$626
      New ports: A=\uc_0.bc_0._04_, B=\uc_0.ir_0._1_ [7:4], Y=$auto$rtlil.cc:2468:Mux$626 [3:0]
      New connections: $auto$rtlil.cc:2468:Mux$626 [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\uc_0.\bc_0.$ternary$/openlane/designs/vahid6i/src/vahid6i.v:800$76:
      Old ports: A=4'0001, B=4'1010, Y=\uc_0.bc_0._50_
      New ports: A=2'01, B=2'10, Y=\uc_0.bc_0._50_ [1:0]
      New connections: \uc_0.bc_0._50_ [3:2] = { \uc_0.bc_0._50_ [1] 1'0 }
  Optimizing cells in module \vahid6i.
Performed a total of 3 changes.

5.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.20.6. Executing OPT_SHARE pass.

5.20.7. Executing OPT_DFF pass (perform DFF optimizations).

5.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 0 unused cells and 127 unused wires.
<suppressed ~1 debug messages>

5.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~6 debug messages>

5.20.10. Rerunning OPT passes. (Maybe there is more to do..)

5.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

5.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.20.14. Executing OPT_SHARE pass.

5.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\po_0.regf_0.rf[9]$645 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[9]).
Adding EN signal on $memory\po_0.regf_0.rf[8]$643 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[8]).
Adding EN signal on $memory\po_0.regf_0.rf[7]$641 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[7]).
Adding EN signal on $memory\po_0.regf_0.rf[6]$639 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[6]).
Adding EN signal on $memory\po_0.regf_0.rf[5]$637 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[5]).
Adding EN signal on $memory\po_0.regf_0.rf[4]$635 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[4]).
Adding EN signal on $memory\po_0.regf_0.rf[3]$633 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[3]).
Adding EN signal on $memory\po_0.regf_0.rf[2]$631 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[2]).
Handling D = Q on $memory\po_0.regf_0.rf[20]$667 ($dff) from module vahid6i (removing D path).
Adding EN signal on $memory\po_0.regf_0.rf[1]$629 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[1]).
Handling D = Q on $memory\po_0.regf_0.rf[19]$665 ($dff) from module vahid6i (removing D path).
Handling D = Q on $memory\po_0.regf_0.rf[18]$663 ($dff) from module vahid6i (removing D path).
Handling D = Q on $memory\po_0.regf_0.rf[17]$661 ($dff) from module vahid6i (removing D path).
Handling D = Q on $memory\po_0.regf_0.rf[16]$659 ($dff) from module vahid6i (removing D path).
Adding EN signal on $memory\po_0.regf_0.rf[15]$657 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[15]).
Adding EN signal on $memory\po_0.regf_0.rf[14]$655 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[14]).
Adding EN signal on $memory\po_0.regf_0.rf[13]$653 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[13]).
Adding EN signal on $memory\po_0.regf_0.rf[12]$651 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[12]).
Adding EN signal on $memory\po_0.regf_0.rf[11]$649 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[11]).
Adding EN signal on $memory\po_0.regf_0.rf[10]$647 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[10]).
Adding EN signal on $memory\po_0.regf_0.rf[0]$627 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[0]).
Setting constant 0-bit at position 4 on $\po_0.regf_0.rf$rdreg[1] ($dff) from module vahid6i.
Setting constant 0-bit at position 4 on $\po_0.regf_0.rf$rdreg[0] ($dff) from module vahid6i.

5.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 16 unused cells and 22 unused wires.
<suppressed ~17 debug messages>

5.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~10 debug messages>

5.20.18. Rerunning OPT passes. (Maybe there is more to do..)

5.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

5.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.20.22. Executing OPT_SHARE pass.

5.20.23. Executing OPT_DFF pass (perform DFF optimizations).

5.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

5.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.20.26. Rerunning OPT passes. (Maybe there is more to do..)

5.20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

5.20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.20.30. Executing OPT_SHARE pass.

5.20.31. Executing OPT_DFF pass (perform DFF optimizations).

5.20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.20.34. Finished OPT passes. (There is nothing left to do.)

5.21. Executing TECHMAP pass (map to technology primitives).

5.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$1f812f0514ea3255703342654e053e2c502325cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~816 debug messages>

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~338 debug messages>

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
<suppressed ~237 debug messages>
Removed a total of 79 cells.

5.22.3. Executing OPT_DFF pass (perform DFF optimizations).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 60 unused cells and 404 unused wires.
<suppressed ~61 debug messages>

5.22.5. Finished fast OPT passes.

5.23. Executing ABC pass (technology mapping using ABC).

5.23.1. Extracting gate netlist of module `\vahid6i' to `<abc-temp-dir>/input.blif'..
Extracted 1137 gates and 1524 wires to a netlist network with 385 inputs and 141 outputs.

5.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       21
ABC RESULTS:               MUX cells:      556
ABC RESULTS:              XNOR cells:       29
ABC RESULTS:               NOT cells:       21
ABC RESULTS:              NAND cells:       32
ABC RESULTS:                OR cells:      118
ABC RESULTS:             ORNOT cells:       35
ABC RESULTS:               NOR cells:       40
ABC RESULTS:            ANDNOT cells:      168
ABC RESULTS:               XOR cells:       71
ABC RESULTS:        internal signals:      998
ABC RESULTS:           input signals:      385
ABC RESULTS:          output signals:      141
Removing temp directory.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~245 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.24.3. Executing OPT_DFF pass (perform DFF optimizations).

5.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 7 unused cells and 829 unused wires.
<suppressed ~58 debug messages>

5.24.5. Finished fast OPT passes.

5.25. Executing HIERARCHY pass (managing design hierarchy).

5.25.1. Analyzing design hierarchy..
Top module:  \vahid6i

5.25.2. Analyzing design hierarchy..
Top module:  \vahid6i
Removed 0 unused modules.

5.26. Printing statistics.

=== vahid6i ===

   Number of wires:               1313
   Number of wire bits:           3184
   Number of public wires:         331
   Number of public wire bits:    2194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1464
     $_ANDNOT_                     168
     $_AND_                         21
     $_DFFE_PN_                      6
     $_DFFE_PP_                    316
     $_DFF_P_                       12
     $_DLATCH_P_                    32
     $_MUX_                        556
     $_NAND_                        32
     $_NOR_                         40
     $_NOT_                         14
     $_ORNOT_                       35
     $_OR_                         118
     $_TBUF_                        16
     $_XNOR_                        28
     $_XOR_                         70

5.27. Executing CHECK pass (checking for obvious problems).
Checking module vahid6i...
Found and reported 0 problems.

6. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/vahid6i/runs/RUN_2023.04.06_14.48.18/tmp/synthesis/post_techmap.dot'.
Dumping module vahid6i to page 1.
Warning: WIDTHLABEL \po_0.regf_0._0_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [0] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [13] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [12] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [15] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [14] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [12] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [13] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [13] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [12] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [14] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [15] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [13] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [12] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [3] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [2] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [3] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [2] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [3] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [2] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [2] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [3] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [15] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [4] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [5] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [4] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [6] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [5] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [7] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [6] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [7] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [15] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [15] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [15] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.bc_0._04_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.bc_0._04_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.bc_0._04_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.bc_0._04_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [8] 1
Warning: WIDTHLABEL \uc_0.bc_0.268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$25.$result [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [9] 1
Warning: WIDTHLABEL \uc_0.bc_0.268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$25.$result [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [10] 1
Warning: WIDTHLABEL \uc_0.bc_0.268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$25.$result [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [11] 1
Warning: WIDTHLABEL \uc_0.bc_0.268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$25.$result [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._03_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [8] 1
Warning: WIDTHLABEL \uc_0.bc_0._03_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [9] 1
Warning: WIDTHLABEL \uc_0.bc_0._03_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [10] 1
Warning: WIDTHLABEL \uc_0.bc_0._03_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [0] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [0] 1
Warning: WIDTHLABEL \D_R_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [1] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [1] 1
Warning: WIDTHLABEL \D_R_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [1] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [2] 1
Warning: WIDTHLABEL \D_R_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [3] 1
Warning: WIDTHLABEL \D_R_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \D_R_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \D_R_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \D_R_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \D_R_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \D_R_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \D_R_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \D_R_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \D_R_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \D_R_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \D_R_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \D_R_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [15] 1
Warning: WIDTHLABEL \D_R_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [0] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [1] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [2] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [3] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [4] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [5] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [6] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [7] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [8] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [9] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [10] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [12] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [15] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [15] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._4_ [15] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \I_data [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [0] 1
Warning: WIDTHLABEL \I_data [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [1] 1
Warning: WIDTHLABEL \I_data [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [2] 1
Warning: WIDTHLABEL \I_data [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [3] 1
Warning: WIDTHLABEL \I_data [4] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \I_data [5] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \I_data [6] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \I_data [7] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \I_data [8] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [8] 1
Warning: WIDTHLABEL \I_data [9] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [9] 1
Warning: WIDTHLABEL \I_data [10] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [10] 1
Warning: WIDTHLABEL \I_data [11] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [11] 1
Warning: WIDTHLABEL \I_data [12] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [12] 1
Warning: WIDTHLABEL \I_data [13] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [13] 1
Warning: WIDTHLABEL \I_data [14] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [14] 1
Warning: WIDTHLABEL \I_data [15] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [15] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.bc_0._04_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.bc_0._04_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.bc_0._04_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.bc_0._04_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [8] 1
Warning: WIDTHLABEL \uc_0.bc_0._03_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [9] 1
Warning: WIDTHLABEL \uc_0.bc_0._03_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [10] 1
Warning: WIDTHLABEL \uc_0.bc_0._03_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [11] 1
Warning: WIDTHLABEL \uc_0.bc_0._03_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0.268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$25.$result [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$25.$result [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$25.$result [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0.268$func$/openlane/designs/vahid6i/src/vahid6i.v:535$25.$result [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._02_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._61_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._61_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._61_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._61_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.bc_0._61_ [4] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.bc_0._61_ [5] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.bc_0._61_ [6] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.bc_0._61_ [7] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._55_ [3] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [0] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [0] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [1] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [1] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [2] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [2] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [3] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [3] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [4] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [4] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [5] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [5] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [6] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [6] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [7] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [7] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [8] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [8] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [9] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [9] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [10] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [10] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [11] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [11] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [12] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [12] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [13] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [13] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [14] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [14] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [15] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [15] 1

7. Executing SHARE pass (SAT-based resource sharing).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 0 unused cells and 263 unused wires.
<suppressed ~263 debug messages>

10. Printing statistics.

=== vahid6i ===

   Number of wires:               1050
   Number of wire bits:           1513
   Number of public wires:          68
   Number of public wire bits:     523
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1464
     $_ANDNOT_                     168
     $_AND_                         21
     $_DFFE_PN_                      6
     $_DFFE_PP_                    316
     $_DFF_P_                       12
     $_DLATCH_P_                    32
     $_MUX_                        556
     $_NAND_                        32
     $_NOR_                         40
     $_NOT_                         14
     $_ORNOT_                       35
     $_OR_                         118
     $_TBUF_                        16
     $_XNOR_                        28
     $_XOR_                         70

mapping tbuf

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
Using template \$_TBUF_ for cells of type $_TBUF_.
No more expansions possible.
<suppressed ~19 debug messages>

12. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1305.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1304.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1303.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1302.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1301.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1300.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1299.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1298.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1306.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1307.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1308.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1309.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1310.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1311.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1312.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1313.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$4610 ($not).

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
Using template \$_DLATCH_P_ for cells of type $_DLATCH_P_.
No more expansions possible.
<suppressed ~36 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\vahid6i':
  mapped 334 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

16. Printing statistics.

=== vahid6i ===

   Number of wires:               1532
   Number of wire bits:           1995
   Number of public wires:          68
   Number of public wire bits:     523
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1802
     $_ANDNOT_                     168
     $_AND_                         21
     $_MUX_                        878
     $_NAND_                        32
     $_NOR_                         40
     $_NOT_                         30
     $_ORNOT_                       35
     $_OR_                         118
     $_XNOR_                        28
     $_XOR_                         70
     sky130_fd_sc_hd__dfxtp_2      334
     sky130_fd_sc_hd__dlxtp_1       32
     sky130_fd_sc_hd__ebufn_2       16

[INFO]: USING STRATEGY DELAY 0

17. Executing ABC pass (technology mapping using ABC).

17.1. Extracting gate netlist of module `\vahid6i' to `/tmp/yosys-abc-HG3WOS/input.blif'..
Extracted 1420 gates and 1835 wires to a netlist network with 415 inputs and 398 outputs.

17.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-HG3WOS/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-HG3WOS/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-HG3WOS/input.blif 
ABC: + read_lib -w /openlane/designs/vahid6i/runs/RUN_2023.04.06_14.48.18/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/vahid6i/runs/RUN_2023.04.06_14.48.18/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/vahid6i/runs/RUN_2023.04.06_14.48.18/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/vahid6i/runs/RUN_2023.04.06_14.48.18/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 15000 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 15000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 6 -S 750.0 
ABC: + upsize -D 15000 
ABC: Current delay (2782.08 ps) does not exceed the target delay (15000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 15000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   1618 ( 35.9 %)   Cap = 11.7 ff ( 12.8 %)   Area =    14222.39 ( 56.2 %)   Delay =  3099.62 ps  (  1.7 %)               
ABC: Path  0 --       2 : 0    6 pi                       A =   0.00  Df =  42.8  -24.1 ps  S =  64.9 ps  Cin =  0.0 ff  Cout =  12.7 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     867 : 4    2 sky130_fd_sc_hd__or4_2   A =   8.76  Df = 705.5 -493.3 ps  S = 123.7 ps  Cin =  1.5 ff  Cout =   9.3 ff  Cmax = 310.4 ff  G =  583  
ABC: Path  2 --     877 : 4    2 sky130_fd_sc_hd__o31ai_2 A =  12.51  Df = 985.1 -547.7 ps  S = 234.2 ps  Cin =  4.4 ff  Cout =   6.8 ff  Cmax =  80.6 ff  G =  149  
ABC: Path  3 --    1245 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1202.2 -622.1 ps  S = 188.0 ps  Cin =  2.1 ff  Cout =  15.2 ff  Cmax = 130.0 ff  G =  691  
ABC: Path  4 --    1247 : 4    3 sky130_fd_sc_hd__or4bb_2 A =  12.51  Df =1860.8 -440.9 ps  S = 116.7 ps  Cin =  1.5 ff  Cout =   8.6 ff  Cmax = 312.2 ff  G =  555  
ABC: Path  5 --    1248 : 2    5 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1999.8 -497.5 ps  S = 107.3 ps  Cin =  4.4 ff  Cout =  17.0 ff  Cmax = 295.7 ff  G =  364  
ABC: Path  6 --    1249 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df =2226.6 -561.3 ps  S = 230.9 ps  Cin =  2.1 ff  Cout =  19.0 ff  Cmax = 130.0 ff  G =  864  
ABC: Path  7 --    1250 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df =2486.1 -637.7 ps  S = 249.5 ps  Cin =  2.1 ff  Cout =  20.6 ff  Cmax = 130.0 ff  G =  930  
ABC: Path  8 --    1251 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =2779.1 -596.8 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  9 --    1252 : 1    1 sky130_fd_sc_hd__buf_1   A =   3.75  Df =3099.6 -698.5 ps  S = 396.4 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi1 (\D_W_data [0]).  End-point = po53 ($abc$3518$auto$rtlil.cc:2468:Mux$626[0]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  415/  398  lat =    0  nd =  1618  edge =   4138  area =6189.52  delay =1591.35  lev = 14
ABC: + write_blif /tmp/yosys-abc-HG3WOS/output.blif 

17.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      128
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      325
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      570
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       10
ABC RESULTS:        internal signals:     1022
ABC RESULTS:           input signals:      415
ABC RESULTS:          output signals:      398
Removing temp directory.

18. Executing SETUNDEF pass (replace undef values with defined constants).

19. Executing HILOMAP pass (mapping to constant drivers).

20. Executing SPLITNETS pass (splitting up multi-bit signals).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 2 unused cells and 1995 unused wires.
<suppressed ~48 debug messages>

22. Executing INSBUF pass (insert buffer cells for connected wires).
Added vahid6i.$auto$insbuf.cc:79:execute$6894: \clock -> \led_clock

23. Executing CHECK pass (checking for obvious problems).
Checking module vahid6i...
Warning: Wire vahid6i.\leds [3] is used but has no driver.
Warning: Wire vahid6i.\leds [2] is used but has no driver.
Warning: Wire vahid6i.\leds [1] is used but has no driver.
Warning: Wire vahid6i.\leds [0] is used but has no driver.
Warning: Wire vahid6i.\led_clock is used but has no driver.
Warning: Wire vahid6i.\I_rd is used but has no driver.
Warning: Wire vahid6i.\I_addr [15] is used but has no driver.
Warning: Wire vahid6i.\I_addr [14] is used but has no driver.
Warning: Wire vahid6i.\I_addr [13] is used but has no driver.
Warning: Wire vahid6i.\I_addr [12] is used but has no driver.
Warning: Wire vahid6i.\I_addr [11] is used but has no driver.
Warning: Wire vahid6i.\I_addr [10] is used but has no driver.
Warning: Wire vahid6i.\I_addr [9] is used but has no driver.
Warning: Wire vahid6i.\I_addr [8] is used but has no driver.
Warning: Wire vahid6i.\I_addr [7] is used but has no driver.
Warning: Wire vahid6i.\I_addr [6] is used but has no driver.
Warning: Wire vahid6i.\I_addr [5] is used but has no driver.
Warning: Wire vahid6i.\I_addr [4] is used but has no driver.
Warning: Wire vahid6i.\I_addr [3] is used but has no driver.
Warning: Wire vahid6i.\I_addr [2] is used but has no driver.
Warning: Wire vahid6i.\I_addr [1] is used but has no driver.
Warning: Wire vahid6i.\I_addr [0] is used but has no driver.
Warning: Wire vahid6i.\D_wr is used but has no driver.
Warning: Wire vahid6i.\D_rd is used but has no driver.
Warning: Wire vahid6i.\D_addr [7] is used but has no driver.
Warning: Wire vahid6i.\D_addr [6] is used but has no driver.
Warning: Wire vahid6i.\D_addr [5] is used but has no driver.
Warning: Wire vahid6i.\D_addr [4] is used but has no driver.
Warning: Wire vahid6i.\D_addr [3] is used but has no driver.
Warning: Wire vahid6i.\D_addr [2] is used but has no driver.
Warning: Wire vahid6i.\D_addr [1] is used but has no driver.
Warning: Wire vahid6i.\D_addr [0] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [15] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [14] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [13] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [12] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [11] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [10] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [9] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [8] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [7] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [6] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [5] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [4] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [3] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [2] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [1] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [0] is used but has no driver.
Found and reported 48 problems.

24. Printing statistics.

=== vahid6i ===

   Number of wires:               1965
   Number of wire bits:           2035
   Number of public wires:         391
   Number of public wire bits:     461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2001
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a211o_2        5
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a21bo_2       33
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21o_2        28
     sky130_fd_sc_hd__a21oi_2       20
     sky130_fd_sc_hd__a221o_2       10
     sky130_fd_sc_hd__a22o_2        14
     sky130_fd_sc_hd__a22oi_2        6
     sky130_fd_sc_hd__a2bb2o_2       6
     sky130_fd_sc_hd__a2bb2oi_2      3
     sky130_fd_sc_hd__a311oi_2       5
     sky130_fd_sc_hd__a31o_2        27
     sky130_fd_sc_hd__a31oi_2        3
     sky130_fd_sc_hd__a32o_2        10
     sky130_fd_sc_hd__a41o_2         5
     sky130_fd_sc_hd__a41oi_2        2
     sky130_fd_sc_hd__and2_2        22
     sky130_fd_sc_hd__and2b_2       63
     sky130_fd_sc_hd__and3_2        10
     sky130_fd_sc_hd__and3b_2        2
     sky130_fd_sc_hd__and4_2         8
     sky130_fd_sc_hd__and4b_2        7
     sky130_fd_sc_hd__and4bb_2       6
     sky130_fd_sc_hd__buf_1        570
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__dfxtp_2      334
     sky130_fd_sc_hd__dlxtp_1       32
     sky130_fd_sc_hd__ebufn_2       16
     sky130_fd_sc_hd__inv_2         11
     sky130_fd_sc_hd__mux2_2       325
     sky130_fd_sc_hd__mux4_2       128
     sky130_fd_sc_hd__nand2_2       28
     sky130_fd_sc_hd__nand3_2       10
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nand4_2        2
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2        41
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor4_2         5
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2        5
     sky130_fd_sc_hd__o211ai_2       8
     sky130_fd_sc_hd__o21a_2         9
     sky130_fd_sc_hd__o21ai_2       14
     sky130_fd_sc_hd__o21ba_2        6
     sky130_fd_sc_hd__o21bai_2       3
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o221ai_2       3
     sky130_fd_sc_hd__o22a_2        36
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__o2bb2ai_2      4
     sky130_fd_sc_hd__o311a_2        6
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        11
     sky130_fd_sc_hd__o31ai_2        6
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__or2_2         17
     sky130_fd_sc_hd__or2b_2        28
     sky130_fd_sc_hd__or3_2          9
     sky130_fd_sc_hd__or3b_2         6
     sky130_fd_sc_hd__or4_2          6
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2        4
     sky130_fd_sc_hd__xor2_2         4

   Chip area for module '\vahid6i': 21992.342400

25. Executing Verilog backend.

25.1. Executing BMUXMAP pass.

25.2. Executing DEMUXMAP pass.
Dumping module `\vahid6i'.

26. Executing Liberty frontend.
Imported 192 cell types from liberty file.

27. Executing CHECK pass (checking for obvious problems).
Checking module vahid6i...
Found and reported 0 problems.

Warnings: 539 unique messages, 2211 total
End of script. Logfile hash: 07fb676db7, CPU: user 1.07s system 0.00s, MEM: 36.46 MB peak
Yosys 0.22 (git sha1 f109fa3d4c5, gcc 8.3.1 -fPIC -Os)
Time spent: 45% 2x abc (0 sec), 11% 2x write_verilog (0 sec), ...
