{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 18:25:49 2023 " "Info: Processing started: Tue Nov 28 18:25:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KalkulatorGCDnLCM -c KalkulatorGCDnLCM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KalkulatorGCDnLCM -c KalkulatorGCDnLCM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdfrom8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcdfrom8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDfrom8bit-Behavioral " "Info: Found design unit 1: BCDfrom8bit-Behavioral" {  } { { "BCDfrom8bit.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/BCDfrom8bit.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BCDfrom8bit " "Info: Found entity 1: BCDfrom8bit" {  } { { "BCDfrom8bit.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/BCDfrom8bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdfrom32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcdfrom32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDfrom32bit-Behavioral " "Info: Found design unit 1: BCDfrom32bit-Behavioral" {  } { { "BCDfrom32bit.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/BCDfrom32bit.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BCDfrom32bit " "Info: Found entity 1: BCDfrom32bit" {  } { { "BCDfrom32bit.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/BCDfrom32bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtoascii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcdtoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDtoASCII-Behavioral " "Info: Found design unit 1: BCDtoASCII-Behavioral" {  } { { "BCDtoASCII.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/BCDtoASCII.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BCDtoASCII " "Info: Found entity 1: BCDtoASCII" {  } { { "BCDtoASCII.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/BCDtoASCII.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file converter32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter32-Behavioral " "Info: Found design unit 1: converter32-Behavioral" {  } { { "converter32.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/converter32.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 converter32 " "Info: Found entity 1: converter32" {  } { { "converter32.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/converter32.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_controller-fsm_arc " "Info: Found design unit 1: fsm_controller-fsm_arc" {  } { { "fsm_controller.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_controller.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm_controller " "Info: Found entity 1: fsm_controller" {  } { { "fsm_controller.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_io-behav " "Info: Found design unit 1: fsm_io-behav" {  } { { "fsm_io.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_io.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm_io " "Info: Found entity 1: fsm_io" {  } { { "fsm_io.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_io.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd-Behavioral " "Info: Found design unit 1: gcd-Behavioral" {  } { { "GCD.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/GCD.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gcd " "Info: Found entity 1: gcd" {  } { { "GCD.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/GCD.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd_ascii_converter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gcd_ascii_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GCD_ASCII_CONVERTER-ArsitekturGCDtoASCII " "Info: Found design unit 1: GCD_ASCII_CONVERTER-ArsitekturGCDtoASCII" {  } { { "GCD_ASCII_CONVERTER.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/GCD_ASCII_CONVERTER.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GCD_ASCII_CONVERTER " "Info: Found entity 1: GCD_ASCII_CONVERTER" {  } { { "GCD_ASCII_CONVERTER.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/GCD_ASCII_CONVERTER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcdfsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gcdfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcdfsm-behavioral " "Info: Found design unit 1: gcdfsm-behavioral" {  } { { "gcdfsm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdfsm.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gcdfsm " "Info: Found entity 1: gcdfsm" {  } { { "gcdfsm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdfsm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcdlcm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gcdlcm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcdlcm-gcdlcm_arc " "Info: Found design unit 1: gcdlcm-gcdlcm_arc" {  } { { "gcdlcm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdlcm.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gcdlcm " "Info: Found entity 1: gcdlcm" {  } { { "gcdlcm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdlcm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO-RTL " "Info: Found design unit 1: IO-RTL" {  } { { "IO.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/IO.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IO " "Info: Found entity 1: IO" {  } { { "IO.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/IO.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulatorgcdnlcm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulatorgcdnlcm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KalkulatorGCDnLCM-GCDnLCM " "Info: Found design unit 1: KalkulatorGCDnLCM-GCDnLCM" {  } { { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 KalkulatorGCDnLCM " "Info: Found entity 1: KalkulatorGCDnLCM" {  } { { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCM-Behavioral " "Info: Found design unit 1: LCM-Behavioral" {  } { { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCM " "Info: Found entity 1: LCM" {  } { { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcm_ascii_converter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcm_ascii_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCM_ASCII_CONVERTER-ArsitekturLCMtoASCII " "Info: Found design unit 1: LCM_ASCII_CONVERTER-ArsitekturLCMtoASCII" {  } { { "LCM_ASCII_CONVERTER.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM_ASCII_CONVERTER.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCM_ASCII_CONVERTER " "Info: Found entity 1: LCM_ASCII_CONVERTER" {  } { { "LCM_ASCII_CONVERTER.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM_ASCII_CONVERTER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcmfsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcmfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcmfsm-behavioral " "Info: Found design unit 1: lcmfsm-behavioral" {  } { { "lcmfsm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/lcmfsm.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lcmfsm " "Info: Found entity 1: lcmfsm" {  } { { "lcmfsm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/lcmfsm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_rx-RTL " "Info: Found design unit 1: my_uart_rx-RTL" {  } { { "my_uart_rx.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_rx.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Info: Found entity 1: my_uart_rx" {  } { { "my_uart_rx.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_rx.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_top-structural " "Info: Found design unit 1: my_uart_top-structural" {  } { { "my_uart_top.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_top.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_top " "Info: Found entity 1: my_uart_top" {  } { { "my_uart_top.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_top.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_tx-RTL " "Info: Found design unit 1: my_uart_tx-RTL" {  } { { "my_uart_tx.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_tx.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Info: Found entity 1: my_uart_tx" {  } { { "my_uart_tx.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_tx.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-ArsitekturReceiver " "Info: Found design unit 1: receiver-ArsitekturReceiver" {  } { { "receiver.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/receiver.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Info: Found entity 1: receiver" {  } { { "receiver.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/receiver.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sender-sender_arc " "Info: Found design unit 1: sender-sender_arc" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sender " "Info: Found entity 1: sender" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file speed_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_select-RTL " "Info: Found design unit 1: speed_select-RTL" {  } { { "speed_select.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/speed_select.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Info: Found entity 1: speed_select" {  } { { "speed_select.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/speed_select.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "KalkulatorGCDnLCM " "Info: Elaborating entity \"KalkulatorGCDnLCM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO IO:IO_COMPONENT " "Info: Elaborating entity \"IO\" for hierarchy \"IO:IO_COMPONENT\"" {  } { { "KalkulatorGCDnLCM.vhd" "IO_COMPONENT" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_top IO:IO_COMPONENT\|my_uart_top:UART " "Info: Elaborating entity \"my_uart_top\" for hierarchy \"IO:IO_COMPONENT\|my_uart_top:UART\"" {  } { { "IO.vhd" "UART" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/IO.vhd" 240 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select IO:IO_COMPONENT\|my_uart_top:UART\|speed_select:speed_rx " "Info: Elaborating entity \"speed_select\" for hierarchy \"IO:IO_COMPONENT\|my_uart_top:UART\|speed_select:speed_rx\"" {  } { { "my_uart_top.vhd" "speed_rx" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_top.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx IO:IO_COMPONENT\|my_uart_top:UART\|my_uart_rx:receiver " "Info: Elaborating entity \"my_uart_rx\" for hierarchy \"IO:IO_COMPONENT\|my_uart_top:UART\|my_uart_rx:receiver\"" {  } { { "my_uart_top.vhd" "receiver" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_top.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx IO:IO_COMPONENT\|my_uart_top:UART\|my_uart_tx:transmitter " "Info: Elaborating entity \"my_uart_tx\" for hierarchy \"IO:IO_COMPONENT\|my_uart_top:UART\|my_uart_tx:transmitter\"" {  } { { "my_uart_top.vhd" "transmitter" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_top.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT " "Info: Elaborating entity \"receiver\" for hierarchy \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\"" {  } { { "IO.vhd" "RECEIVER_COMPONENT" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/IO.vhd" 253 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender IO:IO_COMPONENT\|sender:SenderComponent " "Info: Elaborating entity \"sender\" for hierarchy \"IO:IO_COMPONENT\|sender:SenderComponent\"" {  } { { "IO.vhd" "SenderComponent" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/IO.vhd" 274 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCM_ASCII_CONVERTER IO:IO_COMPONENT\|LCM_ASCII_CONVERTER:LCMtoASCII " "Info: Elaborating entity \"LCM_ASCII_CONVERTER\" for hierarchy \"IO:IO_COMPONENT\|LCM_ASCII_CONVERTER:LCMtoASCII\"" {  } { { "IO.vhd" "LCMtoASCII" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/IO.vhd" 299 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDfrom32bit IO:IO_COMPONENT\|LCM_ASCII_CONVERTER:LCMtoASCII\|BCDfrom32bit:DoubleDabble " "Info: Elaborating entity \"BCDfrom32bit\" for hierarchy \"IO:IO_COMPONENT\|LCM_ASCII_CONVERTER:LCMtoASCII\|BCDfrom32bit:DoubleDabble\"" {  } { { "LCM_ASCII_CONVERTER.vhd" "DoubleDabble" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM_ASCII_CONVERTER.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoASCII IO:IO_COMPONENT\|LCM_ASCII_CONVERTER:LCMtoASCII\|BCDtoASCII:LCM1 " "Info: Elaborating entity \"BCDtoASCII\" for hierarchy \"IO:IO_COMPONENT\|LCM_ASCII_CONVERTER:LCMtoASCII\|BCDtoASCII:LCM1\"" {  } { { "LCM_ASCII_CONVERTER.vhd" "LCM1" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM_ASCII_CONVERTER.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GCD_ASCII_CONVERTER IO:IO_COMPONENT\|GCD_ASCII_CONVERTER:GCDtoASCII " "Info: Elaborating entity \"GCD_ASCII_CONVERTER\" for hierarchy \"IO:IO_COMPONENT\|GCD_ASCII_CONVERTER:GCDtoASCII\"" {  } { { "IO.vhd" "GCDtoASCII" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/IO.vhd" 323 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDfrom8bit IO:IO_COMPONENT\|GCD_ASCII_CONVERTER:GCDtoASCII\|BCDfrom8bit:DoubleDabble " "Info: Elaborating entity \"BCDfrom8bit\" for hierarchy \"IO:IO_COMPONENT\|GCD_ASCII_CONVERTER:GCDtoASCII\|BCDfrom8bit:DoubleDabble\"" {  } { { "GCD_ASCII_CONVERTER.vhd" "DoubleDabble" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/GCD_ASCII_CONVERTER.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_io IO:IO_COMPONENT\|fsm_io:fsm_io_COMP " "Info: Elaborating entity \"fsm_io\" for hierarchy \"IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\"" {  } { { "IO.vhd" "fsm_io_COMP" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/IO.vhd" 336 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcdlcm gcdlcm:PROCESS_COMPONENT " "Info: Elaborating entity \"gcdlcm\" for hierarchy \"gcdlcm:PROCESS_COMPONENT\"" {  } { { "KalkulatorGCDnLCM.vhd" "PROCESS_COMPONENT" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcmfsm gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM " "Info: Elaborating entity \"lcmfsm\" for hierarchy \"gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\"" {  } { { "gcdlcm.vhd" "COUNTLCM" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdlcm.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_a lcmfsm.vhd(73) " "Warning (10036): Verilog HDL or VHDL warning at lcmfsm.vhd(73): object \"out_a\" assigned a value but never read" {  } { { "lcmfsm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/lcmfsm.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_b lcmfsm.vhd(74) " "Warning (10036): Verilog HDL or VHDL warning at lcmfsm.vhd(74): object \"out_b\" assigned a value but never read" {  } { { "lcmfsm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/lcmfsm.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_c lcmfsm.vhd(75) " "Warning (10036): Verilog HDL or VHDL warning at lcmfsm.vhd(75): object \"out_c\" assigned a value but never read" {  } { { "lcmfsm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/lcmfsm.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter32 gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|converter32:CONVERT1 " "Info: Elaborating entity \"converter32\" for hierarchy \"gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|converter32:CONVERT1\"" {  } { { "lcmfsm.vhd" "CONVERT1" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/lcmfsm.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCM gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM1 " "Info: Elaborating entity \"LCM\" for hierarchy \"gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM1\"" {  } { { "lcmfsm.vhd" "LCM1" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/lcmfsm.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_controller gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|fsm_controller:FSM " "Info: Elaborating entity \"fsm_controller\" for hierarchy \"gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|fsm_controller:FSM\"" {  } { { "lcmfsm.vhd" "FSM" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/lcmfsm.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcdfsm gcdlcm:PROCESS_COMPONENT\|gcdfsm:COUNTGCD " "Info: Elaborating entity \"gcdfsm\" for hierarchy \"gcdlcm:PROCESS_COMPONENT\|gcdfsm:COUNTGCD\"" {  } { { "gcdlcm.vhd" "COUNTGCD" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdlcm.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_a gcdfsm.vhd(58) " "Warning (10036): Verilog HDL or VHDL warning at gcdfsm.vhd(58): object \"out_a\" assigned a value but never read" {  } { { "gcdfsm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdfsm.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_b gcdfsm.vhd(59) " "Warning (10036): Verilog HDL or VHDL warning at gcdfsm.vhd(59): object \"out_b\" assigned a value but never read" {  } { { "gcdfsm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdfsm.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_c gcdfsm.vhd(60) " "Warning (10036): Verilog HDL or VHDL warning at gcdfsm.vhd(60): object \"out_c\" assigned a value but never read" {  } { { "gcdfsm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdfsm.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcd gcdlcm:PROCESS_COMPONENT\|gcdfsm:COUNTGCD\|gcd:GCD1 " "Info: Elaborating entity \"gcd\" for hierarchy \"gcdlcm:PROCESS_COMPONENT\|gcdfsm:COUNTGCD\|gcd:GCD1\"" {  } { { "gcdfsm.vhd" "GCD1" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdfsm.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "IO:IO_COMPONENT\|my_uart_top:UART\|my_uart_tx:transmitter\|bps_start " "Warning: Converted tri-state buffer \"IO:IO_COMPONENT\|my_uart_top:UART\|my_uart_tx:transmitter\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_tx.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "IO:IO_COMPONENT\|my_uart_top:UART\|my_uart_rx:receiver\|bps_start " "Warning: Converted tri-state buffer \"IO:IO_COMPONENT\|my_uart_top:UART\|my_uart_rx:receiver\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_rx.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_rx.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|Mult2\"" {  } { { "ieee/numeric_std.vhd" "Mult2" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|Mult3\"" {  } { { "ieee/numeric_std.vhd" "Mult3" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|Mult0\"" {  } { { "ieee/numeric_std.vhd" "Mult0" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|Mult1\"" {  } { { "ieee/numeric_std.vhd" "Mult1" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2\"" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2\|multcore:mult_core IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2\|altshift:external_latency_ffs IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "my_uart_tx.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/my_uart_tx.vhd" 85 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO:IO_COMPONENT\|my_uart_top:UART\|my_uart_tx:transmitter\|bps_start_r~en " "Info: Register \"IO:IO_COMPONENT\|my_uart_top:UART\|my_uart_tx:transmitter\|bps_start_r~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO:IO_COMPONENT\|my_uart_top:UART\|my_uart_rx:receiver\|bps_start_r~en " "Info: Register \"IO:IO_COMPONENT\|my_uart_top:UART\|my_uart_rx:receiver\|bps_start_r~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|BILANGAN4internalB\[7\] " "Info: Register \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|BILANGAN4internalB\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|BILANGAN3internalB\[7\] " "Info: Register \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|BILANGAN3internalB\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|BILANGAN2internalB\[7\] " "Info: Register \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|BILANGAN2internalB\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|BILANGAN1internalB\[7\] " "Info: Register \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|BILANGAN1internalB\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|send_counter\[0\] " "Info: Register \"IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|send_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|send_counter\[2\] " "Info: Register \"IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|send_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|send_counter\[1\] " "Info: Register \"IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|send_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|send_counter\[3\] " "Info: Register \"IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|send_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1859 " "Info: Implemented 1859 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1850 " "Info: Implemented 1850 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 18:26:04 2023 " "Info: Processing ended: Tue Nov 28 18:26:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
