// Seed: 2889428108
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  wand  id_3,
    input  wire  id_4,
    input  wire  id_5
);
  wire id_7, id_8;
  bufif1 (id_0, id_1, id_8);
  module_2(
      id_8, id_7, id_7
  );
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri id_4,
    input wand id_5,
    input tri1 id_6,
    output wor id_7
);
  assign id_2 = 1;
  module_0(
      id_2, id_5, id_3, id_0, id_6, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
