{
  "module_name": "cs35l56.h",
  "hash_id": "98cfe8125e5345bf8f59f11315c674fe61d02c888655e531e82a2838d4568eb2",
  "original_prompt": "Ingested from linux-6.6.14/include/sound/cs35l56.h",
  "human_readable_source": " \n \n\n#ifndef __CS35L56_H\n#define __CS35L56_H\n\n#include <linux/firmware/cirrus/cs_dsp.h>\n#include <linux/regulator/consumer.h>\n#include <linux/regmap.h>\n\n#define CS35L56_DEVID\t\t\t\t\t0x0000000\n#define CS35L56_REVID\t\t\t\t\t0x0000004\n#define CS35L56_RELID\t\t\t\t\t0x000000C\n#define CS35L56_OTPID\t\t\t\t\t0x0000010\n#define CS35L56_SFT_RESET\t\t\t\t0x0000020\n#define CS35L56_GLOBAL_ENABLES\t\t\t\t0x0002014\n#define CS35L56_BLOCK_ENABLES\t\t\t\t0x0002018\n#define CS35L56_BLOCK_ENABLES2\t\t\t\t0x000201C\n#define CS35L56_REFCLK_INPUT\t\t\t\t0x0002C04\n#define CS35L56_GLOBAL_SAMPLE_RATE\t\t\t0x0002C0C\n#define CS35L56_ASP1_ENABLES1\t\t\t\t0x0004800\n#define CS35L56_ASP1_CONTROL1\t\t\t\t0x0004804\n#define CS35L56_ASP1_CONTROL2\t\t\t\t0x0004808\n#define CS35L56_ASP1_CONTROL3\t\t\t\t0x000480C\n#define CS35L56_ASP1_FRAME_CONTROL1\t\t\t0x0004810\n#define CS35L56_ASP1_FRAME_CONTROL5\t\t\t0x0004820\n#define CS35L56_ASP1_DATA_CONTROL1\t\t\t0x0004830\n#define CS35L56_ASP1_DATA_CONTROL5\t\t\t0x0004840\n#define CS35L56_DACPCM1_INPUT\t\t\t\t0x0004C00\n#define CS35L56_DACPCM2_INPUT\t\t\t\t0x0004C08\n#define CS35L56_ASP1TX1_INPUT\t\t\t\t0x0004C20\n#define CS35L56_ASP1TX2_INPUT\t\t\t\t0x0004C24\n#define CS35L56_ASP1TX3_INPUT\t\t\t\t0x0004C28\n#define CS35L56_ASP1TX4_INPUT\t\t\t\t0x0004C2C\n#define CS35L56_DSP1RX1_INPUT\t\t\t\t0x0004C40\n#define CS35L56_DSP1RX2_INPUT\t\t\t\t0x0004C44\n#define CS35L56_SWIRE_DP3_CH1_INPUT\t\t\t0x0004C70\n#define CS35L56_SWIRE_DP3_CH2_INPUT\t\t\t0x0004C74\n#define CS35L56_SWIRE_DP3_CH3_INPUT\t\t\t0x0004C78\n#define CS35L56_SWIRE_DP3_CH4_INPUT\t\t\t0x0004C7C\n#define CS35L56_IRQ1_CFG\t\t\t\t0x000E000\n#define CS35L56_IRQ1_STATUS\t\t\t\t0x000E004\n#define CS35L56_IRQ1_EINT_1\t\t\t\t0x000E010\n#define CS35L56_IRQ1_EINT_2\t\t\t\t0x000E014\n#define CS35L56_IRQ1_EINT_4\t\t\t\t0x000E01C\n#define CS35L56_IRQ1_EINT_8\t\t\t\t0x000E02C\n#define CS35L56_IRQ1_EINT_18\t\t\t\t0x000E054\n#define CS35L56_IRQ1_EINT_20\t\t\t\t0x000E05C\n#define CS35L56_IRQ1_MASK_1\t\t\t\t0x000E090\n#define CS35L56_IRQ1_MASK_2\t\t\t\t0x000E094\n#define CS35L56_IRQ1_MASK_4\t\t\t\t0x000E09C\n#define CS35L56_IRQ1_MASK_8\t\t\t\t0x000E0AC\n#define CS35L56_IRQ1_MASK_18\t\t\t\t0x000E0D4\n#define CS35L56_IRQ1_MASK_20\t\t\t\t0x000E0DC\n#define CS35L56_DSP_VIRTUAL1_MBOX_1\t\t\t0x0011020\n#define CS35L56_DSP_VIRTUAL1_MBOX_2\t\t\t0x0011024\n#define CS35L56_DSP_VIRTUAL1_MBOX_3\t\t\t0x0011028\n#define CS35L56_DSP_VIRTUAL1_MBOX_4\t\t\t0x001102C\n#define CS35L56_DSP_VIRTUAL1_MBOX_5\t\t\t0x0011030\n#define CS35L56_DSP_VIRTUAL1_MBOX_6\t\t\t0x0011034\n#define CS35L56_DSP_VIRTUAL1_MBOX_7\t\t\t0x0011038\n#define CS35L56_DSP_VIRTUAL1_MBOX_8\t\t\t0x001103C\n#define CS35L56_DSP_RESTRICT_STS1\t\t\t0x00190F0\n#define CS35L56_DSP1_XMEM_PACKED_0\t\t\t0x2000000\n#define CS35L56_DSP1_XMEM_PACKED_6143\t\t\t0x2005FFC\n#define CS35L56_DSP1_XMEM_UNPACKED32_0\t\t\t0x2400000\n#define CS35L56_DSP1_XMEM_UNPACKED32_4095\t\t0x2403FFC\n#define CS35L56_DSP1_SYS_INFO_ID\t\t\t0x25E0000\n#define CS35L56_DSP1_SYS_INFO_END\t\t\t0x25E004C\n#define CS35L56_DSP1_AHBM_WINDOW_DEBUG_0\t\t0x25E2040\n#define CS35L56_DSP1_AHBM_WINDOW_DEBUG_1\t\t0x25E2044\n#define CS35L56_DSP1_XMEM_UNPACKED24_0\t\t\t0x2800000\n#define CS35L56_DSP1_HALO_STATE_A1\t\t\t0x2801E58\n#define CS35L56_DSP1_HALO_STATE\t\t\t\t0x28021E0\n#define CS35L56_DSP1_PM_CUR_STATE_A1\t\t\t0x2804000\n#define CS35L56_DSP1_PM_CUR_STATE\t\t\t0x2804308\n#define CS35L56_DSP1_XMEM_UNPACKED24_8191\t\t0x2807FFC\n#define CS35L56_DSP1_CORE_BASE\t\t\t\t0x2B80000\n#define CS35L56_DSP1_SCRATCH1\t\t\t\t0x2B805C0\n#define CS35L56_DSP1_SCRATCH2\t\t\t\t0x2B805C8\n#define CS35L56_DSP1_SCRATCH3\t\t\t\t0x2B805D0\n#define CS35L56_DSP1_SCRATCH4\t\t\t\t0x2B805D8\n#define CS35L56_DSP1_YMEM_PACKED_0\t\t\t0x2C00000\n#define CS35L56_DSP1_YMEM_PACKED_4604\t\t\t0x2C047F0\n#define CS35L56_DSP1_YMEM_UNPACKED32_0\t\t\t0x3000000\n#define CS35L56_DSP1_YMEM_UNPACKED32_3070\t\t0x3002FF8\n#define CS35L56_DSP1_YMEM_UNPACKED24_0\t\t\t0x3400000\n#define CS35L56_MAIN_RENDER_USER_MUTE\t\t\t0x3400024\n#define CS35L56_MAIN_RENDER_USER_VOLUME\t\t\t0x340002C\n#define CS35L56_MAIN_POSTURE_NUMBER\t\t\t0x3400094\n#define CS35L56_PROTECTION_STATUS\t\t\t0x34000D8\n#define CS35L56_TRANSDUCER_ACTUAL_PS\t\t\t0x3400150\n#define CS35L56_DSP1_YMEM_UNPACKED24_6141\t\t0x3405FF4\n#define CS35L56_DSP1_PMEM_0\t\t\t\t0x3800000\n#define CS35L56_DSP1_PMEM_5114\t\t\t\t0x3804FE8\n\n \n#define CS35L56_DEVID_MASK\t\t\t\t0x00FFFFFF\n\n \n#define CS35L56_AREVID_MASK\t\t\t\t0x000000F0\n#define CS35L56_MTLREVID_MASK\t\t\t\t0x0000000F\n#define CS35L56_REVID_B0\t\t\t\t0x000000B0\n\n \n#define CS35L56_ASP_RX2_EN_SHIFT\t\t\t17\n#define CS35L56_ASP_RX1_EN_SHIFT\t\t\t16\n#define CS35L56_ASP_TX4_EN_SHIFT\t\t\t3\n#define CS35L56_ASP_TX3_EN_SHIFT\t\t\t2\n#define CS35L56_ASP_TX2_EN_SHIFT\t\t\t1\n#define CS35L56_ASP_TX1_EN_SHIFT\t\t\t0\n\n \n#define CS35L56_ASP_BCLK_FREQ_MASK\t\t\t0x0000003F\n#define CS35L56_ASP_BCLK_FREQ_SHIFT\t\t\t0\n\n \n#define CS35L56_ASP_RX_WIDTH_MASK\t\t\t0xFF000000\n#define CS35L56_ASP_RX_WIDTH_SHIFT\t\t\t24\n#define CS35L56_ASP_TX_WIDTH_MASK\t\t\t0x00FF0000\n#define CS35L56_ASP_TX_WIDTH_SHIFT\t\t\t16\n#define CS35L56_ASP_FMT_MASK\t\t\t\t0x00000700\n#define CS35L56_ASP_FMT_SHIFT\t\t\t\t8\n#define CS35L56_ASP_BCLK_INV_MASK\t\t\t0x00000040\n#define CS35L56_ASP_FSYNC_INV_MASK\t\t\t0x00000004\n\n \n#define CS35L56_ASP1_DOUT_HIZ_CTRL_MASK\t\t\t0x00000003\n\n \n#define CS35L56_ASP_TX_WL_MASK\t\t\t\t0x0000003F\n\n \n#define CS35L56_ASP_RX_WL_MASK\t\t\t\t0x0000003F\n\n \n#define CS35L56_ASP_TXn_SRC_MASK\t\t\t0x0000007F\n\n \n#define CS35L56_SWIRETXn_SRC_MASK\t\t\t0x0000007F\n\n \n#define CS35L56_IRQ1_STS_MASK\t\t\t\t0x00000001\n\n \n#define CS35L56_AMP_SHORT_ERR_EINT1_MASK\t\t0x80000000\n\n \n#define CS35L56_DSP_VIRTUAL2_MBOX_WR_EINT1_MASK\t\t0x00200000\n\n \n#define CS35L56_OTP_BOOT_DONE_MASK\t\t\t0x00000002\n\n \n#define CS35L56_TEMP_ERR_EINT1_MASK\t\t\t0x80000000\n\n \n#define CS35L56_INPUT_SRC_NONE\t\t\t\t0x00\n#define CS35L56_INPUT_SRC_ASP1RX1\t\t\t0x08\n#define CS35L56_INPUT_SRC_ASP1RX2\t\t\t0x09\n#define CS35L56_INPUT_SRC_VMON\t\t\t\t0x18\n#define CS35L56_INPUT_SRC_IMON\t\t\t\t0x19\n#define CS35L56_INPUT_SRC_ERR_VOL\t\t\t0x20\n#define CS35L56_INPUT_SRC_CLASSH\t\t\t0x21\n#define CS35L56_INPUT_SRC_VDDBMON\t\t\t0x28\n#define CS35L56_INPUT_SRC_VBSTMON\t\t\t0x29\n#define CS35L56_INPUT_SRC_DSP1TX1\t\t\t0x32\n#define CS35L56_INPUT_SRC_DSP1TX2\t\t\t0x33\n#define CS35L56_INPUT_SRC_DSP1TX3\t\t\t0x34\n#define CS35L56_INPUT_SRC_DSP1TX4\t\t\t0x35\n#define CS35L56_INPUT_SRC_DSP1TX5\t\t\t0x36\n#define CS35L56_INPUT_SRC_DSP1TX6\t\t\t0x37\n#define CS35L56_INPUT_SRC_DSP1TX7\t\t\t0x38\n#define CS35L56_INPUT_SRC_DSP1TX8\t\t\t0x39\n#define CS35L56_INPUT_SRC_TEMPMON\t\t\t0x3A\n#define CS35L56_INPUT_SRC_INTERPOLATOR\t\t\t0x40\n#define CS35L56_INPUT_SRC_SWIRE_DP1_CHANNEL1\t\t0x44\n#define CS35L56_INPUT_SRC_SWIRE_DP1_CHANNEL2\t\t0x45\n#define CS35L56_INPUT_MASK\t\t\t\t0x7F\n\n#define CS35L56_NUM_INPUT_SRC\t\t\t\t21\n\n \n#define CS35L56_ASP_FMT_DSP_A\t\t\t\t0\n#define CS35L56_ASP_FMT_I2S\t\t\t\t2\n\n \n#define CS35L56_ASP_UNUSED_HIZ_OFF_HIZ\t\t\t3\n\n \n#define CS35L56_PS0\t\t\t\t\t0\n#define CS35L56_PS3\t\t\t\t\t3\n\n \n#define CS35L56_RESTRICTED_MASK\t\t\t\t0x7\n\n \n#define CS35L56_MAIN_RENDER_USER_MUTE_MASK\t\t1\n\n \n#define CS35L56_MAIN_RENDER_USER_VOLUME_MIN\t\t-400\n#define CS35L56_MAIN_RENDER_USER_VOLUME_MAX\t\t400\n#define CS35L56_MAIN_RENDER_USER_VOLUME_MASK\t\t0x0000FFC0\n#define CS35L56_MAIN_RENDER_USER_VOLUME_SHIFT\t\t6\n#define CS35L56_MAIN_RENDER_USER_VOLUME_SIGNBIT\t\t9\n\n \n#define CS35L56_MAIN_POSTURE_MIN\t\t\t0\n#define CS35L56_MAIN_POSTURE_MAX\t\t\t255\n#define CS35L56_MAIN_POSTURE_MASK\t\t\tCS35L56_MAIN_POSTURE_MAX\n\n \n#define CS35L56_FIRMWARE_MISSING\t\t\tBIT(0)\n\n \n#define CS35L56_HALO_STATE_SHUTDOWN\t\t\t1\n#define CS35L56_HALO_STATE_BOOT_DONE\t\t\t2\n\n#define CS35L56_MBOX_CMD_AUDIO_PLAY\t\t\t0x0B000001\n#define CS35L56_MBOX_CMD_AUDIO_PAUSE\t\t\t0x0B000002\n#define CS35L56_MBOX_CMD_AUDIO_REINIT\t\t\t0x0B000003\n#define CS35L56_MBOX_CMD_HIBERNATE_NOW\t\t\t0x02000001\n#define CS35L56_MBOX_CMD_WAKEUP\t\t\t\t0x02000002\n#define CS35L56_MBOX_CMD_PREVENT_AUTO_HIBERNATE\t\t0x02000003\n#define CS35L56_MBOX_CMD_ALLOW_AUTO_HIBERNATE\t\t0x02000004\n#define CS35L56_MBOX_CMD_SHUTDOWN\t\t\t0x02000005\n#define CS35L56_MBOX_CMD_SYSTEM_RESET\t\t\t0x02000007\n\n#define CS35L56_MBOX_TIMEOUT_US\t\t\t\t5000\n#define CS35L56_MBOX_POLL_US\t\t\t\t250\n\n#define CS35L56_PS0_POLL_US\t\t\t\t500\n#define CS35L56_PS0_TIMEOUT_US\t\t\t\t50000\n#define CS35L56_PS3_POLL_US\t\t\t\t500\n#define CS35L56_PS3_TIMEOUT_US\t\t\t\t300000\n\n#define CS35L56_CONTROL_PORT_READY_US\t\t\t2200\n#define CS35L56_HALO_STATE_POLL_US\t\t\t1000\n#define CS35L56_HALO_STATE_TIMEOUT_US\t\t\t50000\n#define CS35L56_HIBERNATE_WAKE_POLL_US\t\t\t500\n#define CS35L56_HIBERNATE_WAKE_TIMEOUT_US\t\t5000\n#define CS35L56_RESET_PULSE_MIN_US\t\t\t1100\n\n#define CS35L56_SDW1_PLAYBACK_PORT\t\t\t1\n#define CS35L56_SDW1_CAPTURE_PORT\t\t\t3\n\n#define CS35L56_NUM_BULK_SUPPLIES\t\t\t3\n#define CS35L56_NUM_DSP_REGIONS\t\t\t\t5\n\nstruct cs35l56_base {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n\tint irq;\n\tstruct mutex irq_lock;\n\tu8 rev;\n\tbool init_done;\n\tbool fw_patched;\n\tbool secured;\n\tbool can_hibernate;\n\tstruct gpio_desc *reset_gpio;\n};\n\nextern struct regmap_config cs35l56_regmap_i2c;\nextern struct regmap_config cs35l56_regmap_spi;\nextern struct regmap_config cs35l56_regmap_sdw;\n\nextern const char * const cs35l56_tx_input_texts[CS35L56_NUM_INPUT_SRC];\nextern const unsigned int cs35l56_tx_input_values[CS35L56_NUM_INPUT_SRC];\n\nint cs35l56_set_patch(struct cs35l56_base *cs35l56_base);\nint cs35l56_mbox_send(struct cs35l56_base *cs35l56_base, unsigned int command);\nint cs35l56_firmware_shutdown(struct cs35l56_base *cs35l56_base);\nint cs35l56_wait_for_firmware_boot(struct cs35l56_base *cs35l56_base);\nvoid cs35l56_wait_control_port_ready(void);\nvoid cs35l56_wait_min_reset_pulse(void);\nvoid cs35l56_system_reset(struct cs35l56_base *cs35l56_base, bool is_soundwire);\nint cs35l56_irq_request(struct cs35l56_base *cs35l56_base, int irq);\nirqreturn_t cs35l56_irq(int irq, void *data);\nint cs35l56_is_fw_reload_needed(struct cs35l56_base *cs35l56_base);\nint cs35l56_runtime_suspend_common(struct cs35l56_base *cs35l56_base);\nint cs35l56_runtime_resume_common(struct cs35l56_base *cs35l56_base, bool is_soundwire);\nvoid cs35l56_init_cs_dsp(struct cs35l56_base *cs35l56_base, struct cs_dsp *cs_dsp);\nint cs35l56_hw_init(struct cs35l56_base *cs35l56_base);\nint cs35l56_get_bclk_freq_id(unsigned int freq);\nvoid cs35l56_fill_supply_names(struct regulator_bulk_data *data);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}