Coverage Report by instance with details

=================================================================================
=== Instance: /tb_top/hpvif
=== Design Unit: work.ahb2apb_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        390        85       305    21.79%

================================Toggle Details================================

Toggle Coverage for instance /tb_top/hpvif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        HADDR[0-3]           1           1                              100.00 
                                          HADDR[4]           0           1                               50.00 
                                       HADDR[5-10]           1           1                              100.00 
                                         HADDR[11]           0           1                               50.00 
                                      HADDR[12-31]           0           0                                0.00 
                                              HCLK           1           1                              100.00 
                                      HRDATA[0-31]           0           0                                0.00 
                                            HREADY           0           0                                0.00 
                                           HRESETn           0           0                                0.00 
                                             HRESP           0           0                                0.00 
                                           HSELAHB           0           0                                0.00 
                                         HTRANS[0]           1           1                              100.00 
                                         HTRANS[1]           0           0                                0.00 
                                       HWDATA[0-8]           1           1                              100.00 
                                         HWDATA[9]           0           0                                0.00 
                                     HWDATA[10-11]           1           1                              100.00 
                                        HWDATA[12]           1           0                               50.00 
                                     HWDATA[13-21]           1           1                              100.00 
                                        HWDATA[22]           0           0                                0.00 
                                        HWDATA[23]           1           1                              100.00 
                                        HWDATA[24]           0           0                                0.00 
                                     HWDATA[25-28]           1           1                              100.00 
                                        HWDATA[29]           0           0                                0.00 
                                     HWDATA[30-31]           1           1                              100.00 
                                            HWRITE           1           1                              100.00 
                                       PADDR[0-31]           0           0                                0.00 
                                              PCLK           1           1                              100.00 
                                           PENABLE           0           0                                0.00 
                                       PREADY[0-7]           0           0                                0.00 
                                        PSELx[0-7]           0           0                                0.00 
                                      PSLVERR[0-7]           0           0                                0.00 
                                      PWDATA[0-31]           0           0                                0.00 
                                            PWRITE           0           0                                0.00 

Total Node Count     =        195 
Toggled Node Count   =         41 
Untoggled Node Count =        154 

Toggle Coverage      =      21.79% (85 of 390 bins)

=================================================================================
=== Instance: /tb_top/DUT
=== Design Unit: work.ahb2apb
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        61        22        39    36.06%

================================Branch Details================================

Branch Coverage for instance /tb_top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File design.sv
------------------------------------IF Branch------------------------------------
    105                                        6     Count coming in to IF
    105             1                    ***0***             if (HRESETn == 1'b0)
    107             1                          5             else if (HSELAHB && (HTRANS == 2'b10 || HTRANS == 2'b11))
    109             1                          1             else
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    115                                       21     Count coming in to IF
    115             1                    ***0***             if (PSLVERR[Slave_number] == 1'b0) begin
    121             1                         21             end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    116                                  ***0***     Count coming in to IF
    116             1                    ***0***                 if (HRESETn == 1'b0)
    118             1                    ***0***                 else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    129                                       23     Count coming in to CASE
    130             1                         23                 IDLE: begin
    145             1                    ***0***                 READ: begin
    154             1                    ***0***                 W_WAIT: begin
    170             1                    ***0***                 WRITE: begin
    183             1                    ***0***                 WRITE_P: begin
    193             1                    ***0***                 W_ENABLE: begin
    207             1                    ***0***                 W_ENABLE_P: begin
    223             1                    ***0***                 R_ENABLE: begin
                                         ***0***     All False Count
Branch totals: 1 hit of 9 branches = 11.11%

------------------------------------IF Branch------------------------------------
    135                                       23     Count coming in to IF
    135             1                          1                     if (valid == 1'b0)
    137             1                         22                     else if (valid == 1'b1) begin
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    139                                       22     Count coming in to IF
    139             1                         10                         if (HWRITE == 1'b0) // Read
    141             1                         12                         else // Write
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    161                                  ***0***     Count coming in to IF
    161             1                    ***0***                     if (valid == 1'b0) begin
    164             1                    ***0***                     end else if (valid == 1'b1) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    178                                  ***0***     Count coming in to IF
    178             1                    ***0***                     if (valid == 1'b0)
    180             1                    ***0***                     else if (valid == 1'b1)
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    194                                  ***0***     Count coming in to IF
    194             1                    ***0***                     if (PREADY[Slave_number] == 1'b1) begin
    204             1                    ***0***                     end else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    198                                  ***0***     Count coming in to IF
    198             1                    ***0***                         if (valid == 1'b1 && HWRITE == 1'b0)
    200             1                    ***0***                         else if (valid == 1'b1 && HWRITE == 1'b1)
    202             1                    ***0***                         else if (valid == 1'b0)
                                         ***0***     All False Count
Branch totals: 0 hits of 4 branches = 0.00%

------------------------------------IF Branch------------------------------------
    208                                  ***0***     Count coming in to IF
    208             1                    ***0***                     if (PREADY[Slave_number] == 1'b1) begin
    220             1                    ***0***                     end else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    214                                  ***0***     Count coming in to IF
    214             1                    ***0***                         if (valid == 1'b1 && HWRITE == 1'b1)
    216             1                    ***0***                         else if (valid == 1'b0 && HWRITE == 1'b1)
    218             1                    ***0***                         else if (HWRITE == 1'b0)
                                         ***0***     All False Count
Branch totals: 0 hits of 4 branches = 0.00%

------------------------------------IF Branch------------------------------------
    224                                  ***0***     Count coming in to IF
    224             1                    ***0***                     if (PREADY[Slave_number] == 1'b1) begin
    236             1                    ***0***                     end else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    230                                  ***0***     Count coming in to IF
    230             1                    ***0***                         if (valid == 1'b0)
    232             1                    ***0***                         else if (HWRITE == 1'b0)
    234             1                    ***0***                         else if (HWRITE == 1'b1)
                                         ***0***     All False Count
Branch totals: 0 hits of 4 branches = 0.00%

------------------------------------IF Branch------------------------------------
    247                                       23     Count coming in to IF
    247             1                          4             if (HADDR_Temp >= SLAVE_START_ADDR_0 && HADDR_Temp <= SLAVE_END_ADDR_0) begin
                                              19     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    251                                       23     Count coming in to IF
    251             1                          2             if (HADDR_Temp >= SLAVE_START_ADDR_1 && HADDR_Temp <= SLAVE_END_ADDR_1) begin
                                              21     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    255                                       23     Count coming in to IF
    255             1                          4             if (HADDR_Temp >= SLAVE_START_ADDR_2 && HADDR_Temp <= SLAVE_END_ADDR_2) begin
                                              19     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    259                                       23     Count coming in to IF
    259             1                          2             if (HADDR_Temp >= SLAVE_START_ADDR_3 && HADDR_Temp <= SLAVE_END_ADDR_3) begin
                                              21     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    263                                       23     Count coming in to IF
    263             1                    ***0***             if (HADDR_Temp >= SLAVE_START_ADDR_4 && HADDR_Temp <= SLAVE_END_ADDR_4) begin
                                              23     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    267                                       23     Count coming in to IF
    267             1                    ***0***             if (HADDR_Temp >= SLAVE_START_ADDR_5 && HADDR_Temp <= SLAVE_END_ADDR_5) begin
                                              23     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    271                                       23     Count coming in to IF
    271             1                          1             if (HADDR_Temp >= SLAVE_START_ADDR_6 && HADDR_Temp <= SLAVE_END_ADDR_6) begin
                                              22     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    275                                       23     Count coming in to IF
    275             1                          6             if (HADDR_Temp >= SLAVE_START_ADDR_7 && HADDR_Temp <= SLAVE_END_ADDR_7) begin
                                              17     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      27        11        16    40.74%

================================Condition Details================================

Condition Coverage for instance /tb_top/DUT --

  File design.sv
----------------Focused Condition View-------------------
Line       107 Item    1  (HSELAHB && ((HTRANS == 2) || (HTRANS == 3)))
Condition totals: 0 of 3 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
        HSELAHB         N  '_0' not hit             Hit '_0'
  (HTRANS == 2)         N  '_0' not hit             Hit '_0'
  (HTRANS == 3)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  HSELAHB_0             -                             
  Row   2:          1  HSELAHB_1             ((HTRANS == 2) || (HTRANS == 3))
  Row   3:    ***0***  (HTRANS == 2)_0       (HSELAHB && ~(HTRANS == 3))   
  Row   4:          1  (HTRANS == 2)_1       HSELAHB                       
  Row   5:    ***0***  (HTRANS == 3)_0       (HSELAHB && ~(HTRANS == 2))   
  Row   6:          1  (HTRANS == 3)_1       (HSELAHB && ~(HTRANS == 2))   

----------------Focused Condition View-------------------
Line       198 Item    1  (valid && ~HWRITE)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       valid         N  No hits                  Hit '_0' and '_1'
      HWRITE         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  valid_0               -                             
  Row   2:    ***0***  valid_1               ~HWRITE                       
  Row   3:    ***0***  HWRITE_0              valid                         
  Row   4:    ***0***  HWRITE_1              valid                         

----------------Focused Condition View-------------------
Line       200 Item    1  (valid && HWRITE)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       valid         N  No hits                  Hit '_0' and '_1'
      HWRITE         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  valid_0               -                             
  Row   2:    ***0***  valid_1               HWRITE                        
  Row   3:    ***0***  HWRITE_0              valid                         
  Row   4:    ***0***  HWRITE_1              valid                         

----------------Focused Condition View-------------------
Line       214 Item    1  (valid && HWRITE)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       valid         N  No hits                  Hit '_0' and '_1'
      HWRITE         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  valid_0               -                             
  Row   2:    ***0***  valid_1               HWRITE                        
  Row   3:    ***0***  HWRITE_0              valid                         
  Row   4:    ***0***  HWRITE_1              valid                         

----------------Focused Condition View-------------------
Line       216 Item    1  (~valid && HWRITE)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       valid         N  No hits                  Hit '_0' and '_1'
      HWRITE         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  valid_0               HWRITE                        
  Row   2:    ***0***  valid_1               -                             
  Row   3:    ***0***  HWRITE_0              ~valid                        
  Row   4:    ***0***  HWRITE_1              ~valid                        

----------------Focused Condition View-------------------
Line       247 Item    1  ((HADDR_Temp >= 0) && (HADDR_Temp <= 255))
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
    (HADDR_Temp >= 0)         N  '_0' not hit             Hit '_0'
  (HADDR_Temp <= 255)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (HADDR_Temp >= 0)_0    -                             
  Row   2:          1  (HADDR_Temp >= 0)_1    (HADDR_Temp <= 255)           
  Row   3:          1  (HADDR_Temp <= 255)_0  (HADDR_Temp >= 0)             
  Row   4:          1  (HADDR_Temp <= 255)_1  (HADDR_Temp >= 0)             

----------------Focused Condition View-------------------
Line       251 Item    1  ((HADDR_Temp >= 256) && (HADDR_Temp <= 511))
Condition totals: 2 of 2 input terms covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (HADDR_Temp >= 256)         Y
  (HADDR_Temp <= 511)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (HADDR_Temp >= 256)_0  -                             
  Row   2:          1  (HADDR_Temp >= 256)_1  (HADDR_Temp <= 511)           
  Row   3:          1  (HADDR_Temp <= 511)_0  (HADDR_Temp >= 256)           
  Row   4:          1  (HADDR_Temp <= 511)_1  (HADDR_Temp >= 256)           

----------------Focused Condition View-------------------
Line       255 Item    1  ((HADDR_Temp >= 512) && (HADDR_Temp <= 767))
Condition totals: 2 of 2 input terms covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (HADDR_Temp >= 512)         Y
  (HADDR_Temp <= 767)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (HADDR_Temp >= 512)_0  -                             
  Row   2:          1  (HADDR_Temp >= 512)_1  (HADDR_Temp <= 767)           
  Row   3:          1  (HADDR_Temp <= 767)_0  (HADDR_Temp >= 512)           
  Row   4:          1  (HADDR_Temp <= 767)_1  (HADDR_Temp >= 512)           

----------------Focused Condition View-------------------
Line       259 Item    1  ((HADDR_Temp >= 768) && (HADDR_Temp <= 1023))
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
   (HADDR_Temp >= 768)         Y
  (HADDR_Temp <= 1023)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (HADDR_Temp >= 768)_0   -                             
  Row   2:          1  (HADDR_Temp >= 768)_1   (HADDR_Temp <= 1023)          
  Row   3:          1  (HADDR_Temp <= 1023)_0  (HADDR_Temp >= 768)           
  Row   4:          1  (HADDR_Temp <= 1023)_1  (HADDR_Temp >= 768)           

----------------Focused Condition View-------------------
Line       263 Item    1  ((HADDR_Temp >= 1024) && (HADDR_Temp <= 1279))
Condition totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (HADDR_Temp >= 1024)         N  '_1' not hit             Hit '_1'
  (HADDR_Temp <= 1279)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (HADDR_Temp >= 1024)_0  -                             
  Row   2:    ***0***  (HADDR_Temp >= 1024)_1  (HADDR_Temp <= 1279)          
  Row   3:          1  (HADDR_Temp <= 1279)_0  (HADDR_Temp >= 1024)          
  Row   4:    ***0***  (HADDR_Temp <= 1279)_1  (HADDR_Temp >= 1024)          

----------------Focused Condition View-------------------
Line       267 Item    1  ((HADDR_Temp >= 1280) && (HADDR_Temp <= 1535))
Condition totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (HADDR_Temp >= 1280)         N  '_1' not hit             Hit '_1'
  (HADDR_Temp <= 1535)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (HADDR_Temp >= 1280)_0  -                             
  Row   2:    ***0***  (HADDR_Temp >= 1280)_1  (HADDR_Temp <= 1535)          
  Row   3:          1  (HADDR_Temp <= 1535)_0  (HADDR_Temp >= 1280)          
  Row   4:    ***0***  (HADDR_Temp <= 1535)_1  (HADDR_Temp >= 1280)          

----------------Focused Condition View-------------------
Line       271 Item    1  ((HADDR_Temp >= 1536) && (HADDR_Temp <= 1791))
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (HADDR_Temp >= 1536)         Y
  (HADDR_Temp <= 1791)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (HADDR_Temp >= 1536)_0  -                             
  Row   2:          1  (HADDR_Temp >= 1536)_1  (HADDR_Temp <= 1791)          
  Row   3:          1  (HADDR_Temp <= 1791)_0  (HADDR_Temp >= 1536)          
  Row   4:          1  (HADDR_Temp <= 1791)_1  (HADDR_Temp >= 1536)          

----------------Focused Condition View-------------------
Line       275 Item    1  ((HADDR_Temp >= 1792) && (HADDR_Temp <= 2047))
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (HADDR_Temp >= 1792)         Y
  (HADDR_Temp <= 2047)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (HADDR_Temp >= 1792)_0  -                             
  Row   2:          1  (HADDR_Temp >= 1792)_1  (HADDR_Temp <= 2047)          
  Row   3:          1  (HADDR_Temp <= 2047)_0  (HADDR_Temp >= 1792)          
  Row   4:          1  (HADDR_Temp <= 2047)_1  (HADDR_Temp >= 1792)          


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       8         1         7    12.50%
    FSM Transitions                 22         0        22     0.00%

================================FSM Details================================

FSM Coverage for instance /tb_top/DUT --

FSM_ID: current_state
    Current State Object : current_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 130                IDLE                   0
 154              W_WAIT                   2
 145                READ                   1
 223            R_ENABLE                   7
 183             WRITE_P                   4
 170               WRITE                   3
 207          W_ENABLE_P                   6
 193            W_ENABLE                   5
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                  21          
    Uncovered States :
    ------------------
                   State
                   -----
                  W_WAIT
                    READ
                R_ENABLE
                 WRITE_P
                   WRITE
              W_ENABLE_P
                W_ENABLE
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 142                   0          IDLE -> W_WAIT      
 140                   1          IDLE -> READ        
 165                   2          W_WAIT -> WRITE_P   
 163                   3          W_WAIT -> WRITE     
 122                   4          W_WAIT -> IDLE      
 152                   5          READ -> R_ENABLE    
 122                   6          READ -> IDLE        
 235                   7          R_ENABLE -> W_WAIT  
 233                   8          R_ENABLE -> READ    
 231                   9          R_ENABLE -> IDLE    
 191                  10          WRITE_P -> W_ENABLE_P
 122                  11          WRITE_P -> IDLE     
 181                  12          WRITE -> W_ENABLE_P 
 179                  13          WRITE -> W_ENABLE   
 122                  14          WRITE -> IDLE       
 219                  15          W_ENABLE_P -> READ  
 217                  16          W_ENABLE_P -> WRITE 
 215                  17          W_ENABLE_P -> WRITE_P
 122                  18          W_ENABLE_P -> IDLE  
 203                  19          W_ENABLE -> IDLE    
 201                  20          W_ENABLE -> W_WAIT  
 199                  21          W_ENABLE -> READ    


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   8         1         7    12.50%
        FSM Transitions             22         0        22     0.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      91        29        62    31.86%

================================Statement Details================================

Statement Coverage for instance /tb_top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File design.sv
    48                                               module ahb2apb 
    49                                                   #(parameter NO_OF_SLAVES = 8,
    50                                                     parameter ADDR_WIDTH = 32,
    51                                                     parameter DATA_WIDTH = 32,
    52                                                     parameter SLAVE_START_ADDR_0 = 32'h000,
    53                                                     parameter SLAVE_END_ADDR_0 = 32'h0ff,
    54                                                     parameter SLAVE_START_ADDR_1 = 32'h100,
    55                                                     parameter SLAVE_END_ADDR_1 = 32'h1ff,
    56                                                     parameter SLAVE_START_ADDR_2 = 32'h200,
    57                                                     parameter SLAVE_END_ADDR_2 = 32'h2ff,
    58                                                     parameter SLAVE_START_ADDR_3 = 32'h300,
    59                                                     parameter SLAVE_END_ADDR_3 = 32'h3ff,
    60                                                     parameter SLAVE_START_ADDR_4 = 32'h400,
    61                                                     parameter SLAVE_END_ADDR_4 = 32'h4ff,
    62                                                     parameter SLAVE_START_ADDR_5 = 32'h500,
    63                                                     parameter SLAVE_END_ADDR_5 = 32'h5ff,
    64                                                     parameter SLAVE_START_ADDR_6 = 32'h600,
    65                                                     parameter SLAVE_END_ADDR_6 = 32'h6ff,
    66                                                     parameter SLAVE_START_ADDR_7 = 32'h700,
    67                                                     parameter SLAVE_END_ADDR_7 = 32'h7ff)
    68                                               
    69                                                   (input wire HCLK, HRESETn,
    70                                                    input wire [ADDR_WIDTH-1:0] HADDR,
    71                                                    input wire [1:0] HTRANS,
    72                                                    input wire HWRITE,
    73                                                    input wire [DATA_WIDTH-1:0] HWDATA,
    74                                                    input wire HSELAHB,
    75                                                    output reg [DATA_WIDTH-1:0] HRDATA,
    76                                                    output reg HREADY,
    77                                                    output reg HRESP,
    78                                                    input wire [DATA_WIDTH-1:0] PRDATA [NO_OF_SLAVES-1:0],
    79                                                    input wire [NO_OF_SLAVES-1:0] PSLVERR,
    80                                                    input wire [NO_OF_SLAVES-1:0] PREADY,
    81                                                    output reg [DATA_WIDTH-1:0] PWDATA,
    82                                                    output reg PENABLE,
    83                                                    output reg [NO_OF_SLAVES-1:0] PSELx,
    84                                                    output reg [ADDR_WIDTH-1:0] PADDR,
    85                                                    output reg PWRITE);
    86                                               
    87                                                   // AHB Signal assignments
    88                                                   reg [ADDR_WIDTH-1:0] HADDR_Temp;
    89                                                   reg [ADDR_WIDTH-1:0] HADDR_Temp2;
    90                                                   reg [DATA_WIDTH-1:0] HWDATA_Temp;
    91                                                   reg [NO_OF_SLAVES-1:0] PSELx_Temp;
    92                                                   reg [NO_OF_SLAVES-1:0] PSELx_Curr;
    93                                                   reg [2:0] Slave_number;
    94                                               
    95                                                   // States for FSM
    96                                                   typedef enum {IDLE, READ, W_WAIT, WRITE, WRITE_P, W_ENABLE, W_ENABLE_P, R_ENABLE} states;
    97                                                   states current_state, next_state;
    98                                               
    99                                                   // Control signals
    100                                                  reg valid;
    101                                                  reg HWRITE_Reg;
    102                                              
    103                                                  // Valid signal handling
    104             1                          6         always @(negedge HCLK) begin
    105                                                      if (HRESETn == 1'b0)
    106             1                    ***0***                 valid <= 1'b0;
    107                                                      else if (HSELAHB && (HTRANS == 2'b10 || HTRANS == 2'b11))
    108             1                          5                 valid <= 1'b1;
    109                                                      else
    110             1                          1                 valid <= 1'b0;
    111                                                  end
    112                                              
    113                                                  // State change assignment
    114             1                         21         always @(negedge HCLK) begin
    115                                                      if (PSLVERR[Slave_number] == 1'b0) begin
    116                                                          if (HRESETn == 1'b0)
    117             1                    ***0***                     current_state <= IDLE;
    118                                                          else
    119             1                    ***0***                     current_state <= next_state;
    120             1                    ***0***                 HRESP <= 1'b0;
    121                                                      end else begin
    122             1                         21                 current_state <= IDLE;
    123             1                         21                 HRESP <= 1'b1;
    124                                                      end
    125                                                  end
    126                                              
    127                                                  // FSM transitions
    128             1                         23         always @(posedge HCLK) begin
    129                                                      case (current_state)
    130                                                          IDLE: begin
    131             1                         23                     PSELx = 8'b0;
    132             1                         23                     PENABLE = 1'b0;
    133             1                         23                     HREADY = 1'b1;
    134                                              
    135                                                              if (valid == 1'b0)
    136             1                          1                         next_state <= IDLE;
    137                                                              else if (valid == 1'b1) begin
    138             1                         22                         HADDR_Temp = HADDR;
    139                                                                  if (HWRITE == 1'b0) // Read
    140             1                         10                             next_state <= READ;
    141                                                                  else // Write
    142             1                         12                             next_state <= W_WAIT;
    143                                                              end
    144                                                          end
    145                                                          READ: begin
    146             1                    ***0***                     PSELx = PSELx_Curr;
    147             1                    ***0***                     PADDR = HADDR_Temp;
    148             1                    ***0***                     PWRITE = 1'b0; // Read
    149             1                    ***0***                     PENABLE = 1'b0;
    150             1                    ***0***                     HREADY = 1'b1;
    151                                              
    152             1                    ***0***                     next_state <= R_ENABLE;
    153                                                          end
    154                                                          W_WAIT: begin
    155             1                    ***0***                     PENABLE = 1'b0;
    156             1                    ***0***                     HWRITE_Reg = HWRITE;
    157             1                    ***0***                     PSELx_Temp = PSELx_Curr;
    158             1                    ***0***                     HWDATA_Temp = HWDATA;
    159             1                    ***0***                     HADDR_Temp2 = HADDR_Temp;
    160                                              
    161                                                              if (valid == 1'b0) begin
    162             1                    ***0***                         HREADY = 1'b1;
    163             1                    ***0***                         next_state <= WRITE;
    164                                                              end else if (valid == 1'b1) begin
    165             1                    ***0***                         next_state <= WRITE_P;
    166             1                    ***0***                         HADDR_Temp = HADDR;
    167             1                    ***0***                         HREADY = 1'b0;
    168                                                              end
    169                                                          end
    170                                                          WRITE: begin
    171             1                    ***0***                     HREADY = 1'b1;
    172             1                    ***0***                     PSELx = PSELx_Temp;
    173             1                    ***0***                     PADDR = HADDR_Temp2;
    174             1                    ***0***                     PWDATA = HWDATA_Temp;
    175             1                    ***0***                     PWRITE = 1'b1; // Write
    176             1                    ***0***                     PENABLE = 1'b0;
    177                                              
    178                                                              if (valid == 1'b0)
    179             1                    ***0***                         next_state <= W_ENABLE;
    180                                                              else if (valid == 1'b1)
    181             1                    ***0***                         next_state <= W_ENABLE_P;
    182                                                          end
    183                                                          WRITE_P: begin
    184             1                    ***0***                     PSELx = PSELx_Temp;
    185             1                    ***0***                     PADDR = HADDR_Temp2;
    186             1                    ***0***                     PWDATA = HWDATA_Temp;
    187             1                    ***0***                     HWDATA_Temp = HWDATA;
    188             1                    ***0***                     PWRITE = 1'b1; // Write
    189             1                    ***0***                     PENABLE = 1'b0;
    190             1                    ***0***                     HREADY = 1'b1;
    191             1                    ***0***                     next_state <= W_ENABLE_P;
    192                                                          end
    193                                                          W_ENABLE: begin
    194                                                              if (PREADY[Slave_number] == 1'b1) begin
    195             1                    ***0***                         PENABLE = 1'b1;
    196             1                    ***0***                         HREADY = 1'b0;
    197                                              
    198                                                                  if (valid == 1'b1 && HWRITE == 1'b0)
    199             1                    ***0***                             next_state <= READ;
    200                                                                  else if (valid == 1'b1 && HWRITE == 1'b1)
    201             1                    ***0***                             next_state <= W_WAIT;
    202                                                                  else if (valid == 1'b0)
    203             1                    ***0***                             next_state <= IDLE;
    204                                                              end else
    205             1                    ***0***                         next_state <= W_ENABLE;
    206                                                          end
    207                                                          W_ENABLE_P: begin
    208                                                              if (PREADY[Slave_number] == 1'b1) begin
    209             1                    ***0***                         PENABLE = 1'b1;
    210             1                    ***0***                         HREADY = 1'b0;
    211             1                    ***0***                         PSELx_Temp = PSELx_Curr;
    212             1                    ***0***                         HADDR_Temp = HADDR;
    213                                              
    214                                                                  if (valid == 1'b1 && HWRITE == 1'b1)
    215             1                    ***0***                             next_state <= WRITE_P;
    216                                                                  else if (valid == 1'b0 && HWRITE == 1'b1)
    217             1                    ***0***                             next_state <= WRITE;
    218                                                                  else if (HWRITE == 1'b0)
    219             1                    ***0***                             next_state <= READ;
    220                                                              end else
    221             1                    ***0***                         next_state <= W_ENABLE_P;
    222                                                          end
    223                                                          R_ENABLE: begin
    224                                                              if (PREADY[Slave_number] == 1'b1) begin
    225             1                    ***0***                         PENABLE = 1'b1;
    226             1                    ***0***                         HRDATA = PRDATA[Slave_number];
    227             1                    ***0***                         HREADY = 1'b1;
    228             1                    ***0***                         HADDR_Temp = HADDR;
    229                                              
    230                                                                  if (valid == 1'b0)
    231             1                    ***0***                             next_state <= IDLE;
    232                                                                  else if (HWRITE == 1'b0)
    233             1                    ***0***                             next_state <= READ;
    234                                                                  else if (HWRITE == 1'b1)
    235             1                    ***0***                             next_state <= W_WAIT;
    236                                                              end else
    237             1                    ***0***                         next_state <= R_ENABLE;
    238                                                          end
    239                                                      endcase
    240                                                  end
    241                                              
    242                                                  // Slave selection logic
    243             1                         23         always @(posedge HCLK) begin
    244             1                         23             PSELx_Curr = 8'b0;
    245             1                         23             Slave_number = 3'b0;
    246                                              
    247                                                      if (HADDR_Temp >= SLAVE_START_ADDR_0 && HADDR_Temp <= SLAVE_END_ADDR_0) begin
    248             1                          4                 PSELx_Curr = 8'h01;
    249             1                          4                 Slave_number = 3'd0;
    250                                                      end
    251                                                      if (HADDR_Temp >= SLAVE_START_ADDR_1 && HADDR_Temp <= SLAVE_END_ADDR_1) begin
    252             1                          2                 PSELx_Curr = 8'h02;
    253             1                          2                 Slave_number = 3'd1;
    254                                                      end
    255                                                      if (HADDR_Temp >= SLAVE_START_ADDR_2 && HADDR_Temp <= SLAVE_END_ADDR_2) begin
    256             1                          4                 PSELx_Curr = 8'h04;
    257             1                          4                 Slave_number = 3'd2;
    258                                                      end
    259                                                      if (HADDR_Temp >= SLAVE_START_ADDR_3 && HADDR_Temp <= SLAVE_END_ADDR_3) begin
    260             1                          2                 PSELx_Curr = 8'h08;
    261             1                          2                 Slave_number = 3'd3;
    262                                                      end
    263                                                      if (HADDR_Temp >= SLAVE_START_ADDR_4 && HADDR_Temp <= SLAVE_END_ADDR_4) begin
    264             1                    ***0***                 PSELx_Curr = 8'h10;
    265             1                    ***0***                 Slave_number = 3'd4;
    266                                                      end
    267                                                      if (HADDR_Temp >= SLAVE_START_ADDR_5 && HADDR_Temp <= SLAVE_END_ADDR_5) begin
    268             1                    ***0***                 PSELx_Curr = 8'h20;
    269             1                    ***0***                 Slave_number = 3'd5;
    270                                                      end
    271                                                      if (HADDR_Temp >= SLAVE_START_ADDR_6 && HADDR_Temp <= SLAVE_END_ADDR_6) begin
    272             1                          1                 PSELx_Curr = 8'h40;
    273             1                          1                 Slave_number = 3'd6;
    274                                                      end
    275                                                      if (HADDR_Temp >= SLAVE_START_ADDR_7 && HADDR_Temp <= SLAVE_END_ADDR_7) begin
    276             1                          6                 PSELx_Curr = 8'h80;
    277             1                          6                 Slave_number = 3'd7;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        638       126       512    19.74%

================================Toggle Details================================

Toggle Coverage for instance /tb_top/DUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        HADDR[0-3]           1           1                              100.00 
                                          HADDR[4]           0           1                               50.00 
                                       HADDR[5-10]           1           1                              100.00 
                                         HADDR[11]           0           1                               50.00 
                                      HADDR[12-31]           0           0                                0.00 
                                   HADDR_Temp[0-3]           1           1                              100.00 
                                     HADDR_Temp[4]           0           1                               50.00 
                                  HADDR_Temp[5-10]           1           1                              100.00 
                                    HADDR_Temp[11]           0           1                               50.00 
                                 HADDR_Temp[12-31]           0           0                                0.00 
                                 HADDR_Temp2[0-31]           0           0                                0.00 
                                              HCLK           1           1                              100.00 
                                      HRDATA[0-31]           0           0                                0.00 
                                            HREADY           0           0                                0.00 
                                           HRESETn           0           0                                0.00 
                                             HRESP           0           0                                0.00 
                                           HSELAHB           0           0                                0.00 
                                         HTRANS[0]           1           1                              100.00 
                                         HTRANS[1]           0           0                                0.00 
                                       HWDATA[0-8]           1           1                              100.00 
                                         HWDATA[9]           0           0                                0.00 
                                     HWDATA[10-11]           1           1                              100.00 
                                        HWDATA[12]           1           0                               50.00 
                                     HWDATA[13-21]           1           1                              100.00 
                                        HWDATA[22]           0           0                                0.00 
                                        HWDATA[23]           1           1                              100.00 
                                        HWDATA[24]           0           0                                0.00 
                                     HWDATA[25-28]           1           1                              100.00 
                                        HWDATA[29]           0           0                                0.00 
                                     HWDATA[30-31]           1           1                              100.00 
                                 HWDATA_Temp[0-31]           0           0                                0.00 
                                            HWRITE           1           1                              100.00 
                                        HWRITE_Reg           0           0                                0.00 
                                       PADDR[0-31]           0           0                                0.00 
                                           PENABLE           0           0                                0.00 
                                       PREADY[0-7]           0           0                                0.00 
                                        PSELx[0-7]           0           0                                0.00 
                                   PSELx_Curr[0-3]           1           1                              100.00 
                                   PSELx_Curr[4-5]           0           0                                0.00 
                                   PSELx_Curr[6-7]           1           1                              100.00 
                                   PSELx_Temp[0-7]           0           0                                0.00 
                                      PSLVERR[0-7]           0           0                                0.00 
                                      PWDATA[0-31]           0           0                                0.00 
                                            PWRITE           0           0                                0.00 
                                 Slave_number[0-2]           1           1                              100.00 
                                     current_state               ENUM type       Value       Count 
                                                                      IDLE           0        0.00 
                                                                      READ           0        0.00 
                                                                    W_WAIT           0        0.00 
                                                                     WRITE           0        0.00 
                                                                   WRITE_P           0        0.00 
                                                                  W_ENABLE           0        0.00 
                                                                W_ENABLE_P           0        0.00 
                                                                  R_ENABLE           0        0.00 
                                        next_state               ENUM type       Value       Count 
                                                                      IDLE           0        0.00 
                                                                      READ           2      100.00 
                                                                    W_WAIT           2      100.00 
                                                                     WRITE           0        0.00 
                                                                   WRITE_P           0        0.00 
                                                                  W_ENABLE           0        0.00 
                                                                W_ENABLE_P           0        0.00 
                                                                  R_ENABLE           0        0.00 
                                             valid           0           1                               50.00 

Total Node Count     =        327 
Toggled Node Count   =         61 
Untoggled Node Count =        266 

Toggle Coverage      =      19.74% (126 of 638 bins)

=================================================================================
=== Instance: /tb_top
=== Design Unit: work.tb_top
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_top

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testbench.sv
------------------------------------IF Branch------------------------------------
    59                                        12     Count coming in to IF
    59              1                    ***0***       if (hpvif.HADDR > MAX_VALID_ADDR) begin
    62              1                         12       end else begin
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /tb_top --

  File testbench.sv
----------------Focused Condition View-------------------
Line       59 Item    1  (hpvif.HADDR > 4294967295)
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (hpvif.HADDR > 4294967295)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (hpvif.HADDR > 4294967295)_0  -                             
  Row   2:    ***0***  (hpvif.HADDR > 4294967295)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10         9         1    90.00%

================================Statement Details================================

Statement Coverage for instance /tb_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testbench.sv
    7                                                module tb_top;
    8                                                
    9                                                  import uvm_pkg::*; 
    10                                                 import pkg::*; 
    11                                               
    12                                                 bit HCLK = 0;
    13                                                 bit PCLK = 0;
    14                                               
    15              1                         46       always #5 HCLK = ~HCLK;
    15              2                         45     
    16              1                         46       always #5 PCLK = ~PCLK;
    16              2                         45     
    17                                               
    18                                                 // Instantiate interface
    19                                                 ahb2apb_if #(8) hpvif(HCLK, PCLK);
    20                                               
    21                                                 // Define MAX_VALID_ADDR (you should replace this with your actual valid address range)
    22                                                 localparam MAX_VALID_ADDR = 32'hFFFF_FFFF;  // Example: Maximum address for your design
    23                                               
    24                                                 // Instantiate DUT and connect ports to interface
    25                                                 ahb2apb DUT (
    26                                                   .HCLK     (hpvif.HCLK),
    27                                                   .HRESETn  (hpvif.HRESETn),
    28                                                   .HADDR    (hpvif.HADDR),
    29                                                   .HTRANS   (hpvif.HTRANS),
    30                                                   .HWRITE   (hpvif.HWRITE),
    31                                                   .HWDATA   (hpvif.HWDATA),
    32                                                   .HSELAHB  (hpvif.HSELAHB),
    33                                                   .HRDATA   (hpvif.HRDATA),
    34                                                   .HREADY   (hpvif.HREADY),
    35                                                   .HRESP    (hpvif.HRESP),
    36                                                   .PRDATA   (hpvif.PRDATA),
    37                                                   .PSLVERR  (hpvif.PSLVERR),
    38                                                   .PREADY   (hpvif.PREADY),
    39                                                   .PWDATA   (hpvif.PWDATA),
    40                                                   .PENABLE  (hpvif.PENABLE),
    41                                                   .PSELx    (hpvif.PSELx),
    42                                                   .PADDR    (hpvif.PADDR),
    43                                                   .PWRITE   (hpvif.PWRITE)
    44                                                 );
    45                                               
    46                                                 // Pass the interface to UVM world
    47                                                 initial begin
    48              1                          1         uvm_config_db#(virtual ahb2apb_if)::set(null, "*", "vif", hpvif);
    49              1                          1         run_test("my_test");
    50                                                 end
    51                                               
    52                                                 // Dump waveforms
    53                                                 initial begin
    54              1                          1       $dumpfile("ahb2apb_wave.vcd");
    55              1                          1       $dumpvars(0, tb_top);  // Dump waveforms for signals inside tb_top
    56                                               end
    57              1                         12     always @(posedge HCLK) begin
    58                                                 // Check for out-of-range address but don't directly assign HRESP here
    59                                                 if (hpvif.HADDR > MAX_VALID_ADDR) begin
    60              1                    ***0***         $display("Error: Address 0x%h is out of range. Expected address <= 0x%h", hpvif.HADDR, MAX_VALID_ADDR);

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         4         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_top --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              HCLK           1           1                              100.00 
                                              PCLK           1           1                              100.00 

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (4 of 4 bins)

=================================================================================
=== Instance: /pkg
=== Design Unit: work.pkg
=================================================================================

Assertion Coverage:
    Assertions                       4         1         3    25.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/pkg/ahb_monitor/run_phase/assert_AHB_valid_transfer
                     ahb_monitor.sv(28)                 1         22          0          0         23          0           0 off
/pkg/apb_monitor/run_phase/#ublk#30487#25/immed__47
                     apb_monitor.sv(47)                23          0          0          0         23          0           0 off
/pkg/apb_monitor/run_phase/#ublk#30487#25/immed__46
                     apb_monitor.sv(46)                23          0          0          0         23          0           0 off
/pkg/ahb_sequence/body/immed__17
                     ahb_sequence.sv(17)                0          1          0          0          1          0           0 off
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       226        47       179    20.79%

================================Branch Details================================

Branch Coverage for instance /pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File cmn_seq_item.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***       `uvm_object_utils(cmn_seq_item)
    5               2                    ***0***       `uvm_object_utils(cmn_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                          1     Count coming in to IF
    5               3                    ***0***       `uvm_object_utils(cmn_seq_item)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               4                    ***0***       `uvm_object_utils(cmn_seq_item)
    5               5                    ***0***       `uvm_object_utils(cmn_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                          1     Count coming in to IF
    5               6                    ***0***       `uvm_object_utils(cmn_seq_item)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               7                    ***0***       `uvm_object_utils(cmn_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    31                                   ***0***     Count coming in to IF
    31              1                    ***0***         if (!randomize(operation)) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              1                    ***0***           `uvm_error("RANDOMIZE_ERROR", "Failed to randomize operation.")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              1                    ***0***         if (!randomize(BURSTMODE)) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    35                                   ***0***     Count coming in to IF
    35              1                    ***0***           `uvm_error("RANDOMIZE_ERROR", "Failed to randomize burst mode.")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    37                                   ***0***     Count coming in to IF
    37              1                    ***0***         if (!randomize(HSIZE)) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              1                    ***0***           `uvm_error("RANDOMIZE_ERROR", "Failed to randomize HSIZE.")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ahb_driver.sv
------------------------------------IF Branch------------------------------------
    16                                         1     Count coming in to IF
    16              1                    ***0***         if (!uvm_config_db#(virtual ahb2apb_if)::get(this, "", "vif", vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***           `uvm_fatal("AHB_DRIVER", "Virtual interface not set")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    37                                        11     Count coming in to IF
    37              1                          6         vif.HTRANS <= (tr.operation == tr.READ) ? `T_NONSEQ : `T_SEQ;
    37              2                          5         vif.HTRANS <= (tr.operation == tr.READ) ? `T_NONSEQ : `T_SEQ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                        12     Count coming in to IF
    40              1                         12         `uvm_info("AHB_DRIVER", $sformatf("Transaction started: Addr=0x%0h, Data=0x%0h, op=%0s, HREADY=%0h, HRESP=%0h",
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                        11     Count coming in to IF
    40              2                          6         `uvm_info("AHB_DRIVER", $sformatf("Transaction started: Addr=0x%0h, Data=0x%0h, op=%0s, HREADY=%0h, HRESP=%0h",
    40              3                          5         `uvm_info("AHB_DRIVER", $sformatf("Transaction started: Addr=0x%0h, Data=0x%0h, op=%0s, HREADY=%0h, HRESP=%0h",
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    45                                        12     Count coming in to IF
    45              1                         12         if (vif.HRESP == `ERROR) begin
    47              1                    ***0***         end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    46                                        12     Count coming in to IF
    46              1                         12           `uvm_warning("AHB_DRIVER", $sformatf("Warning: Error Response at Address 0x%0h, HRESP=%0h", tr.ADDR, vif.HRESP));
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    48                                   ***0***     Count coming in to IF
    48              1                    ***0***           if (tr.operation == tr.READ) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    50                                   ***0***     Count coming in to IF
    50              1                    ***0***             `uvm_info("AHB_DRIVER", $sformatf("Read Data: Addr=0x%0h, Data=0x%0h", tr.ADDR, tr.DATA), UVM_LOW);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              1                    ***0***           `uvm_info("AHB_DRIVER", $sformatf("Transaction completed: Addr=0x%0h, Data=0x%0h", tr.ADDR, tr.DATA), UVM_LOW);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    59                                        11     Count coming in to IF
    59              1                         11         if (vif.HREADY && (vif.HRESP != 2'b00)) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    60                                        11     Count coming in to IF
    60              1                         11           `uvm_warning("AHB_DRIVER", $sformatf("Warning: Invalid HRESP or HREADY signal during transaction. Addr=0x%0h, HRESP=%0h", tr.ADDR, vif.HRESP));
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File apb_driver.sv
------------------------------------IF Branch------------------------------------
    15                                         1     Count coming in to IF
    15              1                    ***0***         if (!uvm_config_db#(virtual ahb2apb_if)::get(this, "", "vif", vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    16                                   ***0***     Count coming in to IF
    16              1                    ***0***           `uvm_fatal("APB_DRIVER", "Virtual interface not set")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                         1     Count coming in to IF
    18              1                          1         `uvm_info("APB_DRIVER", "Build phase completed", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    25                                   ***0***     Count coming in to IF
    25              1                    ***0***           `uvm_info("APB_DRIVER", $sformatf("Received item: Addr=0x%0h, op=%0s", req.ADDR, (req.operation == req.READ ? "READ" : "WRITE")), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    25                                   ***0***     Count coming in to IF
    25              2                    ***0***           `uvm_info("APB_DRIVER", $sformatf("Received item: Addr=0x%0h, op=%0s", req.ADDR, (req.operation == req.READ ? "READ" : "WRITE")), UVM_LOW)
    25              3                    ***0***           `uvm_info("APB_DRIVER", $sformatf("Received item: Addr=0x%0h, op=%0s", req.ADDR, (req.operation == req.READ ? "READ" : "WRITE")), UVM_LOW)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    37                                   ***0***     Count coming in to IF
    37              1                    ***0***         if (tr.operation == tr.WRITE) begin
    50              1                    ***0***         else begin
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***           `uvm_info("APB_DRIVER", $sformatf("WRITE Detected: Addr=0x%0h Data=0x%0h", vif.PADDR, vif.PWDATA), UVM_LOW);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***           `uvm_info("APB_DRIVER", $sformatf("READ Detected: Sending PRDATA[Slave %0d]=0x%0h", slave, tr.DATA), UVM_LOW);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ahb_monitor.sv
------------------------------------IF Branch------------------------------------
    17                                         1     Count coming in to IF
    17              1                    ***0***         if (!uvm_config_db#(virtual ahb2apb_if)::get(this, "", "vif", vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              1                    ***0***           `uvm_fatal("AHB_MONITOR", "Virtual interface not set!")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                         1     Count coming in to IF
    20              1                          1         `uvm_info("AHB_MONITOR", "Build phase completed", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    30                                         1     Count coming in to IF
    30              1                          1             else `uvm_error("AHB_ASSERTION", $sformatf("Invalid AHB transfer! HSEL=%0b, HTRANS=%0b at time %0t", vif.HSELAHB, vif.HTRANS, $time));
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                        23     Count coming in to IF
    32              1                         22           if (vif.HSELAHB && vif.HREADY) begin
                                               1     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    38                                        22     Count coming in to IF
    38              1                         10             if (vif.HWRITE == tr.WRITE) begin
    41              1                         12             end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                        10     Count coming in to IF
    40              1                         10               `uvm_info("AHB_MONITOR", $sformatf("Captured WRITE transaction: Addr=0x%0h, Data=0x%0h, HRESP=%0b", tr.ADDR, tr.DATA, tr.HRESP), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                        12     Count coming in to IF
    43              1                         12               `uvm_info("AHB_MONITOR", $sformatf("Captured READ transaction: Addr=0x%0h, Data=0x%0h, HRESP=%0b", tr.ADDR, tr.DATA, tr.HRESP), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File apb_monitor.sv
------------------------------------IF Branch------------------------------------
    17                                         1     Count coming in to IF
    17              1                    ***0***         if (!uvm_config_db#(virtual ahb2apb_if)::get(this, "", "vif", vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              1                    ***0***           `uvm_fatal("APB_MONITOR", "Virtual interface not set!")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                         1     Count coming in to IF
    20              1                          1         `uvm_info("APB_MONITOR", "Build phase completed", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    29                                       184     Count coming in to IF
    29              1                    ***0***             if (vif.PSELx[slave] && vif.PENABLE) begin
                                             184     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    33                                   ***0***     Count coming in to IF
    33              1                    ***0***               if (vif.PWRITE == tr.WRITE) begin
    36              1                    ***0***               end else begin
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    35                                   ***0***     Count coming in to IF
    35              1                    ***0***                 `uvm_info("APB_MONITOR", $sformatf("WRITE Detected: Slave=%0d Addr=0x%0h Data=0x%0h", slave, vif.PADDR, tr.DATA), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              1                    ***0***                 `uvm_info("APB_MONITOR", $sformatf("READ Detected: Slave=%0d Addr=0x%0h Data=0x%0h", slave, vif.PADDR, tr.DATA), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    46                                        23     Count coming in to IF
    46              1                         23           assert (vif.PSELx != 0) else `uvm_error("APB_MONITOR", "PSELx is not set for any slave while PENABLE is high!");
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                        23     Count coming in to IF
    47              1                         23           assert (vif.PWRITE == 0 || vif.PWDATA != '0) else `uvm_error("APB_MONITOR", $sformatf("Write operation with zero data at Addr=0x%0h", vif.PADDR));
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ahb_agent.sv
------------------------------------IF Branch------------------------------------
    19                                         1     Count coming in to IF
    19              1                    ***0***         if (!uvm_config_db#(virtual ahb2apb_if)::get(this, "", "vif", vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    20                                   ***0***     Count coming in to IF
    20              1                    ***0***           `uvm_fatal("AGENT", "Cannot get() ahb2apb_if from config DB");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File apb_agent.sv
------------------------------------IF Branch------------------------------------
    19                                         1     Count coming in to IF
    19              1                          1         `uvm_info("APB_AGENT", "Starting build phase...", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    21                                         1     Count coming in to IF
    21              1                    ***0***         if (!uvm_config_db#(virtual ahb2apb_if)::get(this, "", "vif", vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    22                                   ***0***     Count coming in to IF
    22              1                    ***0***           `uvm_fatal("AGENT", "Cannot get() ahb2apb_if from config DB");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              1                          1         `uvm_info("APB_AGENT", "Build phase completed", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    34                                         1     Count coming in to IF
    34              1                          1         `uvm_info("APB_AGENT", "Connecting driver and sequencer...", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    38                                         1     Count coming in to IF
    38              1                          1         `uvm_info("APB_AGENT", "Driver and sequencer connected", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File coverage.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***       `uvm_object_utils(mycoverage)
    5               2                    ***0***       `uvm_object_utils(mycoverage)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***       `uvm_object_utils(mycoverage)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               4                    ***0***       `uvm_object_utils(mycoverage)
    5               5                    ***0***       `uvm_object_utils(mycoverage)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***       `uvm_object_utils(mycoverage)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               7                    ***0***       `uvm_object_utils(mycoverage)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File scoreboard.sv
------------------------------------IF Branch------------------------------------
    30                                        22     Count coming in to IF
    30              1                    ***0***         if (tr == null) return;
                                              22     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    33                                        22     Count coming in to IF
    33              1                         22         if (tr.operation == tr.WRITE || tr.operation == tr.READ) begin
    35              1                    ***0***         end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                        22     Count coming in to IF
    40              1                    ***0***         if ((ahb_data.size() > 0) && (apb_data.size() > 0)) begin
    59              1                         22         end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    48                                   ***0***     Count coming in to IF
    48              1                    ***0***           if (ahb_tr.operation == ahb_tr.WRITE) begin
    53              1                    ***0***           end else begin
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              1                    ***0***             if (ahb_tr.DATA === apb_tr.DATA)
    51              1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    50                                   ***0***     Count coming in to IF
    50              1                    ***0***               `uvm_info("SCOREBOARD", $sformatf("WRITE MATCH: Addr=0x%0h Data=0x%0h", ahb_tr.ADDR, ahb_tr.DATA), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***               `uvm_error("SCOREBOARD", $sformatf("WRITE MISMATCH! Expected=0x%0h Got=0x%0h", ahb_tr.DATA, apb_tr.DATA))
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    54                                   ***0***     Count coming in to IF
    54              1                    ***0***             if (apb_tr.DATA === ahb_tr.DATA)
    56              1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***               `uvm_info("SCOREBOARD", $sformatf("READ MATCH: Addr=0x%0h Data=0x%0h", ahb_tr.ADDR, apb_tr.DATA), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              1                    ***0***               `uvm_error("SCOREBOARD", $sformatf("READ MISMATCH! Expected=0x%0h Got=0x%0h", apb_tr.DATA, ahb_tr.DATA))
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                        22     Count coming in to IF
    61              1                    ***0***           if (ahb_data.size() == 0) 
                                              22     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    62                                   ***0***     Count coming in to IF
    62              1                    ***0***             `uvm_warning("SCOREBOARD", "AHB Queue is empty, no AHB transaction to compare.")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    63                                        22     Count coming in to IF
    63              1                         22           if (apb_data.size() == 0) 
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                        22     Count coming in to IF
    64              1                         22             `uvm_warning("SCOREBOARD", "APB Queue is empty, no APB transaction to compare.")
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ahb_sequence.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***       `uvm_object_utils(ahb_sequence)
    5               2                    ***0***       `uvm_object_utils(ahb_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***       `uvm_object_utils(ahb_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               4                    ***0***       `uvm_object_utils(ahb_sequence)
    5               5                    ***0***       `uvm_object_utils(ahb_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***       `uvm_object_utils(ahb_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               7                    ***0***       `uvm_object_utils(ahb_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              1                    ***0***       `uvm_error("AHB_SEQUENCE", "Randomization failed!")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                         1     Count coming in to IF
    23              1                          1         `uvm_info("AHB_SEQUENCE", $sformatf("Generated transaction:\n%s", req.sprint()), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File single_write_seq.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***       `uvm_object_utils(single_write_seq)
    5               2                    ***0***       `uvm_object_utils(single_write_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***       `uvm_object_utils(single_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               4                    ***0***       `uvm_object_utils(single_write_seq)
    5               5                    ***0***       `uvm_object_utils(single_write_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***       `uvm_object_utils(single_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               7                    ***0***       `uvm_object_utils(single_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    22                                         1     Count coming in to IF
    22              1                          1         `uvm_info("SEQUENCE", $sformatf("Single Write: Addr=0x%0h Data=0x%0h Slave=%0d", tr.ADDR, tr.DATA, tr.SLAVE_NUMBER), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File single_read_seq.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***       `uvm_object_utils(single_read_seq)
    5               2                    ***0***       `uvm_object_utils(single_read_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***       `uvm_object_utils(single_read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               4                    ***0***       `uvm_object_utils(single_read_seq)
    5               5                    ***0***       `uvm_object_utils(single_read_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***       `uvm_object_utils(single_read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               7                    ***0***       `uvm_object_utils(single_read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                         1     Count coming in to IF
    21              1                          1         `uvm_info("SEQUENCE", $sformatf("Single Read: Addr=0x%0h Slave=%0d", tr.ADDR, tr.SLAVE_NUMBER), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File burst_write_seq.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***       `uvm_object_utils(burst_write_seq)
    5               2                    ***0***       `uvm_object_utils(burst_write_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***       `uvm_object_utils(burst_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               4                    ***0***       `uvm_object_utils(burst_write_seq)
    5               5                    ***0***       `uvm_object_utils(burst_write_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***       `uvm_object_utils(burst_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               7                    ***0***       `uvm_object_utils(burst_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    33                                         4     Count coming in to IF
    33              1                          4           `uvm_info("SEQUENCE", $sformatf("Burst Write [%0d]: Addr=0x%0h Data=0x%0h Slave=%0d", i, tr.ADDR, tr.DATA, tr.SLAVE_NUMBER), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File burst_read_seq.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***       `uvm_object_utils(burst_read_seq)
    5               2                    ***0***       `uvm_object_utils(burst_read_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***       `uvm_object_utils(burst_read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               4                    ***0***       `uvm_object_utils(burst_read_seq)
    5               5                    ***0***       `uvm_object_utils(burst_read_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***       `uvm_object_utils(burst_read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               7                    ***0***       `uvm_object_utils(burst_read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    24                                         4     Count coming in to IF
    24              1                          4           `uvm_info("SEQUENCE", $sformatf("Burst Read [%0d]: Addr=0x%0h Slave=%0d", i, tr.ADDR, tr.SLAVE_NUMBER), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File slave_access_fail_seq.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***       `uvm_object_utils(slave_access_fail_seq)
    5               2                    ***0***       `uvm_object_utils(slave_access_fail_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***       `uvm_object_utils(slave_access_fail_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               4                    ***0***       `uvm_object_utils(slave_access_fail_seq)
    5               5                    ***0***       `uvm_object_utils(slave_access_fail_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***       `uvm_object_utils(slave_access_fail_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               7                    ***0***       `uvm_object_utils(slave_access_fail_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                         1     Count coming in to IF
    21              1                          1         `uvm_info("SEQUENCE", $sformatf("Slave Access Fail Test: Addr=0x%0h Slave=%0d", tr.ADDR, tr.SLAVE_NUMBER), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File my_test.sv
------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              1                          1       `uvm_info("MY_TEST", "AHB2APB UVM Test running sequences!", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      31         0        31     0.00%

================================Condition Details================================

Condition Coverage for instance /pkg --

  File cmn_seq_item.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             




----------------Focused Condition View-------------------
Line       59 Item    1  (this.vif.HREADY && this.vif.HRESP)
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  this.vif.HREADY         N  '_0' not hit             Hit '_0'
   this.vif.HRESP         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  this.vif.HREADY_0     -                             
  Row   2:          1  this.vif.HREADY_1     this.vif.HRESP                
  Row   3:    ***0***  this.vif.HRESP_0      this.vif.HREADY               
  Row   4:          1  this.vif.HRESP_1      this.vif.HREADY               


----------------Focused Condition View-------------------
Line       25 Item    1  (this.req.operation == this.req.READ)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.req.operation == this.req.READ)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.req.operation == this.req.READ)_0  -                             
  Row   2:    ***0***  (this.req.operation == this.req.READ)_1  -                             


----------------Focused Condition View-------------------
Line       32 Item    1  (this.vif.HSELAHB && this.vif.HREADY)
Condition totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  this.vif.HSELAHB         N  '_0' not hit             Hit '_0'
   this.vif.HREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  this.vif.HSELAHB_0    -                             
  Row   2:          1  this.vif.HSELAHB_1    this.vif.HREADY               
  Row   3:    ***0***  this.vif.HREADY_0     this.vif.HSELAHB              
  Row   4:          1  this.vif.HREADY_1     this.vif.HSELAHB              


----------------Focused Condition View-------------------
Line       29 Item    1  (this.vif.PSELx[slave] && this.vif.PENABLE)
Condition totals: 0 of 2 input terms covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  this.vif.PSELx[slave]         N  '_1' not hit             Hit '_1'
       this.vif.PENABLE         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  this.vif.PSELx[slave]_0  -                             
  Row   2:    ***0***  this.vif.PSELx[slave]_1  this.vif.PENABLE              
  Row   3:    ***0***  this.vif.PENABLE_0       this.vif.PSELx[slave]         
  Row   4:    ***0***  this.vif.PENABLE_1       this.vif.PSELx[slave]         




----------------Focused Condition View-------------------
Line       5 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       30 Item    1  (tr == null)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (tr == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (tr == null)_0        -                             
  Row   2:    ***0***  (tr == null)_1        -                             

-----------Focused Condition View (Bimodal)--------------
Line       33 Item    1  (~tr.operation || tr.operation)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
    tr.operation         N  Both rows hit for same output ->1      Hit either row for output ->0

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  tr.operation_0        tr.operation                       
 Row   2:           0           1  tr.operation_1        tr.operation                       

----------------Focused Condition View-------------------
Line       40 Item    1  ((size(this.ahb_data) > 0) && (size(this.apb_data) > 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (size(this.ahb_data) > 0)         N  No hits                  Hit '_0' and '_1'
  (size(this.apb_data) > 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  (size(this.ahb_data) > 0)_0  -                             
  Row   2:    ***0***  (size(this.ahb_data) > 0)_1  (size(this.apb_data) > 0)     
  Row   3:          1  (size(this.apb_data) > 0)_0  (size(this.ahb_data) > 0)     
  Row   4:    ***0***  (size(this.apb_data) > 0)_1  (size(this.ahb_data) > 0)     

----------------Focused Condition View-------------------
Line       49 Item    1  (ahb_tr.DATA === apb_tr.DATA)
Condition totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (ahb_tr.DATA === apb_tr.DATA)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:    ***0***  (ahb_tr.DATA === apb_tr.DATA)_0  -                             
  Row   2:    ***0***  (ahb_tr.DATA === apb_tr.DATA)_1  -                             

----------------Focused Condition View-------------------
Line       54 Item    1  (apb_tr.DATA === ahb_tr.DATA)
Condition totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (apb_tr.DATA === ahb_tr.DATA)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:    ***0***  (apb_tr.DATA === ahb_tr.DATA)_0  -                             
  Row   2:    ***0***  (apb_tr.DATA === ahb_tr.DATA)_1  -                             

----------------Focused Condition View-------------------
Line       61 Item    1  (size(this.ahb_data) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (size(this.ahb_data) == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (size(this.ahb_data) == 0)_0  -                             
  Row   2:    ***0***  (size(this.ahb_data) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       63 Item    1  (size(this.apb_data) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (size(this.apb_data) == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (size(this.apb_data) == 0)_0  -                             
  Row   2:          1  (size(this.apb_data) == 0)_1  -                             


----------------Focused Condition View-------------------
Line       5 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       5 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       5 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       5 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       5 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       5 Item    1  (name == 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name == 0)_0         -                             
  Row   2:    ***0***  (name == 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             





Covergroup Coverage:
    Covergroups                      1        na        na     0.00%
        Coverpoints/Crosses          8        na        na        na
            Covergroup Bins         40         0        40     0.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /pkg/mycoverage/A                                 0.00%        100          -    ZERO                 
    covered/total bins:                                     0         40          -                      
    missing/total bins:                                    40         40          -                      
    % Hit:                                              0.00%        100          -                      
    Coverpoint operation                                0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
        bin x1[WRITE]                                       0          1          -    ZERO                 
        bin x1[READ]                                        0          1          -    ZERO                 
    Coverpoint HSIZE                                    0.00%        100          -    ZERO                 
        covered/total bins:                                 0          3          -                      
        missing/total bins:                                 3          3          -                      
        % Hit:                                          0.00%        100          -                      
        bin x2[0]                                           0          1          -    ZERO                 
        bin x2[1]                                           0          1          -    ZERO                 
        bin x2[2]                                           0          1          -    ZERO                 
    Coverpoint address                                  0.00%        100          -    ZERO                 
        covered/total bins:                                 0          4          -                      
        missing/total bins:                                 4          4          -                      
        % Hit:                                          0.00%        100          -                      
        bin addr_normal[0]                                  0          1          -    ZERO                 
        bin addr_normal[4294901760]                         0          1          -    ZERO                 
        bin addr_edge[0]                                    0          1          -    ZERO                 
        bin addr_edge[4294967295]                           0          1          -    ZERO                 
    Coverpoint read_write_cycles                        0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
        bin rw[WRITE]                                       0          1          -    ZERO                 
        bin rw[READ]                                        0          1          -    ZERO                 
    Coverpoint address_ranges                           0.00%        100          -    ZERO                 
        covered/total bins:                                 0          3          -                      
        missing/total bins:                                 3          3          -                      
        % Hit:                                          0.00%        100          -                      
        bin addr_range[0]                                   0          1          -    ZERO                 
        bin addr_range[2147483648]                          0          1          -    ZERO                 
        bin addr_range[4294901760]                          0          1          -    ZERO                 
    Cross CROSS                                         0.00%        100          -    ZERO                 
        covered/total bins:                                 0          6          -                      
        missing/total bins:                                 6          6          -                      
        % Hit:                                          0.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <*,*>                                       0          1          6    ZERO                 
    Cross CROSS_ADDR_OP                                 0.00%        100          -    ZERO                 
        covered/total bins:                                 0          8          -                      
        missing/total bins:                                 8          8          -                      
        % Hit:                                          0.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <*,*>                                       0          1          8    ZERO                 
    Cross CROSS_ADDR_HSIZE                              0.00%        100          -    ZERO                 
        covered/total bins:                                 0         12          -                      
        missing/total bins:                                12         12          -                      
        % Hit:                                          0.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <*,*>                                       0          1         12    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     338       181       157    53.55%

================================Statement Details================================

Statement Coverage for instance /pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File cmn_seq_item.sv
    1                                                `ifndef CMN_SEQ_ITEM_SV
    2                                                `define CMN_SEQ_ITEM_SV
    3                                                
    4                                                class cmn_seq_item extends uvm_sequence_item;
    5               1                    ***0***       `uvm_object_utils(cmn_seq_item)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                         13     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                          1     
    5              10                    ***0***     
    6                                                
    7                                                  // Randomized fields
    8                                                  rand bit [31:0] ADDR;           // Address of the transaction
    9                                                  rand bit [31:0] DATA;           // Data for the transaction
    10                                                 rand bit [2:0]  SLAVE_NUMBER;   // Slave number selector
    11                                                 rand bit        HRESP;          // Response status: 0 = OKAY, 1 = ERROR
    12                                               
    13                                                 // Adding enums for operation types and burst modes
    14                                                 typedef enum logic {WRITE = 1'b0, READ = 1'b1} operation_e;
    15                                                 typedef enum logic [2:0] {SINGLE = 3'b000, BURST4 = 3'b001} burstmode_e;
    16                                               
    17                                                 // Fields for operations and burst modes (removing rand here)
    18                                                 operation_e operation;          // Operation type (WRITE or READ)
    19                                                 burstmode_e BURSTMODE;          // Burst mode (SINGLE, BURST4)
    20                                               
    21                                                 // Placeholder for HSIZE (assuming it's related to transfer size)
    22                                                 rand bit [1:0] HSIZE;           // Size of the transfer (2 bits, for example)
    23                                               
    24                                                 function new(string name = "cmn_seq_item");
    25              1                         38         super.new(name);
    26                                                 endfunction
    27                                               
    28                                                 // Override randomization of the enums
    29                                                 function void randomize_operation_and_burst();
    30                                                   // Randomize operation and burst mode
    31                                                   if (!randomize(operation)) begin
    32              1                    ***0***           `uvm_error("RANDOMIZE_ERROR", "Failed to randomize operation.")
    33                                                   end
    34                                                   if (!randomize(BURSTMODE)) begin
    35              1                    ***0***           `uvm_error("RANDOMIZE_ERROR", "Failed to randomize burst mode.")
    36                                                   end
    37                                                   if (!randomize(HSIZE)) begin
    38              1                    ***0***           `uvm_error("RANDOMIZE_ERROR", "Failed to randomize HSIZE.")
    39                                                   end
    40                                                 endfunction
    41                                               
    42                                                 // Printing function to display values of the fields
    43                                                 function void do_print(uvm_printer printer);
    44              1                          1         super.do_print(printer);
    45              1                          1         printer.print_field("ADDR", ADDR, 32);
    46              1                          1         printer.print_field("DATA", DATA, 32);
    47              1                          1         printer.print_field("SLAVE_NUMBER", SLAVE_NUMBER, 3);
    48              1                          1         printer.print_field("operation", operation, 1);
    49              1                          1         printer.print_field("BURSTMODE", BURSTMODE, 3);
    50              1                          1         printer.print_field("HSIZE", HSIZE, 2);   // Print HSIZE field
    51              1                          1         printer.print_field("HRESP", HRESP, 1);   // Print the new field (HRESP)

  File ahb_sequencer.sv
    1                                                class ahb_sequencer extends uvm_sequencer #(cmn_seq_item);
    2               1                    ***0***       `uvm_component_utils(ahb_sequencer)
    2               2                    ***0***     
    2               3                    ***0***     
    3                                                  
    4                                                   function new(string name,uvm_component parent);
    5               1                          1         super.new(name,parent);

  File apb_sequencer.sv
    1                                                class apb_sequencer extends uvm_sequencer #(cmn_seq_item);
    2               1                    ***0***       `uvm_component_utils(apb_sequencer)
    2               2                    ***0***     
    2               3                    ***0***     
    3                                                  
    4                                                  function new(string name,uvm_component parent);
    5               1                          1         super.new(name,parent);

  File ahb_driver.sv
    1                                                `ifndef AHB_DRIVER_SV
    2                                                `define AHB_DRIVER_SV
    3                                                
    4                                                class ahb_driver extends uvm_driver #(cmn_seq_item);
    5               1                    ***0***       `uvm_component_utils(ahb_driver)
    5               2                    ***0***     
    5               3                    ***0***     
    6                                                
    7                                                  virtual ahb2apb_if vif;
    8                                                  logic resetn;
    9                                                
    10                                                 function new(string name, uvm_component parent);
    11              1                          1         super.new(name, parent);
    12                                                 endfunction
    13                                               
    14                                                 function void build_phase(uvm_phase phase);
    15              1                          1         super.build_phase(phase);
    16                                                   if (!uvm_config_db#(virtual ahb2apb_if)::get(this, "", "vif", vif))
    17              1                    ***0***           `uvm_fatal("AHB_DRIVER", "Virtual interface not set")
    18                                                 endfunction
    19                                               
    20                                                 task run_phase(uvm_phase phase);
    21              1                          1         super.run_phase(phase);
    22              1                          1         forever begin
    23              1                         12           seq_item_port.get_next_item(req);
    24              1                         12           drive_ahb(req);
    25              1                         12           seq_item_port.item_done();
    26              1                         12           assert_ahb_transaction(req);
    27                                                   end
    28                                                 endtask
    29                                               
    30                                                 virtual task drive_ahb(cmn_seq_item tr);
    31              1                         12         @(posedge vif.HCLK);
    32              1                         12         wait (vif.HREADY == 1'b1);
    33                                               
    34              1                         12         vif.HSELAHB <= 1'b1;
    35              1                         12         vif.HADDR <= tr.ADDR;
    36              1                         12         vif.HWRITE <= tr.operation;
    37              1                         12         vif.HTRANS <= (tr.operation == tr.READ) ? `T_NONSEQ : `T_SEQ;
    38              1                         12         vif.HWDATA <= tr.DATA;
    39                                               
    40              1                         12         `uvm_info("AHB_DRIVER", $sformatf("Transaction started: Addr=0x%0h, Data=0x%0h, op=%0s, HREADY=%0h, HRESP=%0h",
    41                                                     tr.ADDR, tr.DATA, (tr.operation == tr.READ ? "READ" : "WRITE"), vif.HREADY, vif.HRESP), UVM_LOW);
    42                                               
    43              1                         12         wait (vif.HREADY == 1'b1);
    44                                               
    45                                                   if (vif.HRESP == `ERROR) begin
    46              1                         12           `uvm_warning("AHB_DRIVER", $sformatf("Warning: Error Response at Address 0x%0h, HRESP=%0h", tr.ADDR, vif.HRESP));
    47                                                   end else begin
    48                                                     if (tr.operation == tr.READ) begin
    49              1                    ***0***             tr.DATA = vif.HRDATA;
    50              1                    ***0***             `uvm_info("AHB_DRIVER", $sformatf("Read Data: Addr=0x%0h, Data=0x%0h", tr.ADDR, tr.DATA), UVM_LOW);
    51                                                     end
    52                                               
    53              1                    ***0***           `uvm_info("AHB_DRIVER", $sformatf("Transaction completed: Addr=0x%0h, Data=0x%0h", tr.ADDR, tr.DATA), UVM_LOW);
    54                                                   end
    55                                                 endtask
    56                                               
    57                                                 virtual task assert_ahb_transaction(cmn_seq_item tr);
    58              1                         12         @(posedge vif.HCLK);
    59                                                   if (vif.HREADY && (vif.HRESP != 2'b00)) begin
    60              1                         11           `uvm_warning("AHB_DRIVER", $sformatf("Warning: Invalid HRESP or HREADY signal during transaction. Addr=0x%0h, HRESP=%0h", tr.ADDR, vif.HRESP));

  File apb_driver.sv
    1                                                `ifndef APB_DRIVER_SV
    2                                                `define APB_DRIVER_SV
    3                                                
    4                                                class apb_driver extends uvm_driver #(cmn_seq_item);
    5               1                    ***0***       `uvm_component_utils(apb_driver)
    5               2                    ***0***     
    5               3                    ***0***     
    6                                                
    7                                                  virtual ahb2apb_if vif;
    8                                                
    9                                                  function new(string name, uvm_component parent);
    10              1                          1         super.new(name, parent);
    11                                                 endfunction
    12                                               
    13                                                 function void build_phase(uvm_phase phase);
    14              1                          1         super.build_phase(phase);
    15                                                   if (!uvm_config_db#(virtual ahb2apb_if)::get(this, "", "vif", vif))
    16              1                    ***0***           `uvm_fatal("APB_DRIVER", "Virtual interface not set")
    17                                               
    18              1                          1         `uvm_info("APB_DRIVER", "Build phase completed", UVM_LOW)
    19                                                 endfunction
    20                                               
    21                                                 task run_phase(uvm_phase phase);
    22              1                          1         super.run_phase(phase);
    23              1                          1         forever begin
    24              1                          1           seq_item_port.get_next_item(req);
    25              1                    ***0***           `uvm_info("APB_DRIVER", $sformatf("Received item: Addr=0x%0h, op=%0s", req.ADDR, (req.operation == req.READ ? "READ" : "WRITE")), UVM_LOW)
    26              1                    ***0***           drive_apb(req);
    27              1                    ***0***           seq_item_port.item_done();
    28                                                   end
    29                                                 endtask
    30                                               
    31                                                 virtual task drive_apb(cmn_seq_item tr);
    32                                                   int slave;
    33              1                    ***0***         slave = tr.SLAVE_NUMBER;
    34                                               
    35              1                    ***0***         @(posedge vif.PCLK);
    36                                               
    37                                                   if (tr.operation == tr.WRITE) begin
    38              1                    ***0***           wait (vif.PSELx[slave] == 1'b1 && vif.PWRITE == 1'b1 && vif.PENABLE == 1'b1);
    39                                               
    40              1                    ***0***           `uvm_info("APB_DRIVER", $sformatf("WRITE Detected: Addr=0x%0h Data=0x%0h", vif.PADDR, vif.PWDATA), UVM_LOW);
    41                                               
    42              1                    ***0***           @(posedge vif.PCLK);
    43              1                    ***0***           vif.PREADY[slave]  <= `READY;
    44              1                    ***0***           vif.PSLVERR[slave] <= `NO_ERROR;
    45                                               
    46              1                    ***0***           @(posedge vif.PCLK);
    47              1                    ***0***           vif.PREADY[slave] <= `NOT_READY;
    48                                                   end
    49                                               
    50                                                   else begin
    51              1                    ***0***           wait (vif.PSELx[slave] == 1'b1 && vif.PWRITE == 1'b0 && vif.PENABLE == 1'b1);
    52                                               
    53              1                    ***0***           vif.PRDATA[slave] <= tr.DATA;
    54                                               
    55              1                    ***0***           `uvm_info("APB_DRIVER", $sformatf("READ Detected: Sending PRDATA[Slave %0d]=0x%0h", slave, tr.DATA), UVM_LOW);
    56                                               
    57              1                    ***0***           @(posedge vif.PCLK);
    58              1                    ***0***           vif.PREADY[slave]  <= `READY;
    59              1                    ***0***           vif.PSLVERR[slave] <= `NO_ERROR;
    60                                               
    61              1                    ***0***           @(posedge vif.PCLK);
    62              1                    ***0***           vif.PREADY[slave] <= `NOT_READY;

  File ahb_monitor.sv
    1                                                `ifndef AHB_MONITOR_SV
    2                                                `define AHB_MONITOR_SV
    3                                                
    4                                                class ahb_monitor extends uvm_monitor;
    5               1                    ***0***       `uvm_component_utils(ahb_monitor)
    5               2                    ***0***     
    5               3                    ***0***     
    6                                                
    7                                                  virtual ahb2apb_if vif;
    8                                                  uvm_analysis_port #(cmn_seq_item) item_collected_port;
    9                                                
    10                                                 function new(string name, uvm_component parent);
    11              1                          1         super.new(name, parent);
    12              1                          1         item_collected_port = new("item_collected_port", this);
    13                                                 endfunction
    14                                               
    15                                                 function void build_phase(uvm_phase phase);
    16              1                          1         super.build_phase(phase);
    17                                                   if (!uvm_config_db#(virtual ahb2apb_if)::get(this, "", "vif", vif))
    18              1                    ***0***           `uvm_fatal("AHB_MONITOR", "Virtual interface not set!")
    19                                               
    20              1                          1         `uvm_info("AHB_MONITOR", "Build phase completed", UVM_LOW)
    21                                                 endfunction
    22                                               
    23                                                 task run_phase(uvm_phase phase);
    24                                                   cmn_seq_item tr;
    25              1                          1         forever begin
    26              1                         24           @(posedge vif.HCLK);
    27                                               
    28                                                     assert_AHB_valid_transfer: assert (!(vif.HSELAHB && vif.HREADY) || 
    29                                                                                       ((vif.HTRANS == 2'b10) || (vif.HTRANS == 2'b11))) 
    30                                                       else `uvm_error("AHB_ASSERTION", $sformatf("Invalid AHB transfer! HSEL=%0b, HTRANS=%0b at time %0t", vif.HSELAHB, vif.HTRANS, $time));
    31                                               
    32                                                     if (vif.HSELAHB && vif.HREADY) begin
    33              1                         22             tr = cmn_seq_item::type_id::create("tr", this);
    34              1                         22             tr.ADDR = vif.HADDR;
    35              1                         22             tr.operation = cmn_seq_item::operation_e'(vif.HWRITE);// vif.HWRITE;
    36              1                         22             tr.HRESP = vif.HRESP;
    37                                               
    38                                                       if (vif.HWRITE == tr.WRITE) begin
    39              1                         10               tr.DATA = vif.HWDATA;
    40              1                         10               `uvm_info("AHB_MONITOR", $sformatf("Captured WRITE transaction: Addr=0x%0h, Data=0x%0h, HRESP=%0b", tr.ADDR, tr.DATA, tr.HRESP), UVM_LOW)
    41                                                       end else begin
    42              1                         12               tr.DATA = vif.HRDATA;
    43              1                         12               `uvm_info("AHB_MONITOR", $sformatf("Captured READ transaction: Addr=0x%0h, Data=0x%0h, HRESP=%0b", tr.ADDR, tr.DATA, tr.HRESP), UVM_LOW)
    44                                                       end
    45                                               
    46              1                         22             item_collected_port.write(tr);

  File apb_monitor.sv
    1                                                `ifndef APB_MONITOR_SV
    2                                                `define APB_MONITOR_SV
    3                                                
    4                                                class apb_monitor extends uvm_monitor;
    5               1                    ***0***       `uvm_component_utils(apb_monitor)
    5               2                    ***0***     
    5               3                    ***0***     
    6                                                
    7                                                  virtual ahb2apb_if vif;
    8                                                  uvm_analysis_port #(cmn_seq_item) item_collected_port;
    9                                                
    10                                                 function new(string name = "apb_monitor", uvm_component parent = null);
    11              1                          1         super.new(name, parent);
    12              1                          1         item_collected_port = new("item_collected_port", this);
    13                                                 endfunction
    14                                               
    15                                                 function void build_phase(uvm_phase phase);
    16              1                          1         super.build_phase(phase);
    17                                                   if (!uvm_config_db#(virtual ahb2apb_if)::get(this, "", "vif", vif))
    18              1                    ***0***           `uvm_fatal("APB_MONITOR", "Virtual interface not set!")
    19                                               
    20              1                          1         `uvm_info("APB_MONITOR", "Build phase completed", UVM_LOW)
    21                                                 endfunction
    22                                               
    23                                                 task run_phase(uvm_phase phase);
    24                                                   cmn_seq_item tr;
    25              1                          1         forever begin
    26              1                         24           @(posedge vif.PCLK);
    27                                               
    28              1                         23           foreach (vif.PSELx[slave]) begin
    29                                                       if (vif.PSELx[slave] && vif.PENABLE) begin
    30              1                    ***0***               tr = cmn_seq_item::type_id::create("tr", this);
    31              1                    ***0***               tr.operation = cmn_seq_item::operation_e'(vif.PWRITE);
    32                                               
    33                                                         if (vif.PWRITE == tr.WRITE) begin
    34              1                    ***0***                 tr.DATA = vif.PWDATA;
    35              1                    ***0***                 `uvm_info("APB_MONITOR", $sformatf("WRITE Detected: Slave=%0d Addr=0x%0h Data=0x%0h", slave, vif.PADDR, tr.DATA), UVM_LOW)
    36                                                         end else begin
    37              1                    ***0***                 tr.DATA = vif.PRDATA[slave];
    38              1                    ***0***                 `uvm_info("APB_MONITOR", $sformatf("READ Detected: Slave=%0d Addr=0x%0h Data=0x%0h", slave, vif.PADDR, tr.DATA), UVM_LOW)
    39                                                         end
    40                                               
    41              1                    ***0***               tr.SLAVE_NUMBER = slave;
    42              1                    ***0***               item_collected_port.write(tr);

  File ahb_agent.sv
    1                                                `ifndef AHB_AGENT_SV
    2                                                `define AHB_AGENT_SV
    3                                                
    4                                                class ahb_agent extends uvm_agent;
    5               1                    ***0***       `uvm_component_utils(ahb_agent)
    5               2                    ***0***     
    5               3                    ***0***     
    6                                                
    7                                                  ahb_driver     hdriver;
    8                                                  ahb_monitor    hmonitor;
    9                                                  ahb_sequencer  hsequencer;
    10                                                 virtual ahb2apb_if vif;  //  match your real interface
    11                                               
    12                                                 function new(string name, uvm_component parent);
    13              1                          1         super.new(name, parent);
    14                                                 endfunction
    15                                               
    16                                                 function void build_phase(uvm_phase phase);
    17              1                          1         super.build_phase(phase);
    18                                               
    19                                                   if (!uvm_config_db#(virtual ahb2apb_if)::get(this, "", "vif", vif))
    20              1                    ***0***           `uvm_fatal("AGENT", "Cannot get() ahb2apb_if from config DB");
    21                                               
    22              1                          1         hmonitor    = ahb_monitor::type_id::create("hmonitor", this);
    23              1                          1         hdriver     = ahb_driver::type_id::create("hdriver", this);
    24              1                          1         hsequencer  = ahb_sequencer::type_id::create("hsequencer", this);
    25                                                 endfunction
    26                                               
    27                                                 function void connect_phase(uvm_phase phase);
    28              1                          1         super.connect_phase(phase);
    29              1                          1         hdriver.seq_item_port.connect(hsequencer.seq_item_export);

  File apb_agent.sv
    1                                                `ifndef APB_AGENT_SV
    2                                                `define APB_AGENT_SV
    3                                                
    4                                                class apb_agent extends uvm_agent;
    5               1                    ***0***       `uvm_component_utils(apb_agent)
    5               2                    ***0***     
    5               3                    ***0***     
    6                                                
    7                                                  apb_driver     pdriver;
    8                                                  apb_monitor    pmonitor;
    9                                                  apb_sequencer  psequencer;
    10                                                 virtual ahb2apb_if vif;  //  matches your real interface
    11                                               
    12                                                 function new(string name, uvm_component parent);
    13              1                          1         super.new(name, parent);
    14                                                 endfunction
    15                                               
    16                                                 function void build_phase(uvm_phase phase);
    17              1                          1         super.build_phase(phase);
    18                                               
    19              1                          1         `uvm_info("APB_AGENT", "Starting build phase...", UVM_LOW)
    20                                               
    21                                                   if (!uvm_config_db#(virtual ahb2apb_if)::get(this, "", "vif", vif))
    22              1                    ***0***           `uvm_fatal("AGENT", "Cannot get() ahb2apb_if from config DB");
    23                                               
    24              1                          1         pmonitor    = apb_monitor::type_id::create("pmonitor", this);
    25              1                          1         pdriver     = apb_driver::type_id::create("pdriver", this);
    26              1                          1         psequencer  = apb_sequencer::type_id::create("psequencer", this);
    27                                               
    28              1                          1         `uvm_info("APB_AGENT", "Build phase completed", UVM_LOW)
    29                                                 endfunction
    30                                               
    31                                                 function void connect_phase(uvm_phase phase);
    32              1                          1         super.connect_phase(phase);
    33                                               
    34              1                          1         `uvm_info("APB_AGENT", "Connecting driver and sequencer...", UVM_LOW)
    35                                               
    36              1                          1         pdriver.seq_item_port.connect(psequencer.seq_item_export);
    37                                               
    38              1                          1         `uvm_info("APB_AGENT", "Driver and sequencer connected", UVM_LOW)

  File coverage.sv
    1                                                `ifndef MYCOVERAGE_SV
    2                                                `define MYCOVERAGE_SV
    3                                                
    4                                                class mycoverage extends uvm_object;
    5               1                    ***0***       `uvm_object_utils(mycoverage)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                
    7                                                  cmn_seq_item ahb_item;
    8                                                  cmn_seq_item apb_item;
    9                                                
    10                                                 // Define coverage group
    11                                                 covergroup A;
    12                                                   
    13                                                   // Coverpoint for AHB operation (read/write)
    14                                                   operation: coverpoint ahb_item.operation {
    15                                                     bins x1[] = {0, 1};    // 0: Read, 1: Write
    16                                                   }
    17                                                   
    18                                                   // Coverpoint for AHB HSIZE (size of the data transfer)
    19                                                   HSIZE: coverpoint ahb_item.HSIZE {
    20                                                     bins x2[] = {0, 1, 2};    // 0: 8-bit, 1: 16-bit, 2: 32-bit
    21                                                   }
    22                                                   
    23                                                   // Coverpoint for address values (boundary, normal values)
    24                                                   address: coverpoint ahb_item.ADDR {  // Changed from address to ADDR
    25                                                     bins addr_normal[] = {32'h00000000, 32'hFFFF0000};   // Normal addresses
    26                                                     bins addr_edge[] = {32'h00000000, 32'hFFFFFFFF};     // Edge case addresses
    27                                                   }
    28                                                   
    29                                                   // Cross coverage between operation and HSIZE
    30                                                   CROSS: cross operation, HSIZE;
    31                                                   
    32                                                   // Cross coverage between address and operation
    33                                                   CROSS_ADDR_OP: cross address, operation;
    34                                                   
    35                                                   // Cross coverage between address and HSIZE
    36                                                   CROSS_ADDR_HSIZE: cross address, HSIZE;
    37                                               
    38                                                   // Functional coverage for read/write cycles
    39                                                   read_write_cycles: coverpoint ahb_item.operation {
    40                                                     bins rw[] = {0, 1};   // Read (0) / Write (1)
    41                                                   }
    42                                                   address_ranges: coverpoint ahb_item.ADDR {  // Changed from address to ADDR
    43                                                     bins addr_range[] = {32'h00000000, 32'hFFFF0000, 32'h80000000};  // Common ranges in AHB
    44                                                   }
    45                                                 
    46                                                 endgroup
    47                                               
    48                                                 // Constructor
    49                                                 function new(string name="mycoverage");
    50              1                          2         super.new(name);
    51              1                          2         ahb_item = cmn_seq_item::type_id::create("ahb_item");
    52              1                          2         apb_item = cmn_seq_item::type_id::create("apb_item");
    53              1                          2         A = new;  // Create coverage group
    54                                                 endfunction
    55                                               
    56                                                 // Sample function to capture coverage data
    57                                                 function void sample();
    58              1                    ***0***         A.sample();  // This would be called during simulation to capture the coverage data

  File scoreboard.sv
    1                                                `ifndef SCOREBOARD_SV
    2                                                `define SCOREBOARD_SV
    3                                                
    4                                                `include "coverage.sv"
    5                                                typedef class cmn_seq_item;
    6                                                
    7                                                class scoreboard extends uvm_scoreboard;
    8               1                    ***0***       `uvm_component_utils(scoreboard)
    8               2                    ***0***     
    8               3                    ***0***     
    9                                                
    10                                                 uvm_analysis_imp #(cmn_seq_item, scoreboard) ahb_port;
    11                                                 uvm_analysis_imp #(cmn_seq_item, scoreboard) apb_port;
    12                                               
    13                                                 cmn_seq_item ahb_data[$];  // Queue for transactions
    14                                                 cmn_seq_item apb_data[$];
    15                                               
    16                                                 mycoverage cov;
    17                                               
    18                                                 function new(string name = "scoreboard", uvm_component parent = null);
    19              1                          1         super.new(name, parent);
    20              1                          1         cov = new();
    21                                                 endfunction
    22                                               
    23                                                 function void build_phase(uvm_phase phase);
    24              1                          1         super.build_phase(phase);
    25              1                          1         ahb_port = new("ahb_port", this);
    26              1                          1         apb_port = new("apb_port", this);
    27                                                 endfunction
    28                                               
    29                                                 virtual function void write(cmn_seq_item tr);
    30              1                    ***0***         if (tr == null) return;
    31                                               
    32                                                   // Simple way to detect where data came from
    33                                                   if (tr.operation == tr.WRITE || tr.operation == tr.READ) begin
    34              1                         22           ahb_data.push_back(tr);
    35                                                   end else begin
    36              1                    ***0***           apb_data.push_back(tr);
    37                                                   end
    38                                               
    39                                                   // Ensure both queues have data before attempting to pop
    40                                                   if ((ahb_data.size() > 0) && (apb_data.size() > 0)) begin
    41              1                    ***0***           cmn_seq_item ahb_tr = ahb_data.pop_front();
    42              1                    ***0***           cmn_seq_item apb_tr = apb_data.pop_front();
    43                                               
    44              1                    ***0***           cov.ahb_item = ahb_tr;
    45              1                    ***0***           cov.apb_item = apb_tr;
    46              1                    ***0***           cov.A.sample();
    47                                               
    48                                                     if (ahb_tr.operation == ahb_tr.WRITE) begin
    49                                                       if (ahb_tr.DATA === apb_tr.DATA)
    50              1                    ***0***               `uvm_info("SCOREBOARD", $sformatf("WRITE MATCH: Addr=0x%0h Data=0x%0h", ahb_tr.ADDR, ahb_tr.DATA), UVM_LOW)
    51                                                       else
    52              1                    ***0***               `uvm_error("SCOREBOARD", $sformatf("WRITE MISMATCH! Expected=0x%0h Got=0x%0h", ahb_tr.DATA, apb_tr.DATA))
    53                                                     end else begin
    54                                                       if (apb_tr.DATA === ahb_tr.DATA)
    55              1                    ***0***               `uvm_info("SCOREBOARD", $sformatf("READ MATCH: Addr=0x%0h Data=0x%0h", ahb_tr.ADDR, apb_tr.DATA), UVM_LOW)
    56                                                       else
    57              1                    ***0***               `uvm_error("SCOREBOARD", $sformatf("READ MISMATCH! Expected=0x%0h Got=0x%0h", apb_tr.DATA, ahb_tr.DATA))
    58                                                     end
    59                                                   end else begin
    60                                                     // Log if one of the queues is empty when attempting comparison
    61                                                     if (ahb_data.size() == 0) 
    62              1                    ***0***             `uvm_warning("SCOREBOARD", "AHB Queue is empty, no AHB transaction to compare.")
    63                                                     if (apb_data.size() == 0) 
    64              1                         22             `uvm_warning("SCOREBOARD", "APB Queue is empty, no APB transaction to compare.")

  File ahb_sequence.sv
    1                                                `ifndef AHB_SEQUENCE_SV
    2                                                `define AHB_SEQUENCE_SV
    3                                                
    4                                                class ahb_sequence extends uvm_sequence #(cmn_seq_item);
    5               1                    ***0***       `uvm_object_utils(ahb_sequence)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                          1     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                
    7                                                  function new(string name="ahb_sequence");
    8               1                          1         super.new(name);
    9                                                  endfunction
    10                                               
    11                                                 virtual task body();
    12                                                   // Make sure cmn_seq_item is properly imported
    13                                                   cmn_seq_item req;
    14              1                          1         req = cmn_seq_item::type_id::create("req");
    15              1                          1         start_item(req);
    16                                               
    17                                               assert(req.randomize()) else
    18                                                 `uvm_error("AHB_SEQUENCE", "Randomization failed!")
    19                                               
    20                                               //    req.randomize();
    21              1                          1         finish_item(req);
    22                                               
    23              1                          1         `uvm_info("AHB_SEQUENCE", $sformatf("Generated transaction:\n%s", req.sprint()), UVM_LOW)

  File single_write_seq.sv
    1                                                `ifndef SINGLE_WRITE_SEQ_SV
    2                                                `define SINGLE_WRITE_SEQ_SV
    3                                                
    4                                                class single_write_seq extends uvm_sequence #(cmn_seq_item);
    5               1                    ***0***       `uvm_object_utils(single_write_seq)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                          1     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                
    7                                                  function new(string name = "single_write_seq");
    8               1                          1         super.new(name);
    9                                                  endfunction
    10                                               
    11                                                 task body();
    12              1                          1         cmn_seq_item tr = cmn_seq_item::type_id::create("tr");
    13              1                          1         start_item(tr);
    14                                               
    15              1                          1         tr.ADDR      = $urandom_range(32'h000, 32'h7FF); // Match your address space
    16              1                          1         tr.DATA      = $urandom();
    17              1                          1         tr.operation = tr.WRITE;
    18              1                          1         tr.BURSTMODE = tr.SINGLE;
    19              1                          1         tr.SLAVE_NUMBER = (tr.ADDR >> 8) & 3'd7;  // Slave selector
    20                                               
    21              1                          1         finish_item(tr);
    22              1                          1         `uvm_info("SEQUENCE", $sformatf("Single Write: Addr=0x%0h Data=0x%0h Slave=%0d", tr.ADDR, tr.DATA, tr.SLAVE_NUMBER), UVM_LOW)

  File single_read_seq.sv
    1                                                `ifndef SINGLE_READ_SEQ_SV
    2                                                `define SINGLE_READ_SEQ_SV
    3                                                
    4                                                class single_read_seq extends uvm_sequence #(cmn_seq_item);
    5               1                    ***0***       `uvm_object_utils(single_read_seq)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                          1     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                
    7                                                  function new(string name = "single_read_seq");
    8               1                          1         super.new(name);
    9                                                  endfunction
    10                                               
    11                                                 task body();
    12              1                          1         cmn_seq_item tr = cmn_seq_item::type_id::create("tr");
    13              1                          1         start_item(tr);
    14                                               
    15              1                          1         tr.ADDR      = $urandom_range(32'h000, 32'h7FF);
    16              1                          1         tr.operation = tr.READ;
    17              1                          1         tr.BURSTMODE = tr.SINGLE;
    18              1                          1         tr.SLAVE_NUMBER = (tr.ADDR >> 8) & 3'd7;
    19                                               
    20              1                          1         finish_item(tr);
    21              1                          1         `uvm_info("SEQUENCE", $sformatf("Single Read: Addr=0x%0h Slave=%0d", tr.ADDR, tr.SLAVE_NUMBER), UVM_LOW)

  File burst_write_seq.sv
    1                                                `ifndef BURST_WRITE_SEQ_SV
    2                                                `define BURST_WRITE_SEQ_SV
    3                                                
    4                                                class burst_write_seq extends uvm_sequence #(cmn_seq_item);
    5               1                    ***0***       `uvm_object_utils(burst_write_seq)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                          1     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                
    7                                                  function new(string name = "burst_write_seq");
    8               1                          1         super.new(name);
    9                                                  endfunction
    10                                               
    11                                                 task body();
    12                                                   // Define the array for loop iteration
    13                                                   integer i;
    14                                                   integer indices[4]; // Array of size 4
    15                                                   
    16                                                   // Initialize the array (you can set it to a range if needed)
    17              1                          5         foreach (indices[i]) begin
    18              1                          4           indices[i] = i;  // Set indices[i] to i
    19                                                   end
    20                                               
    21                                                   // Loop over the indices array
    22              1                          5         foreach (indices[i]) begin
    23              1                          4           cmn_seq_item tr = cmn_seq_item::type_id::create($sformatf("burst_wr_tr[%0d]", i));
    24              1                          4           start_item(tr);
    25                                               
    26              1                          4           tr.ADDR         = $urandom_range(32'h000, 32'h7FF);
    27              1                          4           tr.DATA         = $urandom();
    28              1                          4           tr.operation    = tr.WRITE;
    29              1                          4           tr.BURSTMODE    = tr.BURST4;
    30              1                          4           tr.SLAVE_NUMBER = (tr.ADDR >> 8) & 3'd7;
    31                                               
    32              1                          4           finish_item(tr);
    33              1                          4           `uvm_info("SEQUENCE", $sformatf("Burst Write [%0d]: Addr=0x%0h Data=0x%0h Slave=%0d", i, tr.ADDR, tr.DATA, tr.SLAVE_NUMBER), UVM_LOW)

  File burst_read_seq.sv
    1                                                `ifndef BURST_READ_SEQ_SV
    2                                                `define BURST_READ_SEQ_SV
    3                                                
    4                                                class burst_read_seq extends uvm_sequence #(cmn_seq_item);
    5               1                    ***0***       `uvm_object_utils(burst_read_seq)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                          1     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                
    7                                                  function new(string name = "burst_read_seq");
    8               1                          1         super.new(name);
    9                                                  endfunction
    10                                               
    11                                                 task body();
    12                                                   // Change 'foreach' to 'for' loop
    13                                                   integer i;
    14              1                          1         for (i = 0; i < 4; i = i + 1) begin
    14              2                          4     
    15              1                          4           cmn_seq_item tr = cmn_seq_item::type_id::create($sformatf("burst_rd_tr[%0d]", i));
    16              1                          4           start_item(tr);
    17                                               
    18              1                          4           tr.ADDR         = $urandom_range(32'h000, 32'h7FF);
    19              1                          4           tr.operation    = tr.READ;
    20              1                          4           tr.BURSTMODE    = tr.BURST4;
    21              1                          4           tr.SLAVE_NUMBER = (tr.ADDR >> 8) & 3'd7;
    22                                               
    23              1                          4           finish_item(tr);
    24              1                          4           `uvm_info("SEQUENCE", $sformatf("Burst Read [%0d]: Addr=0x%0h Slave=%0d", i, tr.ADDR, tr.SLAVE_NUMBER), UVM_LOW)

  File slave_access_fail_seq.sv
    1                                                `ifndef SLAVE_ACCESS_FAIL_SEQ_SV
    2                                                `define SLAVE_ACCESS_FAIL_SEQ_SV
    3                                                
    4                                                class slave_access_fail_seq extends uvm_sequence #(cmn_seq_item);
    5               1                    ***0***       `uvm_object_utils(slave_access_fail_seq)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                          1     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                
    7                                                  function new(string name = "slave_access_fail_seq");
    8               1                          1         super.new(name);
    9                                                  endfunction
    10                                               
    11                                                 task body();
    12              1                          1         cmn_seq_item tr = cmn_seq_item::type_id::create("tr");
    13              1                          1         start_item(tr);
    14                                               
    15              1                          1         tr.ADDR = 32'hFFF;  // Out-of-range address (forces default slave or error)
    16              1                          1         tr.operation = tr.READ;
    17              1                          1         tr.BURSTMODE = tr.SINGLE;
    18              1                          1         tr.SLAVE_NUMBER = 3'd7; // Intentionally pointing to the last slave
    19                                               
    20              1                          1         finish_item(tr);
    21              1                          1         `uvm_info("SEQUENCE", $sformatf("Slave Access Fail Test: Addr=0x%0h Slave=%0d", tr.ADDR, tr.SLAVE_NUMBER), UVM_LOW)

  File environment.sv
    1                                                `ifndef CMN_ENV_SV
    2                                                `define CMN_ENV_SV
    3                                                
    4                                                //`include "scoreboard.sv"
    5                                                //`include "apb_agent.sv"
    6                                                //`include "ahb_agent.sv"
    7                                                
    8                                                class cmn_env extends uvm_env;
    9               1                    ***0***       `uvm_component_utils(cmn_env)
    9               2                    ***0***     
    9               3                    ***0***     
    10                                               
    11                                                 ahb_agent ahb_agnt;
    12                                                 apb_agent apb_agnt;      
    13                                                 scoreboard scb;
    14                                               
    15                                                 function new(string name, uvm_component parent);
    16              1                          1         super.new(name, parent);
    17                                                 endfunction 
    18                                               
    19                                                 function void build_phase(uvm_phase phase);
    20              1                          1         super.build_phase(phase);
    21              1                          1         ahb_agnt = ahb_agent::type_id::create("ahb_agnt", this);
    22              1                          1         apb_agnt = apb_agent::type_id::create("apb_agnt", this);
    23              1                          1         scb      = scoreboard::type_id::create("scb", this);
    24                                                 endfunction 
    25                                               
    26                                                 function void connect_phase(uvm_phase phase);
    27              1                          1         super.connect_phase(phase);
    28              1                          1         ahb_agnt.hmonitor.item_collected_port.connect(scb.ahb_port);
    29              1                          1         apb_agnt.pmonitor.item_collected_port.connect(scb.apb_port);

  File my_test.sv
    1                                                import uvm_pkg::*;
    2                                                import pkg::*;
    3                                                
    4                                                `ifndef MY_TEST_SV
    5                                                `define MY_TEST_SV
    6                                                
    7                                                class my_test extends uvm_test;
    8               1                    ***0***       `uvm_component_utils(my_test)  // Registering with UVM factory
    8               2                    ***0***     
    8               3                          1     
    9                                                
    10                                                 cmn_env env;
    11                                                 mycoverage cov;
    12                                               
    13                                                 // Constructor
    14                                                 function new(string name, uvm_component parent);
    15              1                          1         super.new(name, parent);
    16                                                 endfunction
    17                                               
    18                                                 // Build phase
    19                                                 function void build_phase(uvm_phase phase);
    20              1                          1         super.build_phase(phase);
    21              1                          1         env = cmn_env::type_id::create("env", this);  // Instantiate environment
    22              1                          1         cov = mycoverage::type_id::create("cov", this);  // Instantiate coverage object
    23                                                 endfunction
    24                                                 
    25                                                 task automatic run_phase(uvm_phase phase);
    26                                               
    27              1                          1       phase.raise_objection(this);
    28              1                          1       `uvm_info("MY_TEST", "AHB2APB UVM Test running sequences!", UVM_LOW)
    29                                               
    30                                                 begin
    31                                                   // Create and start sequences
    32              1                          1         single_write_seq sw_seq = single_write_seq::type_id::create("sw_seq");
    33              1                          1         single_read_seq sr_seq = single_read_seq::type_id::create("sr_seq");
    34              1                          1         burst_write_seq bw_seq = burst_write_seq::type_id::create("bw_seq");
    35              1                          1         burst_read_seq br_seq = burst_read_seq::type_id::create("br_seq");
    36              1                          1         slave_access_fail_seq saf_seq = slave_access_fail_seq::type_id::create("saf_seq");
    37              1                          1         ahb_sequence aseq = ahb_sequence::type_id::create("aseq"); // <== Add this!
    38                                               
    39                                                   // Start sequences
    40              1                          1         sw_seq.start(env.ahb_agnt.hsequencer);
    41              1                          1         sr_seq.start(env.ahb_agnt.hsequencer);
    42              1                          1         bw_seq.start(env.ahb_agnt.hsequencer);
    43              1                          1         br_seq.start(env.ahb_agnt.hsequencer);
    44              1                          1         saf_seq.start(env.ahb_agnt.hsequencer);
    45              1                          1         aseq.start(env.ahb_agnt.hsequencer); // <== And this!
    46                                                 end
    47                                               
    48              1                          1       phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /pkg/mycoverage/A                                 0.00%        100          -    ZERO                 
    covered/total bins:                                     0         40          -                      
    missing/total bins:                                    40         40          -                      
    % Hit:                                              0.00%        100          -                      
    Coverpoint operation                                0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
        bin x1[WRITE]                                       0          1          -    ZERO                 
        bin x1[READ]                                        0          1          -    ZERO                 
    Coverpoint HSIZE                                    0.00%        100          -    ZERO                 
        covered/total bins:                                 0          3          -                      
        missing/total bins:                                 3          3          -                      
        % Hit:                                          0.00%        100          -                      
        bin x2[0]                                           0          1          -    ZERO                 
        bin x2[1]                                           0          1          -    ZERO                 
        bin x2[2]                                           0          1          -    ZERO                 
    Coverpoint address                                  0.00%        100          -    ZERO                 
        covered/total bins:                                 0          4          -                      
        missing/total bins:                                 4          4          -                      
        % Hit:                                          0.00%        100          -                      
        bin addr_normal[0]                                  0          1          -    ZERO                 
        bin addr_normal[4294901760]                         0          1          -    ZERO                 
        bin addr_edge[0]                                    0          1          -    ZERO                 
        bin addr_edge[4294967295]                           0          1          -    ZERO                 
    Coverpoint read_write_cycles                        0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
        bin rw[WRITE]                                       0          1          -    ZERO                 
        bin rw[READ]                                        0          1          -    ZERO                 
    Coverpoint address_ranges                           0.00%        100          -    ZERO                 
        covered/total bins:                                 0          3          -                      
        missing/total bins:                                 3          3          -                      
        % Hit:                                          0.00%        100          -                      
        bin addr_range[0]                                   0          1          -    ZERO                 
        bin addr_range[2147483648]                          0          1          -    ZERO                 
        bin addr_range[4294901760]                          0          1          -    ZERO                 
    Cross CROSS                                         0.00%        100          -    ZERO                 
        covered/total bins:                                 0          6          -                      
        missing/total bins:                                 6          6          -                      
        % Hit:                                          0.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <*,*>                                       0          1          6    ZERO                 
    Cross CROSS_ADDR_OP                                 0.00%        100          -    ZERO                 
        covered/total bins:                                 0          8          -                      
        missing/total bins:                                 8          8          -                      
        % Hit:                                          0.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <*,*>                                       0          1          8    ZERO                 
    Cross CROSS_ADDR_HSIZE                              0.00%        100          -    ZERO                 
        covered/total bins:                                 0         12          -                      
        missing/total bins:                                12         12          -                      
        % Hit:                                          0.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <*,*>                                       0          1         12    ZERO                 

TOTAL COVERGROUP COVERAGE: 0.00%  COVERGROUP TYPES: 1

ASSERTION RESULTS:
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/pkg/ahb_monitor/run_phase/assert_AHB_valid_transfer
                     ahb_monitor.sv(28)                 1         22          0          0         23          0           0 off
/pkg/apb_monitor/run_phase/#ublk#30487#25/immed__47
                     apb_monitor.sv(47)                23          0          0          0         23          0           0 off
/pkg/apb_monitor/run_phase/#ublk#30487#25/immed__46
                     apb_monitor.sv(46)                23          0          0          0         23          0           0 off
/pkg/ahb_sequence/body/immed__17
                     ahb_sequence.sv(17)                0          1          0          0          1          0           0 off

Total Coverage By Instance (filtered view): 18.88%

