#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan 25 22:23:49 2023
# Process ID: 26224
# Current directory: F:/VIVADO/AD9117_VHDLPROJECT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17244 F:\VIVADO\AD9117_VHDLPROJECT\AD9117_VHDLPROJECT.xpr
# Log file: F:/VIVADO/AD9117_VHDLPROJECT/vivado.log
# Journal file: F:/VIVADO/AD9117_VHDLPROJECT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Master_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.srcs/sources_1/ip/DCLK_125MHz/DCLK_125MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCLK_125MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.srcs/sources_1/ip/DCLK_125MHz/DCLK_125MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCLK_125MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Master_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.srcs/sources_1/new/Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Master'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.srcs/sources_1/new/Master_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Master_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
"xelab -wto 4f5edaa78493472ba8ded79ab4b96d85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Master_tb_behav xil_defaultlib.Master_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4f5edaa78493472ba8ded79ab4b96d85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Master_tb_behav xil_defaultlib.Master_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCLK_125MHz_clk_wiz
Compiling module xil_defaultlib.DCLK_125MHz
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(1,13)(1,4)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.Master [master_default]
Compiling architecture behavioral of entity xil_defaultlib.master_tb
Built simulation snapshot Master_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim/xsim.dir/Master_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 25 22:24:14 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Master_tb_behav -key {Behavioral:sim_1:Functional:Master_tb} -tclbatch {Master_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 977.668 ; gain = 18.277
run 900 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Master_tb_vlog.prj"
"xvhdl --incr --relax -prj Master_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
"xelab -wto 4f5edaa78493472ba8ded79ab4b96d85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Master_tb_behav xil_defaultlib.Master_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4f5edaa78493472ba8ded79ab4b96d85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Master_tb_behav xil_defaultlib.Master_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 988.742 ; gain = 0.000
run 900 ns
run 900 ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Master_tb_vlog.prj"
"xvhdl --incr --relax -prj Master_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
"xelab -wto 4f5edaa78493472ba8ded79ab4b96d85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Master_tb_behav xil_defaultlib.Master_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4f5edaa78493472ba8ded79ab4b96d85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Master_tb_behav xil_defaultlib.Master_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.754 ; gain = 0.000
run 900 ns
save_wave_config {F:/VIVADO/AD9117_VHDLPROJECT/Master_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse F:/VIVADO/AD9117_VHDLPROJECT/Master_tb_behav.wcfg
set_property xsim.view F:/VIVADO/AD9117_VHDLPROJECT/Master_tb_behav.wcfg [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Master_tb_vlog.prj"
"xvhdl --incr --relax -prj Master_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VIVADO/AD9117_VHDLPROJECT/AD9117_VHDLPROJECT.sim/sim_1/behav/xsim'
"xelab -wto 4f5edaa78493472ba8ded79ab4b96d85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Master_tb_behav xil_defaultlib.Master_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4f5edaa78493472ba8ded79ab4b96d85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Master_tb_behav xil_defaultlib.Master_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.531 ; gain = 0.000
save_wave_config {F:/VIVADO/AD9117_VHDLPROJECT/Master_tb_behav.wcfg}
save_wave_config {F:/VIVADO/AD9117_VHDLPROJECT/Master_tb_behav.wcfg}
save_wave_config {F:/VIVADO/AD9117_VHDLPROJECT/Master_tb_behav.wcfg}
run 900 ns
run 900 ns
save_wave_config {F:/VIVADO/AD9117_VHDLPROJECT/Master_tb_behav.wcfg}
save_wave_config {F:/VIVADO/AD9117_VHDLPROJECT/Master_tb_behav.wcfg}
