GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\cic.v'
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\clip_led.v'
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\cordic_rx.v'
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\firx8x8.v'
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\gowin_clkdiv\gowin_clkdiv5.v'
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\gowin_clkdiv_4\gowin_clkdiv_4.v'
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\gowin_prom\gowin_prom_2048.v'
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\i2c_control.v'
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\i2s.v'
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\reciever.v'
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\top_rx.v'
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v'
Analyzing Verilog file 'C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\varcic.v'
Compiling module 'Top_rx'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\top_rx.v":2)
Compiling module 'Gowin_CLKDIV5'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\gowin_clkdiv\gowin_clkdiv5.v":9)
Compiling module 'Gowin_CLKDIV4'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\gowin_clkdiv_4\gowin_clkdiv_4.v":9)
Compiling module 'uart'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":1)
Extracting RAM for identifier 'rev_text'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":40)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":72)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":75)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":83)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":92)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":101)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":164)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":173)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":177)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":185)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":190)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":197)
Compiling module 'reciever'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\reciever.v":1)
Compiling module 'cordic'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\cordic_rx.v":2)
Compiling module 'cic(ACC_WIDTH=27,OUT_WIDTH=18)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\cic.v":1)
Compiling module 'cic_integrator(WIDTH=27)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\cic.v":122)
Compiling module 'cic_comb(WIDTH=27)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\cic.v":96)
Compiling module 'varcic'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\varcic.v":25)
Compiling module 'cic_integrator(WIDTH=45)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\cic.v":122)
Compiling module 'cic_comb(WIDTH=45)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\cic.v":96)
Compiling module 'firX8R8'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\firx8x8.v":51)
Compiling module 'fir256(BEGIN_COEFF=11'd0,ABITS=24,TAPS=122)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\firx8x8.v":171)
Compiling module 'Gowin_pROM_2048'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\gowin_prom\gowin_prom_2048.v":9)
Compiling module 'ram36x256'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\firx8x8.v":265)
Extracting RAM for identifier 'bram'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\firx8x8.v":274)
Compiling module 'fir256(BEGIN_COEFF=11'd256,ABITS=24,TAPS=122)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\firx8x8.v":171)
Compiling module 'fir256(BEGIN_COEFF=11'd512,ABITS=24,TAPS=122)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\firx8x8.v":171)
Compiling module 'fir256(BEGIN_COEFF=11'd768,ABITS=24,TAPS=122)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\firx8x8.v":171)
Compiling module 'fir256(BEGIN_COEFF=11'd1024,ABITS=24,TAPS=122)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\firx8x8.v":171)
Compiling module 'fir256(BEGIN_COEFF=11'd1280,ABITS=24,TAPS=122)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\firx8x8.v":171)
Compiling module 'fir256(BEGIN_COEFF=11'd1536,ABITS=24,TAPS=122)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\firx8x8.v":171)
Compiling module 'fir256(BEGIN_COEFF=11'd1792,ABITS=24,TAPS=122)'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\firx8x8.v":171)
Compiling module 'i2s_module'("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\i2s.v":2)
WARN  (EX1998) : Net 'led_reg[0]' does not have a driver("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\top_rx.v":55)
NOTE  (EX0101) : Current top module is "Top_rx"
WARN  (EX0211) : The output port "led[5]" of module "uart" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":9)
WARN  (EX0211) : The output port "led[4]" of module "uart" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":9)
WARN  (EX0211) : The output port "led[3]" of module "uart" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":9)
WARN  (EX0211) : The output port "led[2]" of module "uart" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":9)
WARN  (EX0211) : The output port "led[1]" of module "uart" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":9)
WARN  (EX0211) : The output port "led[0]" of module "uart" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\uart.v":9)
WARN  (EX0211) : The output port "test" of module "Top_rx" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\top_rx.v":26)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input adc_overrange is unused("C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\src\top_rx.v":11)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\impl\gwsynthesis\reciever.vg" completed
[100%] Generate report file "C:\Users\enthru\Desktop\DDC-receiver-Tang-Nano-9K\impl\gwsynthesis\reciever_syn.rpt.html" completed
GowinSynthesis finish
