// Seed: 3099142564
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output uwire id_2
    , id_11,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    input wor id_8,
    input wor id_9
);
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2
    , id_13,
    output supply0 id_3,
    input wor id_4,
    output wor id_5,
    input wire id_6,
    output tri1 id_7,
    output supply1 id_8,
    input tri0 id_9,
    output supply0 id_10,
    input tri id_11
);
  tri1 id_14;
  tri1 id_15 = id_14;
  assign id_15 = id_11;
  wire id_16;
  wire id_17;
  assign id_3 = id_9;
  module_0(
      id_6, id_5, id_3, id_1, id_1, id_4, id_14, id_1, id_2, id_14
  );
  wire id_18;
  tri0 id_19 = 1;
  wand id_20, id_21;
  assign id_10 = id_21;
endmodule
