
pwm_centerAligned.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d1c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002ea4  08002ea4  00003ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ed4  08002ed4  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002ed4  08002ed4  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002ed4  08002ed4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ed4  08002ed4  00003ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ed8  08002ed8  00003ed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002edc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08002ee8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08002ee8  00004078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008899  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000163c  00000000  00000000  0000c8d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000970  00000000  00000000  0000df18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000073e  00000000  00000000  0000e888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a6d5  00000000  00000000  0000efc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b9a3  00000000  00000000  0002969b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d8b5  00000000  00000000  0003503e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d28f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002680  00000000  00000000  000d2938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000d4fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002e8c 	.word	0x08002e8c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002e8c 	.word	0x08002e8c

080001c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001ce:	4b15      	ldr	r3, [pc, #84]	@ (8000224 <MX_GPIO_Init+0x5c>)
 80001d0:	695b      	ldr	r3, [r3, #20]
 80001d2:	4a14      	ldr	r2, [pc, #80]	@ (8000224 <MX_GPIO_Init+0x5c>)
 80001d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80001d8:	6153      	str	r3, [r2, #20]
 80001da:	4b12      	ldr	r3, [pc, #72]	@ (8000224 <MX_GPIO_Init+0x5c>)
 80001dc:	695b      	ldr	r3, [r3, #20]
 80001de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80001e2:	60fb      	str	r3, [r7, #12]
 80001e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80001e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000224 <MX_GPIO_Init+0x5c>)
 80001e8:	695b      	ldr	r3, [r3, #20]
 80001ea:	4a0e      	ldr	r2, [pc, #56]	@ (8000224 <MX_GPIO_Init+0x5c>)
 80001ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80001f0:	6153      	str	r3, [r2, #20]
 80001f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000224 <MX_GPIO_Init+0x5c>)
 80001f4:	695b      	ldr	r3, [r3, #20]
 80001f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80001fa:	60bb      	str	r3, [r7, #8]
 80001fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001fe:	4b09      	ldr	r3, [pc, #36]	@ (8000224 <MX_GPIO_Init+0x5c>)
 8000200:	695b      	ldr	r3, [r3, #20]
 8000202:	4a08      	ldr	r2, [pc, #32]	@ (8000224 <MX_GPIO_Init+0x5c>)
 8000204:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000208:	6153      	str	r3, [r2, #20]
 800020a:	4b06      	ldr	r3, [pc, #24]	@ (8000224 <MX_GPIO_Init+0x5c>)
 800020c:	695b      	ldr	r3, [r3, #20]
 800020e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000212:	607b      	str	r3, [r7, #4]
 8000214:	687b      	ldr	r3, [r7, #4]

}
 8000216:	bf00      	nop
 8000218:	3714      	adds	r7, #20
 800021a:	46bd      	mov	sp, r7
 800021c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000220:	4770      	bx	lr
 8000222:	bf00      	nop
 8000224:	40021000 	.word	0x40021000

08000228 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800022c:	f000 f9b2 	bl	8000594 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000230:	f000 f80c 	bl	800024c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000234:	f7ff ffc8 	bl	80001c8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000238:	f000 f8b8 	bl	80003ac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800023c:	2100      	movs	r1, #0
 800023e:	4802      	ldr	r0, [pc, #8]	@ (8000248 <main+0x20>)
 8000240:	f001 feee 	bl	8002020 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000244:	bf00      	nop
 8000246:	e7fd      	b.n	8000244 <main+0x1c>
 8000248:	20000028 	.word	0x20000028

0800024c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b090      	sub	sp, #64	@ 0x40
 8000250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000252:	f107 0318 	add.w	r3, r7, #24
 8000256:	2228      	movs	r2, #40	@ 0x28
 8000258:	2100      	movs	r1, #0
 800025a:	4618      	mov	r0, r3
 800025c:	f002 fdea 	bl	8002e34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000260:	1d3b      	adds	r3, r7, #4
 8000262:	2200      	movs	r2, #0
 8000264:	601a      	str	r2, [r3, #0]
 8000266:	605a      	str	r2, [r3, #4]
 8000268:	609a      	str	r2, [r3, #8]
 800026a:	60da      	str	r2, [r3, #12]
 800026c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800026e:	2301      	movs	r3, #1
 8000270:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000272:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000276:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000278:	2300      	movs	r3, #0
 800027a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800027c:	2301      	movs	r3, #1
 800027e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000280:	2302      	movs	r3, #2
 8000282:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000284:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000288:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800028a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800028e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000290:	f107 0318 	add.w	r3, r7, #24
 8000294:	4618      	mov	r0, r3
 8000296:	f000 fc3b 	bl	8000b10 <HAL_RCC_OscConfig>
 800029a:	4603      	mov	r3, r0
 800029c:	2b00      	cmp	r3, #0
 800029e:	d001      	beq.n	80002a4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002a0:	f000 f818 	bl	80002d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a4:	230f      	movs	r3, #15
 80002a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002a8:	2302      	movs	r3, #2
 80002aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80002ac:	2380      	movs	r3, #128	@ 0x80
 80002ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002b0:	2300      	movs	r3, #0
 80002b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002b4:	2300      	movs	r3, #0
 80002b6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002b8:	1d3b      	adds	r3, r7, #4
 80002ba:	2101      	movs	r1, #1
 80002bc:	4618      	mov	r0, r3
 80002be:	f001 fc35 	bl	8001b2c <HAL_RCC_ClockConfig>
 80002c2:	4603      	mov	r3, r0
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d001      	beq.n	80002cc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80002c8:	f000 f804 	bl	80002d4 <Error_Handler>
  }
}
 80002cc:	bf00      	nop
 80002ce:	3740      	adds	r7, #64	@ 0x40
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}

080002d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002d8:	b672      	cpsid	i
}
 80002da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002dc:	bf00      	nop
 80002de:	e7fd      	b.n	80002dc <Error_Handler+0x8>

080002e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000324 <HAL_MspInit+0x44>)
 80002e8:	699b      	ldr	r3, [r3, #24]
 80002ea:	4a0e      	ldr	r2, [pc, #56]	@ (8000324 <HAL_MspInit+0x44>)
 80002ec:	f043 0301 	orr.w	r3, r3, #1
 80002f0:	6193      	str	r3, [r2, #24]
 80002f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000324 <HAL_MspInit+0x44>)
 80002f4:	699b      	ldr	r3, [r3, #24]
 80002f6:	f003 0301 	and.w	r3, r3, #1
 80002fa:	607b      	str	r3, [r7, #4]
 80002fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002fe:	4b09      	ldr	r3, [pc, #36]	@ (8000324 <HAL_MspInit+0x44>)
 8000300:	69db      	ldr	r3, [r3, #28]
 8000302:	4a08      	ldr	r2, [pc, #32]	@ (8000324 <HAL_MspInit+0x44>)
 8000304:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000308:	61d3      	str	r3, [r2, #28]
 800030a:	4b06      	ldr	r3, [pc, #24]	@ (8000324 <HAL_MspInit+0x44>)
 800030c:	69db      	ldr	r3, [r3, #28]
 800030e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000312:	603b      	str	r3, [r7, #0]
 8000314:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000316:	2007      	movs	r0, #7
 8000318:	f000 fa54 	bl	80007c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800031c:	bf00      	nop
 800031e:	3708      	adds	r7, #8
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	40021000 	.word	0x40021000

08000328 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800032c:	bf00      	nop
 800032e:	e7fd      	b.n	800032c <NMI_Handler+0x4>

08000330 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000334:	bf00      	nop
 8000336:	e7fd      	b.n	8000334 <HardFault_Handler+0x4>

08000338 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800033c:	bf00      	nop
 800033e:	e7fd      	b.n	800033c <MemManage_Handler+0x4>

08000340 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000340:	b480      	push	{r7}
 8000342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000344:	bf00      	nop
 8000346:	e7fd      	b.n	8000344 <BusFault_Handler+0x4>

08000348 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800034c:	bf00      	nop
 800034e:	e7fd      	b.n	800034c <UsageFault_Handler+0x4>

08000350 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000354:	bf00      	nop
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr

0800035e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800035e:	b480      	push	{r7}
 8000360:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000362:	bf00      	nop
 8000364:	46bd      	mov	sp, r7
 8000366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036a:	4770      	bx	lr

0800036c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000370:	bf00      	nop
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr

0800037a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800037a:	b580      	push	{r7, lr}
 800037c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800037e:	f000 f94f 	bl	8000620 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000382:	bf00      	nop
 8000384:	bd80      	pop	{r7, pc}
	...

08000388 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800038c:	4b06      	ldr	r3, [pc, #24]	@ (80003a8 <SystemInit+0x20>)
 800038e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000392:	4a05      	ldr	r2, [pc, #20]	@ (80003a8 <SystemInit+0x20>)
 8000394:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000398:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800039c:	bf00      	nop
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	e000ed00 	.word	0xe000ed00

080003ac <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b08e      	sub	sp, #56	@ 0x38
 80003b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]
 80003bc:	609a      	str	r2, [r3, #8]
 80003be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003c0:	f107 031c 	add.w	r3, r7, #28
 80003c4:	2200      	movs	r2, #0
 80003c6:	601a      	str	r2, [r3, #0]
 80003c8:	605a      	str	r2, [r3, #4]
 80003ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003cc:	463b      	mov	r3, r7
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	605a      	str	r2, [r3, #4]
 80003d4:	609a      	str	r2, [r3, #8]
 80003d6:	60da      	str	r2, [r3, #12]
 80003d8:	611a      	str	r2, [r3, #16]
 80003da:	615a      	str	r2, [r3, #20]
 80003dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80003de:	4b2e      	ldr	r3, [pc, #184]	@ (8000498 <MX_TIM2_Init+0xec>)
 80003e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80003e6:	4b2c      	ldr	r3, [pc, #176]	@ (8000498 <MX_TIM2_Init+0xec>)
 80003e8:	2247      	movs	r2, #71	@ 0x47
 80003ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 80003ec:	4b2a      	ldr	r3, [pc, #168]	@ (8000498 <MX_TIM2_Init+0xec>)
 80003ee:	2240      	movs	r2, #64	@ 0x40
 80003f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80003f2:	4b29      	ldr	r3, [pc, #164]	@ (8000498 <MX_TIM2_Init+0xec>)
 80003f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80003f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003fa:	4b27      	ldr	r3, [pc, #156]	@ (8000498 <MX_TIM2_Init+0xec>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000400:	4b25      	ldr	r3, [pc, #148]	@ (8000498 <MX_TIM2_Init+0xec>)
 8000402:	2200      	movs	r2, #0
 8000404:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000406:	4824      	ldr	r0, [pc, #144]	@ (8000498 <MX_TIM2_Init+0xec>)
 8000408:	f001 fd52 	bl	8001eb0 <HAL_TIM_Base_Init>
 800040c:	4603      	mov	r3, r0
 800040e:	2b00      	cmp	r3, #0
 8000410:	d001      	beq.n	8000416 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000412:	f7ff ff5f 	bl	80002d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000416:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800041a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800041c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000420:	4619      	mov	r1, r3
 8000422:	481d      	ldr	r0, [pc, #116]	@ (8000498 <MX_TIM2_Init+0xec>)
 8000424:	f001 fff6 	bl	8002414 <HAL_TIM_ConfigClockSource>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800042e:	f7ff ff51 	bl	80002d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000432:	4819      	ldr	r0, [pc, #100]	@ (8000498 <MX_TIM2_Init+0xec>)
 8000434:	f001 fd93 	bl	8001f5e <HAL_TIM_PWM_Init>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d001      	beq.n	8000442 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800043e:	f7ff ff49 	bl	80002d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000442:	2300      	movs	r3, #0
 8000444:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000446:	2300      	movs	r3, #0
 8000448:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800044a:	f107 031c 	add.w	r3, r7, #28
 800044e:	4619      	mov	r1, r3
 8000450:	4811      	ldr	r0, [pc, #68]	@ (8000498 <MX_TIM2_Init+0xec>)
 8000452:	f002 fc89 	bl	8002d68 <HAL_TIMEx_MasterConfigSynchronization>
 8000456:	4603      	mov	r3, r0
 8000458:	2b00      	cmp	r3, #0
 800045a:	d001      	beq.n	8000460 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800045c:	f7ff ff3a 	bl	80002d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000460:	2360      	movs	r3, #96	@ 0x60
 8000462:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 800;
 8000464:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000468:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800046a:	2300      	movs	r3, #0
 800046c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800046e:	2300      	movs	r3, #0
 8000470:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000472:	463b      	mov	r3, r7
 8000474:	2200      	movs	r2, #0
 8000476:	4619      	mov	r1, r3
 8000478:	4807      	ldr	r0, [pc, #28]	@ (8000498 <MX_TIM2_Init+0xec>)
 800047a:	f001 feb7 	bl	80021ec <HAL_TIM_PWM_ConfigChannel>
 800047e:	4603      	mov	r3, r0
 8000480:	2b00      	cmp	r3, #0
 8000482:	d001      	beq.n	8000488 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8000484:	f7ff ff26 	bl	80002d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000488:	4803      	ldr	r0, [pc, #12]	@ (8000498 <MX_TIM2_Init+0xec>)
 800048a:	f000 f825 	bl	80004d8 <HAL_TIM_MspPostInit>

}
 800048e:	bf00      	nop
 8000490:	3738      	adds	r7, #56	@ 0x38
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	20000028 	.word	0x20000028

0800049c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800049c:	b480      	push	{r7}
 800049e:	b085      	sub	sp, #20
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80004ac:	d10b      	bne.n	80004c6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80004ae:	4b09      	ldr	r3, [pc, #36]	@ (80004d4 <HAL_TIM_Base_MspInit+0x38>)
 80004b0:	69db      	ldr	r3, [r3, #28]
 80004b2:	4a08      	ldr	r2, [pc, #32]	@ (80004d4 <HAL_TIM_Base_MspInit+0x38>)
 80004b4:	f043 0301 	orr.w	r3, r3, #1
 80004b8:	61d3      	str	r3, [r2, #28]
 80004ba:	4b06      	ldr	r3, [pc, #24]	@ (80004d4 <HAL_TIM_Base_MspInit+0x38>)
 80004bc:	69db      	ldr	r3, [r3, #28]
 80004be:	f003 0301 	and.w	r3, r3, #1
 80004c2:	60fb      	str	r3, [r7, #12]
 80004c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80004c6:	bf00      	nop
 80004c8:	3714      	adds	r7, #20
 80004ca:	46bd      	mov	sp, r7
 80004cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	40021000 	.word	0x40021000

080004d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b088      	sub	sp, #32
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e0:	f107 030c 	add.w	r3, r7, #12
 80004e4:	2200      	movs	r2, #0
 80004e6:	601a      	str	r2, [r3, #0]
 80004e8:	605a      	str	r2, [r3, #4]
 80004ea:	609a      	str	r2, [r3, #8]
 80004ec:	60da      	str	r2, [r3, #12]
 80004ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80004f8:	d11c      	bne.n	8000534 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fa:	4b10      	ldr	r3, [pc, #64]	@ (800053c <HAL_TIM_MspPostInit+0x64>)
 80004fc:	695b      	ldr	r3, [r3, #20]
 80004fe:	4a0f      	ldr	r2, [pc, #60]	@ (800053c <HAL_TIM_MspPostInit+0x64>)
 8000500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000504:	6153      	str	r3, [r2, #20]
 8000506:	4b0d      	ldr	r3, [pc, #52]	@ (800053c <HAL_TIM_MspPostInit+0x64>)
 8000508:	695b      	ldr	r3, [r3, #20]
 800050a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800050e:	60bb      	str	r3, [r7, #8]
 8000510:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000512:	2301      	movs	r3, #1
 8000514:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000516:	2302      	movs	r3, #2
 8000518:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051a:	2300      	movs	r3, #0
 800051c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800051e:	2300      	movs	r3, #0
 8000520:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000522:	2301      	movs	r3, #1
 8000524:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000526:	f107 030c 	add.w	r3, r7, #12
 800052a:	4619      	mov	r1, r3
 800052c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000530:	f000 f97c 	bl	800082c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000534:	bf00      	nop
 8000536:	3720      	adds	r7, #32
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	40021000 	.word	0x40021000

08000540 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000540:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000578 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000544:	f7ff ff20 	bl	8000388 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000548:	480c      	ldr	r0, [pc, #48]	@ (800057c <LoopForever+0x6>)
  ldr r1, =_edata
 800054a:	490d      	ldr	r1, [pc, #52]	@ (8000580 <LoopForever+0xa>)
  ldr r2, =_sidata
 800054c:	4a0d      	ldr	r2, [pc, #52]	@ (8000584 <LoopForever+0xe>)
  movs r3, #0
 800054e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000550:	e002      	b.n	8000558 <LoopCopyDataInit>

08000552 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000552:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000554:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000556:	3304      	adds	r3, #4

08000558 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000558:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800055a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800055c:	d3f9      	bcc.n	8000552 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800055e:	4a0a      	ldr	r2, [pc, #40]	@ (8000588 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000560:	4c0a      	ldr	r4, [pc, #40]	@ (800058c <LoopForever+0x16>)
  movs r3, #0
 8000562:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000564:	e001      	b.n	800056a <LoopFillZerobss>

08000566 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000566:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000568:	3204      	adds	r2, #4

0800056a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800056a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800056c:	d3fb      	bcc.n	8000566 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800056e:	f002 fc69 	bl	8002e44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000572:	f7ff fe59 	bl	8000228 <main>

08000576 <LoopForever>:

LoopForever:
    b LoopForever
 8000576:	e7fe      	b.n	8000576 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000578:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800057c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000580:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000584:	08002edc 	.word	0x08002edc
  ldr r2, =_sbss
 8000588:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800058c:	20000078 	.word	0x20000078

08000590 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000590:	e7fe      	b.n	8000590 <ADC1_IRQHandler>
	...

08000594 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000598:	4b08      	ldr	r3, [pc, #32]	@ (80005bc <HAL_Init+0x28>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a07      	ldr	r2, [pc, #28]	@ (80005bc <HAL_Init+0x28>)
 800059e:	f043 0310 	orr.w	r3, r3, #16
 80005a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a4:	2003      	movs	r0, #3
 80005a6:	f000 f90d 	bl	80007c4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005aa:	2000      	movs	r0, #0
 80005ac:	f000 f808 	bl	80005c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b0:	f7ff fe96 	bl	80002e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005b4:	2300      	movs	r3, #0
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40022000 	.word	0x40022000

080005c0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005c8:	4b12      	ldr	r3, [pc, #72]	@ (8000614 <HAL_InitTick+0x54>)
 80005ca:	681a      	ldr	r2, [r3, #0]
 80005cc:	4b12      	ldr	r3, [pc, #72]	@ (8000618 <HAL_InitTick+0x58>)
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	4619      	mov	r1, r3
 80005d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80005da:	fbb2 f3f3 	udiv	r3, r2, r3
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 f917 	bl	8000812 <HAL_SYSTICK_Config>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005ea:	2301      	movs	r3, #1
 80005ec:	e00e      	b.n	800060c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	2b0f      	cmp	r3, #15
 80005f2:	d80a      	bhi.n	800060a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005f4:	2200      	movs	r2, #0
 80005f6:	6879      	ldr	r1, [r7, #4]
 80005f8:	f04f 30ff 	mov.w	r0, #4294967295
 80005fc:	f000 f8ed 	bl	80007da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000600:	4a06      	ldr	r2, [pc, #24]	@ (800061c <HAL_InitTick+0x5c>)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000606:	2300      	movs	r3, #0
 8000608:	e000      	b.n	800060c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800060a:	2301      	movs	r3, #1
}
 800060c:	4618      	mov	r0, r3
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20000000 	.word	0x20000000
 8000618:	20000008 	.word	0x20000008
 800061c:	20000004 	.word	0x20000004

08000620 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000624:	4b06      	ldr	r3, [pc, #24]	@ (8000640 <HAL_IncTick+0x20>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	461a      	mov	r2, r3
 800062a:	4b06      	ldr	r3, [pc, #24]	@ (8000644 <HAL_IncTick+0x24>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4413      	add	r3, r2
 8000630:	4a04      	ldr	r2, [pc, #16]	@ (8000644 <HAL_IncTick+0x24>)
 8000632:	6013      	str	r3, [r2, #0]
}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop
 8000640:	20000008 	.word	0x20000008
 8000644:	20000074 	.word	0x20000074

08000648 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  return uwTick;  
 800064c:	4b03      	ldr	r3, [pc, #12]	@ (800065c <HAL_GetTick+0x14>)
 800064e:	681b      	ldr	r3, [r3, #0]
}
 8000650:	4618      	mov	r0, r3
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	20000074 	.word	0x20000074

08000660 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000660:	b480      	push	{r7}
 8000662:	b085      	sub	sp, #20
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	f003 0307 	and.w	r3, r3, #7
 800066e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000670:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <__NVIC_SetPriorityGrouping+0x44>)
 8000672:	68db      	ldr	r3, [r3, #12]
 8000674:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000676:	68ba      	ldr	r2, [r7, #8]
 8000678:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800067c:	4013      	ands	r3, r2
 800067e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000688:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800068c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000690:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000692:	4a04      	ldr	r2, [pc, #16]	@ (80006a4 <__NVIC_SetPriorityGrouping+0x44>)
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	60d3      	str	r3, [r2, #12]
}
 8000698:	bf00      	nop
 800069a:	3714      	adds	r7, #20
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr
 80006a4:	e000ed00 	.word	0xe000ed00

080006a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006ac:	4b04      	ldr	r3, [pc, #16]	@ (80006c0 <__NVIC_GetPriorityGrouping+0x18>)
 80006ae:	68db      	ldr	r3, [r3, #12]
 80006b0:	0a1b      	lsrs	r3, r3, #8
 80006b2:	f003 0307 	and.w	r3, r3, #7
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	e000ed00 	.word	0xe000ed00

080006c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b083      	sub	sp, #12
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	6039      	str	r1, [r7, #0]
 80006ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	db0a      	blt.n	80006ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d8:	683b      	ldr	r3, [r7, #0]
 80006da:	b2da      	uxtb	r2, r3
 80006dc:	490c      	ldr	r1, [pc, #48]	@ (8000710 <__NVIC_SetPriority+0x4c>)
 80006de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e2:	0112      	lsls	r2, r2, #4
 80006e4:	b2d2      	uxtb	r2, r2
 80006e6:	440b      	add	r3, r1
 80006e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006ec:	e00a      	b.n	8000704 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	b2da      	uxtb	r2, r3
 80006f2:	4908      	ldr	r1, [pc, #32]	@ (8000714 <__NVIC_SetPriority+0x50>)
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	f003 030f 	and.w	r3, r3, #15
 80006fa:	3b04      	subs	r3, #4
 80006fc:	0112      	lsls	r2, r2, #4
 80006fe:	b2d2      	uxtb	r2, r2
 8000700:	440b      	add	r3, r1
 8000702:	761a      	strb	r2, [r3, #24]
}
 8000704:	bf00      	nop
 8000706:	370c      	adds	r7, #12
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr
 8000710:	e000e100 	.word	0xe000e100
 8000714:	e000ed00 	.word	0xe000ed00

08000718 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000718:	b480      	push	{r7}
 800071a:	b089      	sub	sp, #36	@ 0x24
 800071c:	af00      	add	r7, sp, #0
 800071e:	60f8      	str	r0, [r7, #12]
 8000720:	60b9      	str	r1, [r7, #8]
 8000722:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	f003 0307 	and.w	r3, r3, #7
 800072a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800072c:	69fb      	ldr	r3, [r7, #28]
 800072e:	f1c3 0307 	rsb	r3, r3, #7
 8000732:	2b04      	cmp	r3, #4
 8000734:	bf28      	it	cs
 8000736:	2304      	movcs	r3, #4
 8000738:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800073a:	69fb      	ldr	r3, [r7, #28]
 800073c:	3304      	adds	r3, #4
 800073e:	2b06      	cmp	r3, #6
 8000740:	d902      	bls.n	8000748 <NVIC_EncodePriority+0x30>
 8000742:	69fb      	ldr	r3, [r7, #28]
 8000744:	3b03      	subs	r3, #3
 8000746:	e000      	b.n	800074a <NVIC_EncodePriority+0x32>
 8000748:	2300      	movs	r3, #0
 800074a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800074c:	f04f 32ff 	mov.w	r2, #4294967295
 8000750:	69bb      	ldr	r3, [r7, #24]
 8000752:	fa02 f303 	lsl.w	r3, r2, r3
 8000756:	43da      	mvns	r2, r3
 8000758:	68bb      	ldr	r3, [r7, #8]
 800075a:	401a      	ands	r2, r3
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000760:	f04f 31ff 	mov.w	r1, #4294967295
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	fa01 f303 	lsl.w	r3, r1, r3
 800076a:	43d9      	mvns	r1, r3
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000770:	4313      	orrs	r3, r2
         );
}
 8000772:	4618      	mov	r0, r3
 8000774:	3724      	adds	r7, #36	@ 0x24
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
	...

08000780 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	3b01      	subs	r3, #1
 800078c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000790:	d301      	bcc.n	8000796 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000792:	2301      	movs	r3, #1
 8000794:	e00f      	b.n	80007b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000796:	4a0a      	ldr	r2, [pc, #40]	@ (80007c0 <SysTick_Config+0x40>)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	3b01      	subs	r3, #1
 800079c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800079e:	210f      	movs	r1, #15
 80007a0:	f04f 30ff 	mov.w	r0, #4294967295
 80007a4:	f7ff ff8e 	bl	80006c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007a8:	4b05      	ldr	r3, [pc, #20]	@ (80007c0 <SysTick_Config+0x40>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ae:	4b04      	ldr	r3, [pc, #16]	@ (80007c0 <SysTick_Config+0x40>)
 80007b0:	2207      	movs	r2, #7
 80007b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007b4:	2300      	movs	r3, #0
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3708      	adds	r7, #8
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	e000e010 	.word	0xe000e010

080007c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007cc:	6878      	ldr	r0, [r7, #4]
 80007ce:	f7ff ff47 	bl	8000660 <__NVIC_SetPriorityGrouping>
}
 80007d2:	bf00      	nop
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}

080007da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007da:	b580      	push	{r7, lr}
 80007dc:	b086      	sub	sp, #24
 80007de:	af00      	add	r7, sp, #0
 80007e0:	4603      	mov	r3, r0
 80007e2:	60b9      	str	r1, [r7, #8]
 80007e4:	607a      	str	r2, [r7, #4]
 80007e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007e8:	2300      	movs	r3, #0
 80007ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007ec:	f7ff ff5c 	bl	80006a8 <__NVIC_GetPriorityGrouping>
 80007f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	68b9      	ldr	r1, [r7, #8]
 80007f6:	6978      	ldr	r0, [r7, #20]
 80007f8:	f7ff ff8e 	bl	8000718 <NVIC_EncodePriority>
 80007fc:	4602      	mov	r2, r0
 80007fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000802:	4611      	mov	r1, r2
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ff5d 	bl	80006c4 <__NVIC_SetPriority>
}
 800080a:	bf00      	nop
 800080c:	3718      	adds	r7, #24
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000812:	b580      	push	{r7, lr}
 8000814:	b082      	sub	sp, #8
 8000816:	af00      	add	r7, sp, #0
 8000818:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800081a:	6878      	ldr	r0, [r7, #4]
 800081c:	f7ff ffb0 	bl	8000780 <SysTick_Config>
 8000820:	4603      	mov	r3, r0
}
 8000822:	4618      	mov	r0, r3
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
	...

0800082c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800082c:	b480      	push	{r7}
 800082e:	b087      	sub	sp, #28
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
 8000834:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000836:	2300      	movs	r3, #0
 8000838:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800083a:	e14e      	b.n	8000ada <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	681a      	ldr	r2, [r3, #0]
 8000840:	2101      	movs	r1, #1
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	fa01 f303 	lsl.w	r3, r1, r3
 8000848:	4013      	ands	r3, r2
 800084a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	2b00      	cmp	r3, #0
 8000850:	f000 8140 	beq.w	8000ad4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	685b      	ldr	r3, [r3, #4]
 8000858:	f003 0303 	and.w	r3, r3, #3
 800085c:	2b01      	cmp	r3, #1
 800085e:	d005      	beq.n	800086c <HAL_GPIO_Init+0x40>
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	685b      	ldr	r3, [r3, #4]
 8000864:	f003 0303 	and.w	r3, r3, #3
 8000868:	2b02      	cmp	r3, #2
 800086a:	d130      	bne.n	80008ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	689b      	ldr	r3, [r3, #8]
 8000870:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000872:	697b      	ldr	r3, [r7, #20]
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	2203      	movs	r2, #3
 8000878:	fa02 f303 	lsl.w	r3, r2, r3
 800087c:	43db      	mvns	r3, r3
 800087e:	693a      	ldr	r2, [r7, #16]
 8000880:	4013      	ands	r3, r2
 8000882:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	68da      	ldr	r2, [r3, #12]
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	005b      	lsls	r3, r3, #1
 800088c:	fa02 f303 	lsl.w	r3, r2, r3
 8000890:	693a      	ldr	r2, [r7, #16]
 8000892:	4313      	orrs	r3, r2
 8000894:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	693a      	ldr	r2, [r7, #16]
 800089a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008a2:	2201      	movs	r2, #1
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	fa02 f303 	lsl.w	r3, r2, r3
 80008aa:	43db      	mvns	r3, r3
 80008ac:	693a      	ldr	r2, [r7, #16]
 80008ae:	4013      	ands	r3, r2
 80008b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	091b      	lsrs	r3, r3, #4
 80008b8:	f003 0201 	and.w	r2, r3, #1
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	fa02 f303 	lsl.w	r3, r2, r3
 80008c2:	693a      	ldr	r2, [r7, #16]
 80008c4:	4313      	orrs	r3, r2
 80008c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	693a      	ldr	r2, [r7, #16]
 80008cc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	f003 0303 	and.w	r3, r3, #3
 80008d6:	2b03      	cmp	r3, #3
 80008d8:	d017      	beq.n	800090a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	68db      	ldr	r3, [r3, #12]
 80008de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	005b      	lsls	r3, r3, #1
 80008e4:	2203      	movs	r2, #3
 80008e6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ea:	43db      	mvns	r3, r3
 80008ec:	693a      	ldr	r2, [r7, #16]
 80008ee:	4013      	ands	r3, r2
 80008f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	689a      	ldr	r2, [r3, #8]
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	005b      	lsls	r3, r3, #1
 80008fa:	fa02 f303 	lsl.w	r3, r2, r3
 80008fe:	693a      	ldr	r2, [r7, #16]
 8000900:	4313      	orrs	r3, r2
 8000902:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	693a      	ldr	r2, [r7, #16]
 8000908:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	f003 0303 	and.w	r3, r3, #3
 8000912:	2b02      	cmp	r3, #2
 8000914:	d123      	bne.n	800095e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	08da      	lsrs	r2, r3, #3
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	3208      	adds	r2, #8
 800091e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000922:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	f003 0307 	and.w	r3, r3, #7
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	220f      	movs	r2, #15
 800092e:	fa02 f303 	lsl.w	r3, r2, r3
 8000932:	43db      	mvns	r3, r3
 8000934:	693a      	ldr	r2, [r7, #16]
 8000936:	4013      	ands	r3, r2
 8000938:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	691a      	ldr	r2, [r3, #16]
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	f003 0307 	and.w	r3, r3, #7
 8000944:	009b      	lsls	r3, r3, #2
 8000946:	fa02 f303 	lsl.w	r3, r2, r3
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	4313      	orrs	r3, r2
 800094e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	08da      	lsrs	r2, r3, #3
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	3208      	adds	r2, #8
 8000958:	6939      	ldr	r1, [r7, #16]
 800095a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	005b      	lsls	r3, r3, #1
 8000968:	2203      	movs	r2, #3
 800096a:	fa02 f303 	lsl.w	r3, r2, r3
 800096e:	43db      	mvns	r3, r3
 8000970:	693a      	ldr	r2, [r7, #16]
 8000972:	4013      	ands	r3, r2
 8000974:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	f003 0203 	and.w	r2, r3, #3
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	fa02 f303 	lsl.w	r3, r2, r3
 8000986:	693a      	ldr	r2, [r7, #16]
 8000988:	4313      	orrs	r3, r2
 800098a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	685b      	ldr	r3, [r3, #4]
 8000996:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800099a:	2b00      	cmp	r3, #0
 800099c:	f000 809a 	beq.w	8000ad4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a0:	4b55      	ldr	r3, [pc, #340]	@ (8000af8 <HAL_GPIO_Init+0x2cc>)
 80009a2:	699b      	ldr	r3, [r3, #24]
 80009a4:	4a54      	ldr	r2, [pc, #336]	@ (8000af8 <HAL_GPIO_Init+0x2cc>)
 80009a6:	f043 0301 	orr.w	r3, r3, #1
 80009aa:	6193      	str	r3, [r2, #24]
 80009ac:	4b52      	ldr	r3, [pc, #328]	@ (8000af8 <HAL_GPIO_Init+0x2cc>)
 80009ae:	699b      	ldr	r3, [r3, #24]
 80009b0:	f003 0301 	and.w	r3, r3, #1
 80009b4:	60bb      	str	r3, [r7, #8]
 80009b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009b8:	4a50      	ldr	r2, [pc, #320]	@ (8000afc <HAL_GPIO_Init+0x2d0>)
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	089b      	lsrs	r3, r3, #2
 80009be:	3302      	adds	r3, #2
 80009c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	f003 0303 	and.w	r3, r3, #3
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	220f      	movs	r2, #15
 80009d0:	fa02 f303 	lsl.w	r3, r2, r3
 80009d4:	43db      	mvns	r3, r3
 80009d6:	693a      	ldr	r2, [r7, #16]
 80009d8:	4013      	ands	r3, r2
 80009da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80009e2:	d013      	beq.n	8000a0c <HAL_GPIO_Init+0x1e0>
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	4a46      	ldr	r2, [pc, #280]	@ (8000b00 <HAL_GPIO_Init+0x2d4>)
 80009e8:	4293      	cmp	r3, r2
 80009ea:	d00d      	beq.n	8000a08 <HAL_GPIO_Init+0x1dc>
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	4a45      	ldr	r2, [pc, #276]	@ (8000b04 <HAL_GPIO_Init+0x2d8>)
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d007      	beq.n	8000a04 <HAL_GPIO_Init+0x1d8>
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4a44      	ldr	r2, [pc, #272]	@ (8000b08 <HAL_GPIO_Init+0x2dc>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d101      	bne.n	8000a00 <HAL_GPIO_Init+0x1d4>
 80009fc:	2303      	movs	r3, #3
 80009fe:	e006      	b.n	8000a0e <HAL_GPIO_Init+0x1e2>
 8000a00:	2305      	movs	r3, #5
 8000a02:	e004      	b.n	8000a0e <HAL_GPIO_Init+0x1e2>
 8000a04:	2302      	movs	r3, #2
 8000a06:	e002      	b.n	8000a0e <HAL_GPIO_Init+0x1e2>
 8000a08:	2301      	movs	r3, #1
 8000a0a:	e000      	b.n	8000a0e <HAL_GPIO_Init+0x1e2>
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	697a      	ldr	r2, [r7, #20]
 8000a10:	f002 0203 	and.w	r2, r2, #3
 8000a14:	0092      	lsls	r2, r2, #2
 8000a16:	4093      	lsls	r3, r2
 8000a18:	693a      	ldr	r2, [r7, #16]
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a1e:	4937      	ldr	r1, [pc, #220]	@ (8000afc <HAL_GPIO_Init+0x2d0>)
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	089b      	lsrs	r3, r3, #2
 8000a24:	3302      	adds	r3, #2
 8000a26:	693a      	ldr	r2, [r7, #16]
 8000a28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a2c:	4b37      	ldr	r3, [pc, #220]	@ (8000b0c <HAL_GPIO_Init+0x2e0>)
 8000a2e:	689b      	ldr	r3, [r3, #8]
 8000a30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	43db      	mvns	r3, r3
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	4013      	ands	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	685b      	ldr	r3, [r3, #4]
 8000a40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d003      	beq.n	8000a50 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000a50:	4a2e      	ldr	r2, [pc, #184]	@ (8000b0c <HAL_GPIO_Init+0x2e0>)
 8000a52:	693b      	ldr	r3, [r7, #16]
 8000a54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a56:	4b2d      	ldr	r3, [pc, #180]	@ (8000b0c <HAL_GPIO_Init+0x2e0>)
 8000a58:	68db      	ldr	r3, [r3, #12]
 8000a5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	43db      	mvns	r3, r3
 8000a60:	693a      	ldr	r2, [r7, #16]
 8000a62:	4013      	ands	r3, r2
 8000a64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d003      	beq.n	8000a7a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000a72:	693a      	ldr	r2, [r7, #16]
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	4313      	orrs	r3, r2
 8000a78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a7a:	4a24      	ldr	r2, [pc, #144]	@ (8000b0c <HAL_GPIO_Init+0x2e0>)
 8000a7c:	693b      	ldr	r3, [r7, #16]
 8000a7e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000a80:	4b22      	ldr	r3, [pc, #136]	@ (8000b0c <HAL_GPIO_Init+0x2e0>)
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	43db      	mvns	r3, r3
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d003      	beq.n	8000aa4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000a9c:	693a      	ldr	r2, [r7, #16]
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000aa4:	4a19      	ldr	r2, [pc, #100]	@ (8000b0c <HAL_GPIO_Init+0x2e0>)
 8000aa6:	693b      	ldr	r3, [r7, #16]
 8000aa8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000aaa:	4b18      	ldr	r3, [pc, #96]	@ (8000b0c <HAL_GPIO_Init+0x2e0>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	43db      	mvns	r3, r3
 8000ab4:	693a      	ldr	r2, [r7, #16]
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d003      	beq.n	8000ace <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000ac6:	693a      	ldr	r2, [r7, #16]
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ace:	4a0f      	ldr	r2, [pc, #60]	@ (8000b0c <HAL_GPIO_Init+0x2e0>)
 8000ad0:	693b      	ldr	r3, [r7, #16]
 8000ad2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	3301      	adds	r3, #1
 8000ad8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	697b      	ldr	r3, [r7, #20]
 8000ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	f47f aea9 	bne.w	800083c <HAL_GPIO_Init+0x10>
  }
}
 8000aea:	bf00      	nop
 8000aec:	bf00      	nop
 8000aee:	371c      	adds	r7, #28
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	40021000 	.word	0x40021000
 8000afc:	40010000 	.word	0x40010000
 8000b00:	48000400 	.word	0x48000400
 8000b04:	48000800 	.word	0x48000800
 8000b08:	48000c00 	.word	0x48000c00
 8000b0c:	40010400 	.word	0x40010400

08000b10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b1c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b20:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b26:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d102      	bne.n	8000b36 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000b30:	2301      	movs	r3, #1
 8000b32:	f000 bff4 	b.w	8001b1e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b3a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f003 0301 	and.w	r3, r3, #1
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	f000 816d 	beq.w	8000e26 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b4c:	4bb4      	ldr	r3, [pc, #720]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f003 030c 	and.w	r3, r3, #12
 8000b54:	2b04      	cmp	r3, #4
 8000b56:	d00c      	beq.n	8000b72 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b58:	4bb1      	ldr	r3, [pc, #708]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	f003 030c 	and.w	r3, r3, #12
 8000b60:	2b08      	cmp	r3, #8
 8000b62:	d157      	bne.n	8000c14 <HAL_RCC_OscConfig+0x104>
 8000b64:	4bae      	ldr	r3, [pc, #696]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b70:	d150      	bne.n	8000c14 <HAL_RCC_OscConfig+0x104>
 8000b72:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b76:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b7a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000b7e:	fa93 f3a3 	rbit	r3, r3
 8000b82:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b86:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b8a:	fab3 f383 	clz	r3, r3
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	2b3f      	cmp	r3, #63	@ 0x3f
 8000b92:	d802      	bhi.n	8000b9a <HAL_RCC_OscConfig+0x8a>
 8000b94:	4ba2      	ldr	r3, [pc, #648]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	e015      	b.n	8000bc6 <HAL_RCC_OscConfig+0xb6>
 8000b9a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b9e:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ba2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000ba6:	fa93 f3a3 	rbit	r3, r3
 8000baa:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000bae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000bb2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000bb6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000bba:	fa93 f3a3 	rbit	r3, r3
 8000bbe:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000bc2:	4b97      	ldr	r3, [pc, #604]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bc6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000bca:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000bce:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000bd2:	fa92 f2a2 	rbit	r2, r2
 8000bd6:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000bda:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000bde:	fab2 f282 	clz	r2, r2
 8000be2:	b2d2      	uxtb	r2, r2
 8000be4:	f042 0220 	orr.w	r2, r2, #32
 8000be8:	b2d2      	uxtb	r2, r2
 8000bea:	f002 021f 	and.w	r2, r2, #31
 8000bee:	2101      	movs	r1, #1
 8000bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	f000 8114 	beq.w	8000e24 <HAL_RCC_OscConfig+0x314>
 8000bfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c00:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	f040 810b 	bne.w	8000e24 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	f000 bf85 	b.w	8001b1e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c18:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c24:	d106      	bne.n	8000c34 <HAL_RCC_OscConfig+0x124>
 8000c26:	4b7e      	ldr	r3, [pc, #504]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a7d      	ldr	r2, [pc, #500]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c30:	6013      	str	r3, [r2, #0]
 8000c32:	e036      	b.n	8000ca2 <HAL_RCC_OscConfig+0x192>
 8000c34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d10c      	bne.n	8000c5e <HAL_RCC_OscConfig+0x14e>
 8000c44:	4b76      	ldr	r3, [pc, #472]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a75      	ldr	r2, [pc, #468]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c4e:	6013      	str	r3, [r2, #0]
 8000c50:	4b73      	ldr	r3, [pc, #460]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a72      	ldr	r2, [pc, #456]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c5a:	6013      	str	r3, [r2, #0]
 8000c5c:	e021      	b.n	8000ca2 <HAL_RCC_OscConfig+0x192>
 8000c5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c6e:	d10c      	bne.n	8000c8a <HAL_RCC_OscConfig+0x17a>
 8000c70:	4b6b      	ldr	r3, [pc, #428]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a6a      	ldr	r2, [pc, #424]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c76:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c7a:	6013      	str	r3, [r2, #0]
 8000c7c:	4b68      	ldr	r3, [pc, #416]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a67      	ldr	r2, [pc, #412]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c86:	6013      	str	r3, [r2, #0]
 8000c88:	e00b      	b.n	8000ca2 <HAL_RCC_OscConfig+0x192>
 8000c8a:	4b65      	ldr	r3, [pc, #404]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a64      	ldr	r2, [pc, #400]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c94:	6013      	str	r3, [r2, #0]
 8000c96:	4b62      	ldr	r3, [pc, #392]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a61      	ldr	r2, [pc, #388]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000c9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ca0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ca2:	4b5f      	ldr	r3, [pc, #380]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ca6:	f023 020f 	bic.w	r2, r3, #15
 8000caa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000cae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	689b      	ldr	r3, [r3, #8]
 8000cb6:	495a      	ldr	r1, [pc, #360]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000cc0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d054      	beq.n	8000d76 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ccc:	f7ff fcbc 	bl	8000648 <HAL_GetTick>
 8000cd0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cd4:	e00a      	b.n	8000cec <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cd6:	f7ff fcb7 	bl	8000648 <HAL_GetTick>
 8000cda:	4602      	mov	r2, r0
 8000cdc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000ce0:	1ad3      	subs	r3, r2, r3
 8000ce2:	2b64      	cmp	r3, #100	@ 0x64
 8000ce4:	d902      	bls.n	8000cec <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8000ce6:	2303      	movs	r3, #3
 8000ce8:	f000 bf19 	b.w	8001b1e <HAL_RCC_OscConfig+0x100e>
 8000cec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000cf0:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cf4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000cf8:	fa93 f3a3 	rbit	r3, r3
 8000cfc:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8000d00:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d04:	fab3 f383 	clz	r3, r3
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d0c:	d802      	bhi.n	8000d14 <HAL_RCC_OscConfig+0x204>
 8000d0e:	4b44      	ldr	r3, [pc, #272]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	e015      	b.n	8000d40 <HAL_RCC_OscConfig+0x230>
 8000d14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d18:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d1c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8000d20:	fa93 f3a3 	rbit	r3, r3
 8000d24:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000d28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d2c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000d30:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000d34:	fa93 f3a3 	rbit	r3, r3
 8000d38:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000d3c:	4b38      	ldr	r3, [pc, #224]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d40:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d44:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8000d48:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000d4c:	fa92 f2a2 	rbit	r2, r2
 8000d50:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8000d54:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b2d2      	uxtb	r2, r2
 8000d5e:	f042 0220 	orr.w	r2, r2, #32
 8000d62:	b2d2      	uxtb	r2, r2
 8000d64:	f002 021f 	and.w	r2, r2, #31
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d6e:	4013      	ands	r3, r2
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d0b0      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x1c6>
 8000d74:	e057      	b.n	8000e26 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d76:	f7ff fc67 	bl	8000648 <HAL_GetTick>
 8000d7a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d7e:	e00a      	b.n	8000d96 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d80:	f7ff fc62 	bl	8000648 <HAL_GetTick>
 8000d84:	4602      	mov	r2, r0
 8000d86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000d8a:	1ad3      	subs	r3, r2, r3
 8000d8c:	2b64      	cmp	r3, #100	@ 0x64
 8000d8e:	d902      	bls.n	8000d96 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8000d90:	2303      	movs	r3, #3
 8000d92:	f000 bec4 	b.w	8001b1e <HAL_RCC_OscConfig+0x100e>
 8000d96:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d9a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d9e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000da2:	fa93 f3a3 	rbit	r3, r3
 8000da6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8000daa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dae:	fab3 f383 	clz	r3, r3
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	2b3f      	cmp	r3, #63	@ 0x3f
 8000db6:	d802      	bhi.n	8000dbe <HAL_RCC_OscConfig+0x2ae>
 8000db8:	4b19      	ldr	r3, [pc, #100]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	e015      	b.n	8000dea <HAL_RCC_OscConfig+0x2da>
 8000dbe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000dc2:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dc6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000dca:	fa93 f3a3 	rbit	r3, r3
 8000dce:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000dd2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000dd6:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000dda:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000dde:	fa93 f3a3 	rbit	r3, r3
 8000de2:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000de6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e20 <HAL_RCC_OscConfig+0x310>)
 8000de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dea:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000dee:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8000df2:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000df6:	fa92 f2a2 	rbit	r2, r2
 8000dfa:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8000dfe:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8000e02:	fab2 f282 	clz	r2, r2
 8000e06:	b2d2      	uxtb	r2, r2
 8000e08:	f042 0220 	orr.w	r2, r2, #32
 8000e0c:	b2d2      	uxtb	r2, r2
 8000e0e:	f002 021f 	and.w	r2, r2, #31
 8000e12:	2101      	movs	r1, #1
 8000e14:	fa01 f202 	lsl.w	r2, r1, r2
 8000e18:	4013      	ands	r3, r2
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d1b0      	bne.n	8000d80 <HAL_RCC_OscConfig+0x270>
 8000e1e:	e002      	b.n	8000e26 <HAL_RCC_OscConfig+0x316>
 8000e20:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f003 0302 	and.w	r3, r3, #2
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	f000 816c 	beq.w	8001114 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e3c:	4bcc      	ldr	r3, [pc, #816]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	f003 030c 	and.w	r3, r3, #12
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d00b      	beq.n	8000e60 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e48:	4bc9      	ldr	r3, [pc, #804]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f003 030c 	and.w	r3, r3, #12
 8000e50:	2b08      	cmp	r3, #8
 8000e52:	d16d      	bne.n	8000f30 <HAL_RCC_OscConfig+0x420>
 8000e54:	4bc6      	ldr	r3, [pc, #792]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d167      	bne.n	8000f30 <HAL_RCC_OscConfig+0x420>
 8000e60:	2302      	movs	r3, #2
 8000e62:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e66:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8000e6a:	fa93 f3a3 	rbit	r3, r3
 8000e6e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8000e72:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e76:	fab3 f383 	clz	r3, r3
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e7e:	d802      	bhi.n	8000e86 <HAL_RCC_OscConfig+0x376>
 8000e80:	4bbb      	ldr	r3, [pc, #748]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	e013      	b.n	8000eae <HAL_RCC_OscConfig+0x39e>
 8000e86:	2302      	movs	r3, #2
 8000e88:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e8c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8000e90:	fa93 f3a3 	rbit	r3, r3
 8000e94:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8000e98:	2302      	movs	r3, #2
 8000e9a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8000e9e:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8000ea2:	fa93 f3a3 	rbit	r3, r3
 8000ea6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8000eaa:	4bb1      	ldr	r3, [pc, #708]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 8000eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eae:	2202      	movs	r2, #2
 8000eb0:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8000eb4:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8000eb8:	fa92 f2a2 	rbit	r2, r2
 8000ebc:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8000ec0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8000ec4:	fab2 f282 	clz	r2, r2
 8000ec8:	b2d2      	uxtb	r2, r2
 8000eca:	f042 0220 	orr.w	r2, r2, #32
 8000ece:	b2d2      	uxtb	r2, r2
 8000ed0:	f002 021f 	and.w	r2, r2, #31
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eda:	4013      	ands	r3, r2
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d00a      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x3e6>
 8000ee0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000ee4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	691b      	ldr	r3, [r3, #16]
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d002      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	f000 be14 	b.w	8001b1e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ef6:	4b9e      	ldr	r3, [pc, #632]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000efe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	695b      	ldr	r3, [r3, #20]
 8000f0a:	21f8      	movs	r1, #248	@ 0xf8
 8000f0c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f10:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8000f14:	fa91 f1a1 	rbit	r1, r1
 8000f18:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8000f1c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8000f20:	fab1 f181 	clz	r1, r1
 8000f24:	b2c9      	uxtb	r1, r1
 8000f26:	408b      	lsls	r3, r1
 8000f28:	4991      	ldr	r1, [pc, #580]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f2e:	e0f1      	b.n	8001114 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f34:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	691b      	ldr	r3, [r3, #16]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	f000 8083 	beq.w	8001048 <HAL_RCC_OscConfig+0x538>
 8000f42:	2301      	movs	r3, #1
 8000f44:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f48:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8000f4c:	fa93 f3a3 	rbit	r3, r3
 8000f50:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8000f54:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f58:	fab3 f383 	clz	r3, r3
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000f62:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	461a      	mov	r2, r3
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6e:	f7ff fb6b 	bl	8000648 <HAL_GetTick>
 8000f72:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f76:	e00a      	b.n	8000f8e <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f78:	f7ff fb66 	bl	8000648 <HAL_GetTick>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d902      	bls.n	8000f8e <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8000f88:	2303      	movs	r3, #3
 8000f8a:	f000 bdc8 	b.w	8001b1e <HAL_RCC_OscConfig+0x100e>
 8000f8e:	2302      	movs	r3, #2
 8000f90:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f94:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8000f98:	fa93 f3a3 	rbit	r3, r3
 8000f9c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8000fa0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fa4:	fab3 f383 	clz	r3, r3
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fac:	d802      	bhi.n	8000fb4 <HAL_RCC_OscConfig+0x4a4>
 8000fae:	4b70      	ldr	r3, [pc, #448]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	e013      	b.n	8000fdc <HAL_RCC_OscConfig+0x4cc>
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fba:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8000fbe:	fa93 f3a3 	rbit	r3, r3
 8000fc2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8000fcc:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8000fd0:	fa93 f3a3 	rbit	r3, r3
 8000fd4:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8000fd8:	4b65      	ldr	r3, [pc, #404]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 8000fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fdc:	2202      	movs	r2, #2
 8000fde:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8000fe2:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8000fe6:	fa92 f2a2 	rbit	r2, r2
 8000fea:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8000fee:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8000ff2:	fab2 f282 	clz	r2, r2
 8000ff6:	b2d2      	uxtb	r2, r2
 8000ff8:	f042 0220 	orr.w	r2, r2, #32
 8000ffc:	b2d2      	uxtb	r2, r2
 8000ffe:	f002 021f 	and.w	r2, r2, #31
 8001002:	2101      	movs	r1, #1
 8001004:	fa01 f202 	lsl.w	r2, r1, r2
 8001008:	4013      	ands	r3, r2
 800100a:	2b00      	cmp	r3, #0
 800100c:	d0b4      	beq.n	8000f78 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800100e:	4b58      	ldr	r3, [pc, #352]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001016:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800101a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	695b      	ldr	r3, [r3, #20]
 8001022:	21f8      	movs	r1, #248	@ 0xf8
 8001024:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001028:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800102c:	fa91 f1a1 	rbit	r1, r1
 8001030:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001034:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001038:	fab1 f181 	clz	r1, r1
 800103c:	b2c9      	uxtb	r1, r1
 800103e:	408b      	lsls	r3, r1
 8001040:	494b      	ldr	r1, [pc, #300]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 8001042:	4313      	orrs	r3, r2
 8001044:	600b      	str	r3, [r1, #0]
 8001046:	e065      	b.n	8001114 <HAL_RCC_OscConfig+0x604>
 8001048:	2301      	movs	r3, #1
 800104a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800104e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001052:	fa93 f3a3 	rbit	r3, r3
 8001056:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800105a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800105e:	fab3 f383 	clz	r3, r3
 8001062:	b2db      	uxtb	r3, r3
 8001064:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001068:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	461a      	mov	r2, r3
 8001070:	2300      	movs	r3, #0
 8001072:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001074:	f7ff fae8 	bl	8000648 <HAL_GetTick>
 8001078:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800107c:	e00a      	b.n	8001094 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800107e:	f7ff fae3 	bl	8000648 <HAL_GetTick>
 8001082:	4602      	mov	r2, r0
 8001084:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	2b02      	cmp	r3, #2
 800108c:	d902      	bls.n	8001094 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800108e:	2303      	movs	r3, #3
 8001090:	f000 bd45 	b.w	8001b1e <HAL_RCC_OscConfig+0x100e>
 8001094:	2302      	movs	r3, #2
 8001096:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800109a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800109e:	fa93 f3a3 	rbit	r3, r3
 80010a2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80010a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010aa:	fab3 f383 	clz	r3, r3
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80010b2:	d802      	bhi.n	80010ba <HAL_RCC_OscConfig+0x5aa>
 80010b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	e013      	b.n	80010e2 <HAL_RCC_OscConfig+0x5d2>
 80010ba:	2302      	movs	r3, #2
 80010bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80010c4:	fa93 f3a3 	rbit	r3, r3
 80010c8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80010cc:	2302      	movs	r3, #2
 80010ce:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80010d2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80010d6:	fa93 f3a3 	rbit	r3, r3
 80010da:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80010de:	4b24      	ldr	r3, [pc, #144]	@ (8001170 <HAL_RCC_OscConfig+0x660>)
 80010e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010e2:	2202      	movs	r2, #2
 80010e4:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80010e8:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80010ec:	fa92 f2a2 	rbit	r2, r2
 80010f0:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80010f4:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80010f8:	fab2 f282 	clz	r2, r2
 80010fc:	b2d2      	uxtb	r2, r2
 80010fe:	f042 0220 	orr.w	r2, r2, #32
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	f002 021f 	and.w	r2, r2, #31
 8001108:	2101      	movs	r1, #1
 800110a:	fa01 f202 	lsl.w	r2, r1, r2
 800110e:	4013      	ands	r3, r2
 8001110:	2b00      	cmp	r3, #0
 8001112:	d1b4      	bne.n	800107e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001114:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001118:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 0308 	and.w	r3, r3, #8
 8001124:	2b00      	cmp	r3, #0
 8001126:	f000 8115 	beq.w	8001354 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800112a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800112e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	699b      	ldr	r3, [r3, #24]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d07e      	beq.n	8001238 <HAL_RCC_OscConfig+0x728>
 800113a:	2301      	movs	r3, #1
 800113c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001140:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001144:	fa93 f3a3 	rbit	r3, r3
 8001148:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800114c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001150:	fab3 f383 	clz	r3, r3
 8001154:	b2db      	uxtb	r3, r3
 8001156:	461a      	mov	r2, r3
 8001158:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <HAL_RCC_OscConfig+0x664>)
 800115a:	4413      	add	r3, r2
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	461a      	mov	r2, r3
 8001160:	2301      	movs	r3, #1
 8001162:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001164:	f7ff fa70 	bl	8000648 <HAL_GetTick>
 8001168:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800116c:	e00f      	b.n	800118e <HAL_RCC_OscConfig+0x67e>
 800116e:	bf00      	nop
 8001170:	40021000 	.word	0x40021000
 8001174:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001178:	f7ff fa66 	bl	8000648 <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	2b02      	cmp	r3, #2
 8001186:	d902      	bls.n	800118e <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8001188:	2303      	movs	r3, #3
 800118a:	f000 bcc8 	b.w	8001b1e <HAL_RCC_OscConfig+0x100e>
 800118e:	2302      	movs	r3, #2
 8001190:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001194:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001198:	fa93 f3a3 	rbit	r3, r3
 800119c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80011a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011a4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80011a8:	2202      	movs	r2, #2
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011b0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	fa93 f2a3 	rbit	r2, r3
 80011ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80011cc:	2202      	movs	r2, #2
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	fa93 f2a3 	rbit	r2, r3
 80011de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011e2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80011e6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011e8:	4bb0      	ldr	r3, [pc, #704]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 80011ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011f0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80011f4:	2102      	movs	r1, #2
 80011f6:	6019      	str	r1, [r3, #0]
 80011f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011fc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	fa93 f1a3 	rbit	r1, r3
 8001206:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800120a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800120e:	6019      	str	r1, [r3, #0]
  return result;
 8001210:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001214:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	fab3 f383 	clz	r3, r3
 800121e:	b2db      	uxtb	r3, r3
 8001220:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001224:	b2db      	uxtb	r3, r3
 8001226:	f003 031f 	and.w	r3, r3, #31
 800122a:	2101      	movs	r1, #1
 800122c:	fa01 f303 	lsl.w	r3, r1, r3
 8001230:	4013      	ands	r3, r2
 8001232:	2b00      	cmp	r3, #0
 8001234:	d0a0      	beq.n	8001178 <HAL_RCC_OscConfig+0x668>
 8001236:	e08d      	b.n	8001354 <HAL_RCC_OscConfig+0x844>
 8001238:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800123c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001240:	2201      	movs	r2, #1
 8001242:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001244:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001248:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	fa93 f2a3 	rbit	r2, r3
 8001252:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001256:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800125a:	601a      	str	r2, [r3, #0]
  return result;
 800125c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001260:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001264:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001266:	fab3 f383 	clz	r3, r3
 800126a:	b2db      	uxtb	r3, r3
 800126c:	461a      	mov	r2, r3
 800126e:	4b90      	ldr	r3, [pc, #576]	@ (80014b0 <HAL_RCC_OscConfig+0x9a0>)
 8001270:	4413      	add	r3, r2
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	461a      	mov	r2, r3
 8001276:	2300      	movs	r3, #0
 8001278:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800127a:	f7ff f9e5 	bl	8000648 <HAL_GetTick>
 800127e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001282:	e00a      	b.n	800129a <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001284:	f7ff f9e0 	bl	8000648 <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d902      	bls.n	800129a <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	f000 bc42 	b.w	8001b1e <HAL_RCC_OscConfig+0x100e>
 800129a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800129e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80012a2:	2202      	movs	r2, #2
 80012a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012aa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	fa93 f2a3 	rbit	r2, r3
 80012b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012b8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012c2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80012c6:	2202      	movs	r2, #2
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012ce:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	fa93 f2a3 	rbit	r2, r3
 80012d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012dc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012e6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80012ea:	2202      	movs	r2, #2
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012f2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	fa93 f2a3 	rbit	r2, r3
 80012fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001300:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001304:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001306:	4b69      	ldr	r3, [pc, #420]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 8001308:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800130a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800130e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001312:	2102      	movs	r1, #2
 8001314:	6019      	str	r1, [r3, #0]
 8001316:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800131a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	fa93 f1a3 	rbit	r1, r3
 8001324:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001328:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800132c:	6019      	str	r1, [r3, #0]
  return result;
 800132e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001332:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	fab3 f383 	clz	r3, r3
 800133c:	b2db      	uxtb	r3, r3
 800133e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001342:	b2db      	uxtb	r3, r3
 8001344:	f003 031f 	and.w	r3, r3, #31
 8001348:	2101      	movs	r1, #1
 800134a:	fa01 f303 	lsl.w	r3, r1, r3
 800134e:	4013      	ands	r3, r2
 8001350:	2b00      	cmp	r3, #0
 8001352:	d197      	bne.n	8001284 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001358:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f003 0304 	and.w	r3, r3, #4
 8001364:	2b00      	cmp	r3, #0
 8001366:	f000 819e 	beq.w	80016a6 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800136a:	2300      	movs	r3, #0
 800136c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001370:	4b4e      	ldr	r3, [pc, #312]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 8001372:	69db      	ldr	r3, [r3, #28]
 8001374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d116      	bne.n	80013aa <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800137c:	4b4b      	ldr	r3, [pc, #300]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 800137e:	69db      	ldr	r3, [r3, #28]
 8001380:	4a4a      	ldr	r2, [pc, #296]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 8001382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001386:	61d3      	str	r3, [r2, #28]
 8001388:	4b48      	ldr	r3, [pc, #288]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 800138a:	69db      	ldr	r3, [r3, #28]
 800138c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001390:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001394:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800139e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80013a2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80013a4:	2301      	movs	r3, #1
 80013a6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013aa:	4b42      	ldr	r3, [pc, #264]	@ (80014b4 <HAL_RCC_OscConfig+0x9a4>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d11a      	bne.n	80013ec <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013b6:	4b3f      	ldr	r3, [pc, #252]	@ (80014b4 <HAL_RCC_OscConfig+0x9a4>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a3e      	ldr	r2, [pc, #248]	@ (80014b4 <HAL_RCC_OscConfig+0x9a4>)
 80013bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013c0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013c2:	f7ff f941 	bl	8000648 <HAL_GetTick>
 80013c6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ca:	e009      	b.n	80013e0 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013cc:	f7ff f93c 	bl	8000648 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b64      	cmp	r3, #100	@ 0x64
 80013da:	d901      	bls.n	80013e0 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80013dc:	2303      	movs	r3, #3
 80013de:	e39e      	b.n	8001b1e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e0:	4b34      	ldr	r3, [pc, #208]	@ (80014b4 <HAL_RCC_OscConfig+0x9a4>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d0ef      	beq.n	80013cc <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d106      	bne.n	800140a <HAL_RCC_OscConfig+0x8fa>
 80013fc:	4b2b      	ldr	r3, [pc, #172]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 80013fe:	6a1b      	ldr	r3, [r3, #32]
 8001400:	4a2a      	ldr	r2, [pc, #168]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 8001402:	f043 0301 	orr.w	r3, r3, #1
 8001406:	6213      	str	r3, [r2, #32]
 8001408:	e035      	b.n	8001476 <HAL_RCC_OscConfig+0x966>
 800140a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800140e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	68db      	ldr	r3, [r3, #12]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d10c      	bne.n	8001434 <HAL_RCC_OscConfig+0x924>
 800141a:	4b24      	ldr	r3, [pc, #144]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 800141c:	6a1b      	ldr	r3, [r3, #32]
 800141e:	4a23      	ldr	r2, [pc, #140]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 8001420:	f023 0301 	bic.w	r3, r3, #1
 8001424:	6213      	str	r3, [r2, #32]
 8001426:	4b21      	ldr	r3, [pc, #132]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 8001428:	6a1b      	ldr	r3, [r3, #32]
 800142a:	4a20      	ldr	r2, [pc, #128]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 800142c:	f023 0304 	bic.w	r3, r3, #4
 8001430:	6213      	str	r3, [r2, #32]
 8001432:	e020      	b.n	8001476 <HAL_RCC_OscConfig+0x966>
 8001434:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001438:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	2b05      	cmp	r3, #5
 8001442:	d10c      	bne.n	800145e <HAL_RCC_OscConfig+0x94e>
 8001444:	4b19      	ldr	r3, [pc, #100]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 8001446:	6a1b      	ldr	r3, [r3, #32]
 8001448:	4a18      	ldr	r2, [pc, #96]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 800144a:	f043 0304 	orr.w	r3, r3, #4
 800144e:	6213      	str	r3, [r2, #32]
 8001450:	4b16      	ldr	r3, [pc, #88]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 8001452:	6a1b      	ldr	r3, [r3, #32]
 8001454:	4a15      	ldr	r2, [pc, #84]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 8001456:	f043 0301 	orr.w	r3, r3, #1
 800145a:	6213      	str	r3, [r2, #32]
 800145c:	e00b      	b.n	8001476 <HAL_RCC_OscConfig+0x966>
 800145e:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 8001460:	6a1b      	ldr	r3, [r3, #32]
 8001462:	4a12      	ldr	r2, [pc, #72]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 8001464:	f023 0301 	bic.w	r3, r3, #1
 8001468:	6213      	str	r3, [r2, #32]
 800146a:	4b10      	ldr	r3, [pc, #64]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 800146c:	6a1b      	ldr	r3, [r3, #32]
 800146e:	4a0f      	ldr	r2, [pc, #60]	@ (80014ac <HAL_RCC_OscConfig+0x99c>)
 8001470:	f023 0304 	bic.w	r3, r3, #4
 8001474:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001476:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800147a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2b00      	cmp	r3, #0
 8001484:	f000 8087 	beq.w	8001596 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001488:	f7ff f8de 	bl	8000648 <HAL_GetTick>
 800148c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001490:	e012      	b.n	80014b8 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001492:	f7ff f8d9 	bl	8000648 <HAL_GetTick>
 8001496:	4602      	mov	r2, r0
 8001498:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d908      	bls.n	80014b8 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e339      	b.n	8001b1e <HAL_RCC_OscConfig+0x100e>
 80014aa:	bf00      	nop
 80014ac:	40021000 	.word	0x40021000
 80014b0:	10908120 	.word	0x10908120
 80014b4:	40007000 	.word	0x40007000
 80014b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014bc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80014c0:	2202      	movs	r2, #2
 80014c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014c8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	fa93 f2a3 	rbit	r2, r3
 80014d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014d6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014e0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80014e4:	2202      	movs	r2, #2
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ec:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	fa93 f2a3 	rbit	r2, r3
 80014f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014fa:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80014fe:	601a      	str	r2, [r3, #0]
  return result;
 8001500:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001504:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001508:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800150a:	fab3 f383 	clz	r3, r3
 800150e:	b2db      	uxtb	r3, r3
 8001510:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d102      	bne.n	8001520 <HAL_RCC_OscConfig+0xa10>
 800151a:	4b98      	ldr	r3, [pc, #608]	@ (800177c <HAL_RCC_OscConfig+0xc6c>)
 800151c:	6a1b      	ldr	r3, [r3, #32]
 800151e:	e013      	b.n	8001548 <HAL_RCC_OscConfig+0xa38>
 8001520:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001524:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001528:	2202      	movs	r2, #2
 800152a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800152c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001530:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	fa93 f2a3 	rbit	r2, r3
 800153a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800153e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	4b8d      	ldr	r3, [pc, #564]	@ (800177c <HAL_RCC_OscConfig+0xc6c>)
 8001546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001548:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800154c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001550:	2102      	movs	r1, #2
 8001552:	6011      	str	r1, [r2, #0]
 8001554:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001558:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800155c:	6812      	ldr	r2, [r2, #0]
 800155e:	fa92 f1a2 	rbit	r1, r2
 8001562:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001566:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800156a:	6011      	str	r1, [r2, #0]
  return result;
 800156c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001570:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001574:	6812      	ldr	r2, [r2, #0]
 8001576:	fab2 f282 	clz	r2, r2
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001580:	b2d2      	uxtb	r2, r2
 8001582:	f002 021f 	and.w	r2, r2, #31
 8001586:	2101      	movs	r1, #1
 8001588:	fa01 f202 	lsl.w	r2, r1, r2
 800158c:	4013      	ands	r3, r2
 800158e:	2b00      	cmp	r3, #0
 8001590:	f43f af7f 	beq.w	8001492 <HAL_RCC_OscConfig+0x982>
 8001594:	e07d      	b.n	8001692 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001596:	f7ff f857 	bl	8000648 <HAL_GetTick>
 800159a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800159e:	e00b      	b.n	80015b8 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015a0:	f7ff f852 	bl	8000648 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e2b2      	b.n	8001b1e <HAL_RCC_OscConfig+0x100e>
 80015b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015bc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80015c0:	2202      	movs	r2, #2
 80015c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015c8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	fa93 f2a3 	rbit	r2, r3
 80015d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015d6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015e0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80015e4:	2202      	movs	r2, #2
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015ec:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	fa93 f2a3 	rbit	r2, r3
 80015f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015fa:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80015fe:	601a      	str	r2, [r3, #0]
  return result;
 8001600:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001604:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001608:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800160a:	fab3 f383 	clz	r3, r3
 800160e:	b2db      	uxtb	r3, r3
 8001610:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2b00      	cmp	r3, #0
 8001618:	d102      	bne.n	8001620 <HAL_RCC_OscConfig+0xb10>
 800161a:	4b58      	ldr	r3, [pc, #352]	@ (800177c <HAL_RCC_OscConfig+0xc6c>)
 800161c:	6a1b      	ldr	r3, [r3, #32]
 800161e:	e013      	b.n	8001648 <HAL_RCC_OscConfig+0xb38>
 8001620:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001624:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001628:	2202      	movs	r2, #2
 800162a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800162c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001630:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	fa93 f2a3 	rbit	r2, r3
 800163a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800163e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	4b4d      	ldr	r3, [pc, #308]	@ (800177c <HAL_RCC_OscConfig+0xc6c>)
 8001646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001648:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800164c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001650:	2102      	movs	r1, #2
 8001652:	6011      	str	r1, [r2, #0]
 8001654:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001658:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800165c:	6812      	ldr	r2, [r2, #0]
 800165e:	fa92 f1a2 	rbit	r1, r2
 8001662:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001666:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800166a:	6011      	str	r1, [r2, #0]
  return result;
 800166c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001670:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001674:	6812      	ldr	r2, [r2, #0]
 8001676:	fab2 f282 	clz	r2, r2
 800167a:	b2d2      	uxtb	r2, r2
 800167c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	f002 021f 	and.w	r2, r2, #31
 8001686:	2101      	movs	r1, #1
 8001688:	fa01 f202 	lsl.w	r2, r1, r2
 800168c:	4013      	ands	r3, r2
 800168e:	2b00      	cmp	r3, #0
 8001690:	d186      	bne.n	80015a0 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001692:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8001696:	2b01      	cmp	r3, #1
 8001698:	d105      	bne.n	80016a6 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800169a:	4b38      	ldr	r3, [pc, #224]	@ (800177c <HAL_RCC_OscConfig+0xc6c>)
 800169c:	69db      	ldr	r3, [r3, #28]
 800169e:	4a37      	ldr	r2, [pc, #220]	@ (800177c <HAL_RCC_OscConfig+0xc6c>)
 80016a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80016a4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016aa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	f000 8232 	beq.w	8001b1c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016b8:	4b30      	ldr	r3, [pc, #192]	@ (800177c <HAL_RCC_OscConfig+0xc6c>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f003 030c 	and.w	r3, r3, #12
 80016c0:	2b08      	cmp	r3, #8
 80016c2:	f000 8201 	beq.w	8001ac8 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	69db      	ldr	r3, [r3, #28]
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	f040 8157 	bne.w	8001986 <HAL_RCC_OscConfig+0xe76>
 80016d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016dc:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80016e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80016e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ea:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	fa93 f2a3 	rbit	r2, r3
 80016f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016f8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80016fc:	601a      	str	r2, [r3, #0]
  return result;
 80016fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001702:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001706:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001708:	fab3 f383 	clz	r3, r3
 800170c:	b2db      	uxtb	r3, r3
 800170e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001712:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	461a      	mov	r2, r3
 800171a:	2300      	movs	r3, #0
 800171c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800171e:	f7fe ff93 	bl	8000648 <HAL_GetTick>
 8001722:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001726:	e009      	b.n	800173c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001728:	f7fe ff8e 	bl	8000648 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b02      	cmp	r3, #2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e1f0      	b.n	8001b1e <HAL_RCC_OscConfig+0x100e>
 800173c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001740:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001744:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001748:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800174a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800174e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	fa93 f2a3 	rbit	r2, r3
 8001758:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800175c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001760:	601a      	str	r2, [r3, #0]
  return result;
 8001762:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001766:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800176a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800176c:	fab3 f383 	clz	r3, r3
 8001770:	b2db      	uxtb	r3, r3
 8001772:	2b3f      	cmp	r3, #63	@ 0x3f
 8001774:	d804      	bhi.n	8001780 <HAL_RCC_OscConfig+0xc70>
 8001776:	4b01      	ldr	r3, [pc, #4]	@ (800177c <HAL_RCC_OscConfig+0xc6c>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	e029      	b.n	80017d0 <HAL_RCC_OscConfig+0xcc0>
 800177c:	40021000 	.word	0x40021000
 8001780:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001784:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001788:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800178c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800178e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001792:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	fa93 f2a3 	rbit	r2, r3
 800179c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017a0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017aa:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80017ae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017b8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	fa93 f2a3 	rbit	r2, r3
 80017c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	4bc3      	ldr	r3, [pc, #780]	@ (8001adc <HAL_RCC_OscConfig+0xfcc>)
 80017ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80017d4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80017d8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80017dc:	6011      	str	r1, [r2, #0]
 80017de:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80017e2:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80017e6:	6812      	ldr	r2, [r2, #0]
 80017e8:	fa92 f1a2 	rbit	r1, r2
 80017ec:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80017f0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80017f4:	6011      	str	r1, [r2, #0]
  return result;
 80017f6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80017fa:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80017fe:	6812      	ldr	r2, [r2, #0]
 8001800:	fab2 f282 	clz	r2, r2
 8001804:	b2d2      	uxtb	r2, r2
 8001806:	f042 0220 	orr.w	r2, r2, #32
 800180a:	b2d2      	uxtb	r2, r2
 800180c:	f002 021f 	and.w	r2, r2, #31
 8001810:	2101      	movs	r1, #1
 8001812:	fa01 f202 	lsl.w	r2, r1, r2
 8001816:	4013      	ands	r3, r2
 8001818:	2b00      	cmp	r3, #0
 800181a:	d185      	bne.n	8001728 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800181c:	4baf      	ldr	r3, [pc, #700]	@ (8001adc <HAL_RCC_OscConfig+0xfcc>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001828:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001830:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001834:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	6a1b      	ldr	r3, [r3, #32]
 800183c:	430b      	orrs	r3, r1
 800183e:	49a7      	ldr	r1, [pc, #668]	@ (8001adc <HAL_RCC_OscConfig+0xfcc>)
 8001840:	4313      	orrs	r3, r2
 8001842:	604b      	str	r3, [r1, #4]
 8001844:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001848:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800184c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001850:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001852:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001856:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	fa93 f2a3 	rbit	r2, r3
 8001860:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001864:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001868:	601a      	str	r2, [r3, #0]
  return result;
 800186a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800186e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001872:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001874:	fab3 f383 	clz	r3, r3
 8001878:	b2db      	uxtb	r3, r3
 800187a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800187e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	461a      	mov	r2, r3
 8001886:	2301      	movs	r3, #1
 8001888:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800188a:	f7fe fedd 	bl	8000648 <HAL_GetTick>
 800188e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001892:	e009      	b.n	80018a8 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001894:	f7fe fed8 	bl	8000648 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d901      	bls.n	80018a8 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e13a      	b.n	8001b1e <HAL_RCC_OscConfig+0x100e>
 80018a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ac:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80018b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80018b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ba:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	fa93 f2a3 	rbit	r2, r3
 80018c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018c8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80018cc:	601a      	str	r2, [r3, #0]
  return result;
 80018ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018d2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80018d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018d8:	fab3 f383 	clz	r3, r3
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b3f      	cmp	r3, #63	@ 0x3f
 80018e0:	d802      	bhi.n	80018e8 <HAL_RCC_OscConfig+0xdd8>
 80018e2:	4b7e      	ldr	r3, [pc, #504]	@ (8001adc <HAL_RCC_OscConfig+0xfcc>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	e027      	b.n	8001938 <HAL_RCC_OscConfig+0xe28>
 80018e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ec:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80018f0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80018f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018fa:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	fa93 f2a3 	rbit	r2, r3
 8001904:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001908:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001912:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001916:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001920:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	fa93 f2a3 	rbit	r2, r3
 800192a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800192e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	4b69      	ldr	r3, [pc, #420]	@ (8001adc <HAL_RCC_OscConfig+0xfcc>)
 8001936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001938:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800193c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001940:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001944:	6011      	str	r1, [r2, #0]
 8001946:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800194a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800194e:	6812      	ldr	r2, [r2, #0]
 8001950:	fa92 f1a2 	rbit	r1, r2
 8001954:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001958:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800195c:	6011      	str	r1, [r2, #0]
  return result;
 800195e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001962:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001966:	6812      	ldr	r2, [r2, #0]
 8001968:	fab2 f282 	clz	r2, r2
 800196c:	b2d2      	uxtb	r2, r2
 800196e:	f042 0220 	orr.w	r2, r2, #32
 8001972:	b2d2      	uxtb	r2, r2
 8001974:	f002 021f 	and.w	r2, r2, #31
 8001978:	2101      	movs	r1, #1
 800197a:	fa01 f202 	lsl.w	r2, r1, r2
 800197e:	4013      	ands	r3, r2
 8001980:	2b00      	cmp	r3, #0
 8001982:	d087      	beq.n	8001894 <HAL_RCC_OscConfig+0xd84>
 8001984:	e0ca      	b.n	8001b1c <HAL_RCC_OscConfig+0x100c>
 8001986:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800198a:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800198e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001992:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001994:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001998:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	fa93 f2a3 	rbit	r2, r3
 80019a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019a6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80019aa:	601a      	str	r2, [r3, #0]
  return result;
 80019ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019b0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80019b4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019b6:	fab3 f383 	clz	r3, r3
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80019c0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	461a      	mov	r2, r3
 80019c8:	2300      	movs	r3, #0
 80019ca:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019cc:	f7fe fe3c 	bl	8000648 <HAL_GetTick>
 80019d0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019d4:	e009      	b.n	80019ea <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019d6:	f7fe fe37 	bl	8000648 <HAL_GetTick>
 80019da:	4602      	mov	r2, r0
 80019dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e099      	b.n	8001b1e <HAL_RCC_OscConfig+0x100e>
 80019ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ee:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80019f2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019fc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	fa93 f2a3 	rbit	r2, r3
 8001a06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a0a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001a0e:	601a      	str	r2, [r3, #0]
  return result;
 8001a10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a14:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001a18:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a1a:	fab3 f383 	clz	r3, r3
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a22:	d802      	bhi.n	8001a2a <HAL_RCC_OscConfig+0xf1a>
 8001a24:	4b2d      	ldr	r3, [pc, #180]	@ (8001adc <HAL_RCC_OscConfig+0xfcc>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	e027      	b.n	8001a7a <HAL_RCC_OscConfig+0xf6a>
 8001a2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a2e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001a32:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a3c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	fa93 f2a3 	rbit	r2, r3
 8001a46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a4a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a54:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001a58:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a62:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	fa93 f2a3 	rbit	r2, r3
 8001a6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a70:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	4b19      	ldr	r3, [pc, #100]	@ (8001adc <HAL_RCC_OscConfig+0xfcc>)
 8001a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a7a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a7e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001a82:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001a86:	6011      	str	r1, [r2, #0]
 8001a88:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a8c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001a90:	6812      	ldr	r2, [r2, #0]
 8001a92:	fa92 f1a2 	rbit	r1, r2
 8001a96:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a9a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001a9e:	6011      	str	r1, [r2, #0]
  return result;
 8001aa0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001aa4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001aa8:	6812      	ldr	r2, [r2, #0]
 8001aaa:	fab2 f282 	clz	r2, r2
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	f042 0220 	orr.w	r2, r2, #32
 8001ab4:	b2d2      	uxtb	r2, r2
 8001ab6:	f002 021f 	and.w	r2, r2, #31
 8001aba:	2101      	movs	r1, #1
 8001abc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d187      	bne.n	80019d6 <HAL_RCC_OscConfig+0xec6>
 8001ac6:	e029      	b.n	8001b1c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ac8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001acc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	69db      	ldr	r3, [r3, #28]
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d103      	bne.n	8001ae0 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e020      	b.n	8001b1e <HAL_RCC_OscConfig+0x100e>
 8001adc:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ae0:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <HAL_RCC_OscConfig+0x1018>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ae8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001aec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001af0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001af4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	6a1b      	ldr	r3, [r3, #32]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d10b      	bne.n	8001b18 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001b00:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001b04:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b0c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d001      	beq.n	8001b1c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e000      	b.n	8001b1e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40021000 	.word	0x40021000

08001b2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b09e      	sub	sp, #120	@ 0x78
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b36:	2300      	movs	r3, #0
 8001b38:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d101      	bne.n	8001b44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e154      	b.n	8001dee <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b44:	4b89      	ldr	r3, [pc, #548]	@ (8001d6c <HAL_RCC_ClockConfig+0x240>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0307 	and.w	r3, r3, #7
 8001b4c:	683a      	ldr	r2, [r7, #0]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d910      	bls.n	8001b74 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b52:	4b86      	ldr	r3, [pc, #536]	@ (8001d6c <HAL_RCC_ClockConfig+0x240>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f023 0207 	bic.w	r2, r3, #7
 8001b5a:	4984      	ldr	r1, [pc, #528]	@ (8001d6c <HAL_RCC_ClockConfig+0x240>)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b62:	4b82      	ldr	r3, [pc, #520]	@ (8001d6c <HAL_RCC_ClockConfig+0x240>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0307 	and.w	r3, r3, #7
 8001b6a:	683a      	ldr	r2, [r7, #0]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d001      	beq.n	8001b74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e13c      	b.n	8001dee <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0302 	and.w	r3, r3, #2
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d008      	beq.n	8001b92 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b80:	4b7b      	ldr	r3, [pc, #492]	@ (8001d70 <HAL_RCC_ClockConfig+0x244>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	4978      	ldr	r1, [pc, #480]	@ (8001d70 <HAL_RCC_ClockConfig+0x244>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f000 80cd 	beq.w	8001d3a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d137      	bne.n	8001c18 <HAL_RCC_ClockConfig+0xec>
 8001ba8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001bac:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bb0:	fa93 f3a3 	rbit	r3, r3
 8001bb4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001bb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bb8:	fab3 f383 	clz	r3, r3
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bc0:	d802      	bhi.n	8001bc8 <HAL_RCC_ClockConfig+0x9c>
 8001bc2:	4b6b      	ldr	r3, [pc, #428]	@ (8001d70 <HAL_RCC_ClockConfig+0x244>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	e00f      	b.n	8001be8 <HAL_RCC_ClockConfig+0xbc>
 8001bc8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001bcc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001bd0:	fa93 f3a3 	rbit	r3, r3
 8001bd4:	667b      	str	r3, [r7, #100]	@ 0x64
 8001bd6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001bda:	663b      	str	r3, [r7, #96]	@ 0x60
 8001bdc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001bde:	fa93 f3a3 	rbit	r3, r3
 8001be2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001be4:	4b62      	ldr	r3, [pc, #392]	@ (8001d70 <HAL_RCC_ClockConfig+0x244>)
 8001be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001bec:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001bee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001bf0:	fa92 f2a2 	rbit	r2, r2
 8001bf4:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001bf6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001bf8:	fab2 f282 	clz	r2, r2
 8001bfc:	b2d2      	uxtb	r2, r2
 8001bfe:	f042 0220 	orr.w	r2, r2, #32
 8001c02:	b2d2      	uxtb	r2, r2
 8001c04:	f002 021f 	and.w	r2, r2, #31
 8001c08:	2101      	movs	r1, #1
 8001c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c0e:	4013      	ands	r3, r2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d171      	bne.n	8001cf8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e0ea      	b.n	8001dee <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d137      	bne.n	8001c90 <HAL_RCC_ClockConfig+0x164>
 8001c20:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c24:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c28:	fa93 f3a3 	rbit	r3, r3
 8001c2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001c2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c30:	fab3 f383 	clz	r3, r3
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c38:	d802      	bhi.n	8001c40 <HAL_RCC_ClockConfig+0x114>
 8001c3a:	4b4d      	ldr	r3, [pc, #308]	@ (8001d70 <HAL_RCC_ClockConfig+0x244>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	e00f      	b.n	8001c60 <HAL_RCC_ClockConfig+0x134>
 8001c40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c44:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c48:	fa93 f3a3 	rbit	r3, r3
 8001c4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8001c4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c52:	643b      	str	r3, [r7, #64]	@ 0x40
 8001c54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c56:	fa93 f3a3 	rbit	r3, r3
 8001c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c5c:	4b44      	ldr	r3, [pc, #272]	@ (8001d70 <HAL_RCC_ClockConfig+0x244>)
 8001c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c60:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c64:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001c66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001c68:	fa92 f2a2 	rbit	r2, r2
 8001c6c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001c6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001c70:	fab2 f282 	clz	r2, r2
 8001c74:	b2d2      	uxtb	r2, r2
 8001c76:	f042 0220 	orr.w	r2, r2, #32
 8001c7a:	b2d2      	uxtb	r2, r2
 8001c7c:	f002 021f 	and.w	r2, r2, #31
 8001c80:	2101      	movs	r1, #1
 8001c82:	fa01 f202 	lsl.w	r2, r1, r2
 8001c86:	4013      	ands	r3, r2
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d135      	bne.n	8001cf8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e0ae      	b.n	8001dee <HAL_RCC_ClockConfig+0x2c2>
 8001c90:	2302      	movs	r3, #2
 8001c92:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c96:	fa93 f3a3 	rbit	r3, r3
 8001c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c9e:	fab3 f383 	clz	r3, r3
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ca6:	d802      	bhi.n	8001cae <HAL_RCC_ClockConfig+0x182>
 8001ca8:	4b31      	ldr	r3, [pc, #196]	@ (8001d70 <HAL_RCC_ClockConfig+0x244>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	e00d      	b.n	8001cca <HAL_RCC_ClockConfig+0x19e>
 8001cae:	2302      	movs	r3, #2
 8001cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cb4:	fa93 f3a3 	rbit	r3, r3
 8001cb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cba:	2302      	movs	r3, #2
 8001cbc:	623b      	str	r3, [r7, #32]
 8001cbe:	6a3b      	ldr	r3, [r7, #32]
 8001cc0:	fa93 f3a3 	rbit	r3, r3
 8001cc4:	61fb      	str	r3, [r7, #28]
 8001cc6:	4b2a      	ldr	r3, [pc, #168]	@ (8001d70 <HAL_RCC_ClockConfig+0x244>)
 8001cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cca:	2202      	movs	r2, #2
 8001ccc:	61ba      	str	r2, [r7, #24]
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	fa92 f2a2 	rbit	r2, r2
 8001cd4:	617a      	str	r2, [r7, #20]
  return result;
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	fab2 f282 	clz	r2, r2
 8001cdc:	b2d2      	uxtb	r2, r2
 8001cde:	f042 0220 	orr.w	r2, r2, #32
 8001ce2:	b2d2      	uxtb	r2, r2
 8001ce4:	f002 021f 	and.w	r2, r2, #31
 8001ce8:	2101      	movs	r1, #1
 8001cea:	fa01 f202 	lsl.w	r2, r1, r2
 8001cee:	4013      	ands	r3, r2
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e07a      	b.n	8001dee <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d70 <HAL_RCC_ClockConfig+0x244>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f023 0203 	bic.w	r2, r3, #3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	491a      	ldr	r1, [pc, #104]	@ (8001d70 <HAL_RCC_ClockConfig+0x244>)
 8001d06:	4313      	orrs	r3, r2
 8001d08:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d0a:	f7fe fc9d 	bl	8000648 <HAL_GetTick>
 8001d0e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d10:	e00a      	b.n	8001d28 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d12:	f7fe fc99 	bl	8000648 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d901      	bls.n	8001d28 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e062      	b.n	8001dee <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d28:	4b11      	ldr	r3, [pc, #68]	@ (8001d70 <HAL_RCC_ClockConfig+0x244>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f003 020c 	and.w	r2, r3, #12
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d1eb      	bne.n	8001d12 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d6c <HAL_RCC_ClockConfig+0x240>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0307 	and.w	r3, r3, #7
 8001d42:	683a      	ldr	r2, [r7, #0]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d215      	bcs.n	8001d74 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d48:	4b08      	ldr	r3, [pc, #32]	@ (8001d6c <HAL_RCC_ClockConfig+0x240>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f023 0207 	bic.w	r2, r3, #7
 8001d50:	4906      	ldr	r1, [pc, #24]	@ (8001d6c <HAL_RCC_ClockConfig+0x240>)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d58:	4b04      	ldr	r3, [pc, #16]	@ (8001d6c <HAL_RCC_ClockConfig+0x240>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0307 	and.w	r3, r3, #7
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d006      	beq.n	8001d74 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e041      	b.n	8001dee <HAL_RCC_ClockConfig+0x2c2>
 8001d6a:	bf00      	nop
 8001d6c:	40022000 	.word	0x40022000
 8001d70:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0304 	and.w	r3, r3, #4
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d008      	beq.n	8001d92 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d80:	4b1d      	ldr	r3, [pc, #116]	@ (8001df8 <HAL_RCC_ClockConfig+0x2cc>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	491a      	ldr	r1, [pc, #104]	@ (8001df8 <HAL_RCC_ClockConfig+0x2cc>)
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0308 	and.w	r3, r3, #8
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d009      	beq.n	8001db2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d9e:	4b16      	ldr	r3, [pc, #88]	@ (8001df8 <HAL_RCC_ClockConfig+0x2cc>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	691b      	ldr	r3, [r3, #16]
 8001daa:	00db      	lsls	r3, r3, #3
 8001dac:	4912      	ldr	r1, [pc, #72]	@ (8001df8 <HAL_RCC_ClockConfig+0x2cc>)
 8001dae:	4313      	orrs	r3, r2
 8001db0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001db2:	f000 f829 	bl	8001e08 <HAL_RCC_GetSysClockFreq>
 8001db6:	4601      	mov	r1, r0
 8001db8:	4b0f      	ldr	r3, [pc, #60]	@ (8001df8 <HAL_RCC_ClockConfig+0x2cc>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dc0:	22f0      	movs	r2, #240	@ 0xf0
 8001dc2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	fa92 f2a2 	rbit	r2, r2
 8001dca:	60fa      	str	r2, [r7, #12]
  return result;
 8001dcc:	68fa      	ldr	r2, [r7, #12]
 8001dce:	fab2 f282 	clz	r2, r2
 8001dd2:	b2d2      	uxtb	r2, r2
 8001dd4:	40d3      	lsrs	r3, r2
 8001dd6:	4a09      	ldr	r2, [pc, #36]	@ (8001dfc <HAL_RCC_ClockConfig+0x2d0>)
 8001dd8:	5cd3      	ldrb	r3, [r2, r3]
 8001dda:	fa21 f303 	lsr.w	r3, r1, r3
 8001dde:	4a08      	ldr	r2, [pc, #32]	@ (8001e00 <HAL_RCC_ClockConfig+0x2d4>)
 8001de0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001de2:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <HAL_RCC_ClockConfig+0x2d8>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe fbea 	bl	80005c0 <HAL_InitTick>
  
  return HAL_OK;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3778      	adds	r7, #120	@ 0x78
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	08002ea4 	.word	0x08002ea4
 8001e00:	20000000 	.word	0x20000000
 8001e04:	20000004 	.word	0x20000004

08001e08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b087      	sub	sp, #28
 8001e0c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	2300      	movs	r3, #0
 8001e14:	60bb      	str	r3, [r7, #8]
 8001e16:	2300      	movs	r3, #0
 8001e18:	617b      	str	r3, [r7, #20]
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001e22:	4b1e      	ldr	r3, [pc, #120]	@ (8001e9c <HAL_RCC_GetSysClockFreq+0x94>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f003 030c 	and.w	r3, r3, #12
 8001e2e:	2b04      	cmp	r3, #4
 8001e30:	d002      	beq.n	8001e38 <HAL_RCC_GetSysClockFreq+0x30>
 8001e32:	2b08      	cmp	r3, #8
 8001e34:	d003      	beq.n	8001e3e <HAL_RCC_GetSysClockFreq+0x36>
 8001e36:	e026      	b.n	8001e86 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e38:	4b19      	ldr	r3, [pc, #100]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e3a:	613b      	str	r3, [r7, #16]
      break;
 8001e3c:	e026      	b.n	8001e8c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	0c9b      	lsrs	r3, r3, #18
 8001e42:	f003 030f 	and.w	r3, r3, #15
 8001e46:	4a17      	ldr	r2, [pc, #92]	@ (8001ea4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e48:	5cd3      	ldrb	r3, [r2, r3]
 8001e4a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8001e4c:	4b13      	ldr	r3, [pc, #76]	@ (8001e9c <HAL_RCC_GetSysClockFreq+0x94>)
 8001e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e50:	f003 030f 	and.w	r3, r3, #15
 8001e54:	4a14      	ldr	r2, [pc, #80]	@ (8001ea8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e56:	5cd3      	ldrb	r3, [r2, r3]
 8001e58:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d008      	beq.n	8001e76 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e64:	4a0e      	ldr	r2, [pc, #56]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	fb02 f303 	mul.w	r3, r2, r3
 8001e72:	617b      	str	r3, [r7, #20]
 8001e74:	e004      	b.n	8001e80 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a0c      	ldr	r2, [pc, #48]	@ (8001eac <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e7a:	fb02 f303 	mul.w	r3, r2, r3
 8001e7e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	613b      	str	r3, [r7, #16]
      break;
 8001e84:	e002      	b.n	8001e8c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e86:	4b06      	ldr	r3, [pc, #24]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e88:	613b      	str	r3, [r7, #16]
      break;
 8001e8a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e8c:	693b      	ldr	r3, [r7, #16]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	371c      	adds	r7, #28
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	007a1200 	.word	0x007a1200
 8001ea4:	08002eb4 	.word	0x08002eb4
 8001ea8:	08002ec4 	.word	0x08002ec4
 8001eac:	003d0900 	.word	0x003d0900

08001eb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d101      	bne.n	8001ec2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e049      	b.n	8001f56 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d106      	bne.n	8001edc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f7fe fae0 	bl	800049c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2202      	movs	r2, #2
 8001ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3304      	adds	r3, #4
 8001eec:	4619      	mov	r1, r3
 8001eee:	4610      	mov	r0, r2
 8001ef0:	f000 fb5a 	bl	80025a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2201      	movs	r2, #1
 8001f08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2201      	movs	r2, #1
 8001f38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b082      	sub	sp, #8
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d101      	bne.n	8001f70 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e049      	b.n	8002004 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d106      	bne.n	8001f8a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f000 f841 	bl	800200c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2202      	movs	r2, #2
 8001f8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	3304      	adds	r3, #4
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	f000 fb03 	bl	80025a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2201      	movs	r2, #1
 8001fae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d109      	bne.n	8002044 <HAL_TIM_PWM_Start+0x24>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002036:	b2db      	uxtb	r3, r3
 8002038:	2b01      	cmp	r3, #1
 800203a:	bf14      	ite	ne
 800203c:	2301      	movne	r3, #1
 800203e:	2300      	moveq	r3, #0
 8002040:	b2db      	uxtb	r3, r3
 8002042:	e03c      	b.n	80020be <HAL_TIM_PWM_Start+0x9e>
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	2b04      	cmp	r3, #4
 8002048:	d109      	bne.n	800205e <HAL_TIM_PWM_Start+0x3e>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002050:	b2db      	uxtb	r3, r3
 8002052:	2b01      	cmp	r3, #1
 8002054:	bf14      	ite	ne
 8002056:	2301      	movne	r3, #1
 8002058:	2300      	moveq	r3, #0
 800205a:	b2db      	uxtb	r3, r3
 800205c:	e02f      	b.n	80020be <HAL_TIM_PWM_Start+0x9e>
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	2b08      	cmp	r3, #8
 8002062:	d109      	bne.n	8002078 <HAL_TIM_PWM_Start+0x58>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800206a:	b2db      	uxtb	r3, r3
 800206c:	2b01      	cmp	r3, #1
 800206e:	bf14      	ite	ne
 8002070:	2301      	movne	r3, #1
 8002072:	2300      	moveq	r3, #0
 8002074:	b2db      	uxtb	r3, r3
 8002076:	e022      	b.n	80020be <HAL_TIM_PWM_Start+0x9e>
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	2b0c      	cmp	r3, #12
 800207c:	d109      	bne.n	8002092 <HAL_TIM_PWM_Start+0x72>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b01      	cmp	r3, #1
 8002088:	bf14      	ite	ne
 800208a:	2301      	movne	r3, #1
 800208c:	2300      	moveq	r3, #0
 800208e:	b2db      	uxtb	r3, r3
 8002090:	e015      	b.n	80020be <HAL_TIM_PWM_Start+0x9e>
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	2b10      	cmp	r3, #16
 8002096:	d109      	bne.n	80020ac <HAL_TIM_PWM_Start+0x8c>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	bf14      	ite	ne
 80020a4:	2301      	movne	r3, #1
 80020a6:	2300      	moveq	r3, #0
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	e008      	b.n	80020be <HAL_TIM_PWM_Start+0x9e>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	bf14      	ite	ne
 80020b8:	2301      	movne	r3, #1
 80020ba:	2300      	moveq	r3, #0
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e083      	b.n	80021ce <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d104      	bne.n	80020d6 <HAL_TIM_PWM_Start+0xb6>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2202      	movs	r2, #2
 80020d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80020d4:	e023      	b.n	800211e <HAL_TIM_PWM_Start+0xfe>
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	2b04      	cmp	r3, #4
 80020da:	d104      	bne.n	80020e6 <HAL_TIM_PWM_Start+0xc6>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2202      	movs	r2, #2
 80020e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80020e4:	e01b      	b.n	800211e <HAL_TIM_PWM_Start+0xfe>
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	2b08      	cmp	r3, #8
 80020ea:	d104      	bne.n	80020f6 <HAL_TIM_PWM_Start+0xd6>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2202      	movs	r2, #2
 80020f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80020f4:	e013      	b.n	800211e <HAL_TIM_PWM_Start+0xfe>
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	2b0c      	cmp	r3, #12
 80020fa:	d104      	bne.n	8002106 <HAL_TIM_PWM_Start+0xe6>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2202      	movs	r2, #2
 8002100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002104:	e00b      	b.n	800211e <HAL_TIM_PWM_Start+0xfe>
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	2b10      	cmp	r3, #16
 800210a:	d104      	bne.n	8002116 <HAL_TIM_PWM_Start+0xf6>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2202      	movs	r2, #2
 8002110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002114:	e003      	b.n	800211e <HAL_TIM_PWM_Start+0xfe>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2202      	movs	r2, #2
 800211a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2201      	movs	r2, #1
 8002124:	6839      	ldr	r1, [r7, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f000 fdf8 	bl	8002d1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a29      	ldr	r2, [pc, #164]	@ (80021d8 <HAL_TIM_PWM_Start+0x1b8>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d00e      	beq.n	8002154 <HAL_TIM_PWM_Start+0x134>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a28      	ldr	r2, [pc, #160]	@ (80021dc <HAL_TIM_PWM_Start+0x1bc>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d009      	beq.n	8002154 <HAL_TIM_PWM_Start+0x134>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a26      	ldr	r2, [pc, #152]	@ (80021e0 <HAL_TIM_PWM_Start+0x1c0>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d004      	beq.n	8002154 <HAL_TIM_PWM_Start+0x134>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a25      	ldr	r2, [pc, #148]	@ (80021e4 <HAL_TIM_PWM_Start+0x1c4>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d101      	bne.n	8002158 <HAL_TIM_PWM_Start+0x138>
 8002154:	2301      	movs	r3, #1
 8002156:	e000      	b.n	800215a <HAL_TIM_PWM_Start+0x13a>
 8002158:	2300      	movs	r3, #0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d007      	beq.n	800216e <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800216c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a19      	ldr	r2, [pc, #100]	@ (80021d8 <HAL_TIM_PWM_Start+0x1b8>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d009      	beq.n	800218c <HAL_TIM_PWM_Start+0x16c>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002180:	d004      	beq.n	800218c <HAL_TIM_PWM_Start+0x16c>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a15      	ldr	r2, [pc, #84]	@ (80021dc <HAL_TIM_PWM_Start+0x1bc>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d115      	bne.n	80021b8 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	689a      	ldr	r2, [r3, #8]
 8002192:	4b15      	ldr	r3, [pc, #84]	@ (80021e8 <HAL_TIM_PWM_Start+0x1c8>)
 8002194:	4013      	ands	r3, r2
 8002196:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2b06      	cmp	r3, #6
 800219c:	d015      	beq.n	80021ca <HAL_TIM_PWM_Start+0x1aa>
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021a4:	d011      	beq.n	80021ca <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f042 0201 	orr.w	r2, r2, #1
 80021b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021b6:	e008      	b.n	80021ca <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f042 0201 	orr.w	r2, r2, #1
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	e000      	b.n	80021cc <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40012c00 	.word	0x40012c00
 80021dc:	40014000 	.word	0x40014000
 80021e0:	40014400 	.word	0x40014400
 80021e4:	40014800 	.word	0x40014800
 80021e8:	00010007 	.word	0x00010007

080021ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021f8:	2300      	movs	r3, #0
 80021fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002202:	2b01      	cmp	r3, #1
 8002204:	d101      	bne.n	800220a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002206:	2302      	movs	r3, #2
 8002208:	e0ff      	b.n	800240a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2201      	movs	r2, #1
 800220e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2b14      	cmp	r3, #20
 8002216:	f200 80f0 	bhi.w	80023fa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800221a:	a201      	add	r2, pc, #4	@ (adr r2, 8002220 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800221c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002220:	08002275 	.word	0x08002275
 8002224:	080023fb 	.word	0x080023fb
 8002228:	080023fb 	.word	0x080023fb
 800222c:	080023fb 	.word	0x080023fb
 8002230:	080022b5 	.word	0x080022b5
 8002234:	080023fb 	.word	0x080023fb
 8002238:	080023fb 	.word	0x080023fb
 800223c:	080023fb 	.word	0x080023fb
 8002240:	080022f7 	.word	0x080022f7
 8002244:	080023fb 	.word	0x080023fb
 8002248:	080023fb 	.word	0x080023fb
 800224c:	080023fb 	.word	0x080023fb
 8002250:	08002337 	.word	0x08002337
 8002254:	080023fb 	.word	0x080023fb
 8002258:	080023fb 	.word	0x080023fb
 800225c:	080023fb 	.word	0x080023fb
 8002260:	08002379 	.word	0x08002379
 8002264:	080023fb 	.word	0x080023fb
 8002268:	080023fb 	.word	0x080023fb
 800226c:	080023fb 	.word	0x080023fb
 8002270:	080023b9 	.word	0x080023b9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	68b9      	ldr	r1, [r7, #8]
 800227a:	4618      	mov	r0, r3
 800227c:	f000 fa0e 	bl	800269c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	699a      	ldr	r2, [r3, #24]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f042 0208 	orr.w	r2, r2, #8
 800228e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	699a      	ldr	r2, [r3, #24]
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f022 0204 	bic.w	r2, r2, #4
 800229e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6999      	ldr	r1, [r3, #24]
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	691a      	ldr	r2, [r3, #16]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	430a      	orrs	r2, r1
 80022b0:	619a      	str	r2, [r3, #24]
      break;
 80022b2:	e0a5      	b.n	8002400 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68b9      	ldr	r1, [r7, #8]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f000 fa74 	bl	80027a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	699a      	ldr	r2, [r3, #24]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	699a      	ldr	r2, [r3, #24]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6999      	ldr	r1, [r3, #24]
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	021a      	lsls	r2, r3, #8
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	430a      	orrs	r2, r1
 80022f2:	619a      	str	r2, [r3, #24]
      break;
 80022f4:	e084      	b.n	8002400 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68b9      	ldr	r1, [r7, #8]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f000 fad3 	bl	80028a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	69da      	ldr	r2, [r3, #28]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f042 0208 	orr.w	r2, r2, #8
 8002310:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	69da      	ldr	r2, [r3, #28]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 0204 	bic.w	r2, r2, #4
 8002320:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	69d9      	ldr	r1, [r3, #28]
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	691a      	ldr	r2, [r3, #16]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	430a      	orrs	r2, r1
 8002332:	61da      	str	r2, [r3, #28]
      break;
 8002334:	e064      	b.n	8002400 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68b9      	ldr	r1, [r7, #8]
 800233c:	4618      	mov	r0, r3
 800233e:	f000 fb31 	bl	80029a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	69da      	ldr	r2, [r3, #28]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002350:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	69da      	ldr	r2, [r3, #28]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002360:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	69d9      	ldr	r1, [r3, #28]
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	691b      	ldr	r3, [r3, #16]
 800236c:	021a      	lsls	r2, r3, #8
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	61da      	str	r2, [r3, #28]
      break;
 8002376:	e043      	b.n	8002400 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	68b9      	ldr	r1, [r7, #8]
 800237e:	4618      	mov	r0, r3
 8002380:	f000 fb74 	bl	8002a6c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f042 0208 	orr.w	r2, r2, #8
 8002392:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f022 0204 	bic.w	r2, r2, #4
 80023a2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	691a      	ldr	r2, [r3, #16]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80023b6:	e023      	b.n	8002400 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68b9      	ldr	r1, [r7, #8]
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 fbb2 	bl	8002b28 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	021a      	lsls	r2, r3, #8
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	430a      	orrs	r2, r1
 80023f6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80023f8:	e002      	b.n	8002400 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	75fb      	strb	r3, [r7, #23]
      break;
 80023fe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002408:	7dfb      	ldrb	r3, [r7, #23]
}
 800240a:	4618      	mov	r0, r3
 800240c:	3718      	adds	r7, #24
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop

08002414 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800241e:	2300      	movs	r3, #0
 8002420:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002428:	2b01      	cmp	r3, #1
 800242a:	d101      	bne.n	8002430 <HAL_TIM_ConfigClockSource+0x1c>
 800242c:	2302      	movs	r3, #2
 800242e:	e0b6      	b.n	800259e <HAL_TIM_ConfigClockSource+0x18a>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2202      	movs	r2, #2
 800243c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800244e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002452:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800245a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68ba      	ldr	r2, [r7, #8]
 8002462:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800246c:	d03e      	beq.n	80024ec <HAL_TIM_ConfigClockSource+0xd8>
 800246e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002472:	f200 8087 	bhi.w	8002584 <HAL_TIM_ConfigClockSource+0x170>
 8002476:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800247a:	f000 8086 	beq.w	800258a <HAL_TIM_ConfigClockSource+0x176>
 800247e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002482:	d87f      	bhi.n	8002584 <HAL_TIM_ConfigClockSource+0x170>
 8002484:	2b70      	cmp	r3, #112	@ 0x70
 8002486:	d01a      	beq.n	80024be <HAL_TIM_ConfigClockSource+0xaa>
 8002488:	2b70      	cmp	r3, #112	@ 0x70
 800248a:	d87b      	bhi.n	8002584 <HAL_TIM_ConfigClockSource+0x170>
 800248c:	2b60      	cmp	r3, #96	@ 0x60
 800248e:	d050      	beq.n	8002532 <HAL_TIM_ConfigClockSource+0x11e>
 8002490:	2b60      	cmp	r3, #96	@ 0x60
 8002492:	d877      	bhi.n	8002584 <HAL_TIM_ConfigClockSource+0x170>
 8002494:	2b50      	cmp	r3, #80	@ 0x50
 8002496:	d03c      	beq.n	8002512 <HAL_TIM_ConfigClockSource+0xfe>
 8002498:	2b50      	cmp	r3, #80	@ 0x50
 800249a:	d873      	bhi.n	8002584 <HAL_TIM_ConfigClockSource+0x170>
 800249c:	2b40      	cmp	r3, #64	@ 0x40
 800249e:	d058      	beq.n	8002552 <HAL_TIM_ConfigClockSource+0x13e>
 80024a0:	2b40      	cmp	r3, #64	@ 0x40
 80024a2:	d86f      	bhi.n	8002584 <HAL_TIM_ConfigClockSource+0x170>
 80024a4:	2b30      	cmp	r3, #48	@ 0x30
 80024a6:	d064      	beq.n	8002572 <HAL_TIM_ConfigClockSource+0x15e>
 80024a8:	2b30      	cmp	r3, #48	@ 0x30
 80024aa:	d86b      	bhi.n	8002584 <HAL_TIM_ConfigClockSource+0x170>
 80024ac:	2b20      	cmp	r3, #32
 80024ae:	d060      	beq.n	8002572 <HAL_TIM_ConfigClockSource+0x15e>
 80024b0:	2b20      	cmp	r3, #32
 80024b2:	d867      	bhi.n	8002584 <HAL_TIM_ConfigClockSource+0x170>
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d05c      	beq.n	8002572 <HAL_TIM_ConfigClockSource+0x15e>
 80024b8:	2b10      	cmp	r3, #16
 80024ba:	d05a      	beq.n	8002572 <HAL_TIM_ConfigClockSource+0x15e>
 80024bc:	e062      	b.n	8002584 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80024ce:	f000 fc05 	bl	8002cdc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80024e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	68ba      	ldr	r2, [r7, #8]
 80024e8:	609a      	str	r2, [r3, #8]
      break;
 80024ea:	e04f      	b.n	800258c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80024fc:	f000 fbee 	bl	8002cdc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	689a      	ldr	r2, [r3, #8]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800250e:	609a      	str	r2, [r3, #8]
      break;
 8002510:	e03c      	b.n	800258c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800251e:	461a      	mov	r2, r3
 8002520:	f000 fb62 	bl	8002be8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2150      	movs	r1, #80	@ 0x50
 800252a:	4618      	mov	r0, r3
 800252c:	f000 fbbb 	bl	8002ca6 <TIM_ITRx_SetConfig>
      break;
 8002530:	e02c      	b.n	800258c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800253e:	461a      	mov	r2, r3
 8002540:	f000 fb81 	bl	8002c46 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2160      	movs	r1, #96	@ 0x60
 800254a:	4618      	mov	r0, r3
 800254c:	f000 fbab 	bl	8002ca6 <TIM_ITRx_SetConfig>
      break;
 8002550:	e01c      	b.n	800258c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800255e:	461a      	mov	r2, r3
 8002560:	f000 fb42 	bl	8002be8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2140      	movs	r1, #64	@ 0x40
 800256a:	4618      	mov	r0, r3
 800256c:	f000 fb9b 	bl	8002ca6 <TIM_ITRx_SetConfig>
      break;
 8002570:	e00c      	b.n	800258c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4619      	mov	r1, r3
 800257c:	4610      	mov	r0, r2
 800257e:	f000 fb92 	bl	8002ca6 <TIM_ITRx_SetConfig>
      break;
 8002582:	e003      	b.n	800258c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	73fb      	strb	r3, [r7, #15]
      break;
 8002588:	e000      	b.n	800258c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800258a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800259c:	7bfb      	ldrb	r3, [r7, #15]
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
	...

080025a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	4a34      	ldr	r2, [pc, #208]	@ (800268c <TIM_Base_SetConfig+0xe4>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d003      	beq.n	80025c8 <TIM_Base_SetConfig+0x20>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025c6:	d108      	bne.n	80025da <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	68fa      	ldr	r2, [r7, #12]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a2b      	ldr	r2, [pc, #172]	@ (800268c <TIM_Base_SetConfig+0xe4>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d00f      	beq.n	8002602 <TIM_Base_SetConfig+0x5a>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025e8:	d00b      	beq.n	8002602 <TIM_Base_SetConfig+0x5a>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a28      	ldr	r2, [pc, #160]	@ (8002690 <TIM_Base_SetConfig+0xe8>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d007      	beq.n	8002602 <TIM_Base_SetConfig+0x5a>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a27      	ldr	r2, [pc, #156]	@ (8002694 <TIM_Base_SetConfig+0xec>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d003      	beq.n	8002602 <TIM_Base_SetConfig+0x5a>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a26      	ldr	r2, [pc, #152]	@ (8002698 <TIM_Base_SetConfig+0xf0>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d108      	bne.n	8002614 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	68fa      	ldr	r2, [r7, #12]
 8002610:	4313      	orrs	r3, r2
 8002612:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	695b      	ldr	r3, [r3, #20]
 800261e:	4313      	orrs	r3, r2
 8002620:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	68fa      	ldr	r2, [r7, #12]
 8002626:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	689a      	ldr	r2, [r3, #8]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a14      	ldr	r2, [pc, #80]	@ (800268c <TIM_Base_SetConfig+0xe4>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d00b      	beq.n	8002658 <TIM_Base_SetConfig+0xb0>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a13      	ldr	r2, [pc, #76]	@ (8002690 <TIM_Base_SetConfig+0xe8>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d007      	beq.n	8002658 <TIM_Base_SetConfig+0xb0>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a12      	ldr	r2, [pc, #72]	@ (8002694 <TIM_Base_SetConfig+0xec>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d003      	beq.n	8002658 <TIM_Base_SetConfig+0xb0>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a11      	ldr	r2, [pc, #68]	@ (8002698 <TIM_Base_SetConfig+0xf0>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d103      	bne.n	8002660 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	691a      	ldr	r2, [r3, #16]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	2b01      	cmp	r3, #1
 8002670:	d105      	bne.n	800267e <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	f023 0201 	bic.w	r2, r3, #1
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	611a      	str	r2, [r3, #16]
  }
}
 800267e:	bf00      	nop
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	40012c00 	.word	0x40012c00
 8002690:	40014000 	.word	0x40014000
 8002694:	40014400 	.word	0x40014400
 8002698:	40014800 	.word	0x40014800

0800269c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800269c:	b480      	push	{r7}
 800269e:	b087      	sub	sp, #28
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	f023 0201 	bic.w	r2, r3, #1
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f023 0303 	bic.w	r3, r3, #3
 80026d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68fa      	ldr	r2, [r7, #12]
 80026de:	4313      	orrs	r3, r2
 80026e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	f023 0302 	bic.w	r3, r3, #2
 80026e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a28      	ldr	r2, [pc, #160]	@ (8002798 <TIM_OC1_SetConfig+0xfc>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d00b      	beq.n	8002714 <TIM_OC1_SetConfig+0x78>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a27      	ldr	r2, [pc, #156]	@ (800279c <TIM_OC1_SetConfig+0x100>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d007      	beq.n	8002714 <TIM_OC1_SetConfig+0x78>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4a26      	ldr	r2, [pc, #152]	@ (80027a0 <TIM_OC1_SetConfig+0x104>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d003      	beq.n	8002714 <TIM_OC1_SetConfig+0x78>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a25      	ldr	r2, [pc, #148]	@ (80027a4 <TIM_OC1_SetConfig+0x108>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d10c      	bne.n	800272e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	f023 0308 	bic.w	r3, r3, #8
 800271a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	4313      	orrs	r3, r2
 8002724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	f023 0304 	bic.w	r3, r3, #4
 800272c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a19      	ldr	r2, [pc, #100]	@ (8002798 <TIM_OC1_SetConfig+0xfc>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d00b      	beq.n	800274e <TIM_OC1_SetConfig+0xb2>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a18      	ldr	r2, [pc, #96]	@ (800279c <TIM_OC1_SetConfig+0x100>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d007      	beq.n	800274e <TIM_OC1_SetConfig+0xb2>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a17      	ldr	r2, [pc, #92]	@ (80027a0 <TIM_OC1_SetConfig+0x104>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d003      	beq.n	800274e <TIM_OC1_SetConfig+0xb2>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a16      	ldr	r2, [pc, #88]	@ (80027a4 <TIM_OC1_SetConfig+0x108>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d111      	bne.n	8002772 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002754:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800275c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	695b      	ldr	r3, [r3, #20]
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	4313      	orrs	r3, r2
 8002766:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	4313      	orrs	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	697a      	ldr	r2, [r7, #20]
 800278a:	621a      	str	r2, [r3, #32]
}
 800278c:	bf00      	nop
 800278e:	371c      	adds	r7, #28
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr
 8002798:	40012c00 	.word	0x40012c00
 800279c:	40014000 	.word	0x40014000
 80027a0:	40014400 	.word	0x40014400
 80027a4:	40014800 	.word	0x40014800

080027a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b087      	sub	sp, #28
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6a1b      	ldr	r3, [r3, #32]
 80027b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	f023 0210 	bic.w	r2, r3, #16
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80027da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	021b      	lsls	r3, r3, #8
 80027ea:	68fa      	ldr	r2, [r7, #12]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	f023 0320 	bic.w	r3, r3, #32
 80027f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	4313      	orrs	r3, r2
 8002802:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a24      	ldr	r2, [pc, #144]	@ (8002898 <TIM_OC2_SetConfig+0xf0>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d10d      	bne.n	8002828 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002812:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	011b      	lsls	r3, r3, #4
 800281a:	697a      	ldr	r2, [r7, #20]
 800281c:	4313      	orrs	r3, r2
 800281e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002826:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a1b      	ldr	r2, [pc, #108]	@ (8002898 <TIM_OC2_SetConfig+0xf0>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d00b      	beq.n	8002848 <TIM_OC2_SetConfig+0xa0>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a1a      	ldr	r2, [pc, #104]	@ (800289c <TIM_OC2_SetConfig+0xf4>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d007      	beq.n	8002848 <TIM_OC2_SetConfig+0xa0>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a19      	ldr	r2, [pc, #100]	@ (80028a0 <TIM_OC2_SetConfig+0xf8>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d003      	beq.n	8002848 <TIM_OC2_SetConfig+0xa0>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a18      	ldr	r2, [pc, #96]	@ (80028a4 <TIM_OC2_SetConfig+0xfc>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d113      	bne.n	8002870 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800284e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002856:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	695b      	ldr	r3, [r3, #20]
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	693a      	ldr	r2, [r7, #16]
 8002860:	4313      	orrs	r3, r2
 8002862:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	699b      	ldr	r3, [r3, #24]
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	4313      	orrs	r3, r2
 800286e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	68fa      	ldr	r2, [r7, #12]
 800287a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685a      	ldr	r2, [r3, #4]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	621a      	str	r2, [r3, #32]
}
 800288a:	bf00      	nop
 800288c:	371c      	adds	r7, #28
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	40012c00 	.word	0x40012c00
 800289c:	40014000 	.word	0x40014000
 80028a0:	40014400 	.word	0x40014400
 80028a4:	40014800 	.word	0x40014800

080028a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b087      	sub	sp, #28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a1b      	ldr	r3, [r3, #32]
 80028b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f023 0303 	bic.w	r3, r3, #3
 80028e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68fa      	ldr	r2, [r7, #12]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80028f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	021b      	lsls	r3, r3, #8
 80028fc:	697a      	ldr	r2, [r7, #20]
 80028fe:	4313      	orrs	r3, r2
 8002900:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a23      	ldr	r2, [pc, #140]	@ (8002994 <TIM_OC3_SetConfig+0xec>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d10d      	bne.n	8002926 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002910:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	021b      	lsls	r3, r3, #8
 8002918:	697a      	ldr	r2, [r7, #20]
 800291a:	4313      	orrs	r3, r2
 800291c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002924:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a1a      	ldr	r2, [pc, #104]	@ (8002994 <TIM_OC3_SetConfig+0xec>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d00b      	beq.n	8002946 <TIM_OC3_SetConfig+0x9e>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a19      	ldr	r2, [pc, #100]	@ (8002998 <TIM_OC3_SetConfig+0xf0>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d007      	beq.n	8002946 <TIM_OC3_SetConfig+0x9e>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a18      	ldr	r2, [pc, #96]	@ (800299c <TIM_OC3_SetConfig+0xf4>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d003      	beq.n	8002946 <TIM_OC3_SetConfig+0x9e>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a17      	ldr	r2, [pc, #92]	@ (80029a0 <TIM_OC3_SetConfig+0xf8>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d113      	bne.n	800296e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800294c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002954:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	011b      	lsls	r3, r3, #4
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	4313      	orrs	r3, r2
 8002960:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	011b      	lsls	r3, r3, #4
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	4313      	orrs	r3, r2
 800296c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68fa      	ldr	r2, [r7, #12]
 8002978:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	621a      	str	r2, [r3, #32]
}
 8002988:	bf00      	nop
 800298a:	371c      	adds	r7, #28
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr
 8002994:	40012c00 	.word	0x40012c00
 8002998:	40014000 	.word	0x40014000
 800299c:	40014400 	.word	0x40014400
 80029a0:	40014800 	.word	0x40014800

080029a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b087      	sub	sp, #28
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a1b      	ldr	r3, [r3, #32]
 80029b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69db      	ldr	r3, [r3, #28]
 80029ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80029d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	021b      	lsls	r3, r3, #8
 80029e6:	68fa      	ldr	r2, [r7, #12]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80029f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	031b      	lsls	r3, r3, #12
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4a16      	ldr	r2, [pc, #88]	@ (8002a5c <TIM_OC4_SetConfig+0xb8>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d00b      	beq.n	8002a20 <TIM_OC4_SetConfig+0x7c>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4a15      	ldr	r2, [pc, #84]	@ (8002a60 <TIM_OC4_SetConfig+0xbc>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d007      	beq.n	8002a20 <TIM_OC4_SetConfig+0x7c>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a14      	ldr	r2, [pc, #80]	@ (8002a64 <TIM_OC4_SetConfig+0xc0>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d003      	beq.n	8002a20 <TIM_OC4_SetConfig+0x7c>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a13      	ldr	r2, [pc, #76]	@ (8002a68 <TIM_OC4_SetConfig+0xc4>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d109      	bne.n	8002a34 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	695b      	ldr	r3, [r3, #20]
 8002a2c:	019b      	lsls	r3, r3, #6
 8002a2e:	697a      	ldr	r2, [r7, #20]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685a      	ldr	r2, [r3, #4]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	693a      	ldr	r2, [r7, #16]
 8002a4c:	621a      	str	r2, [r3, #32]
}
 8002a4e:	bf00      	nop
 8002a50:	371c      	adds	r7, #28
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	40012c00 	.word	0x40012c00
 8002a60:	40014000 	.word	0x40014000
 8002a64:	40014400 	.word	0x40014400
 8002a68:	40014800 	.word	0x40014800

08002a6c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b087      	sub	sp, #28
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a1b      	ldr	r3, [r3, #32]
 8002a7a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68fa      	ldr	r2, [r7, #12]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002ab0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	041b      	lsls	r3, r3, #16
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a15      	ldr	r2, [pc, #84]	@ (8002b18 <TIM_OC5_SetConfig+0xac>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d00b      	beq.n	8002ade <TIM_OC5_SetConfig+0x72>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a14      	ldr	r2, [pc, #80]	@ (8002b1c <TIM_OC5_SetConfig+0xb0>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d007      	beq.n	8002ade <TIM_OC5_SetConfig+0x72>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a13      	ldr	r2, [pc, #76]	@ (8002b20 <TIM_OC5_SetConfig+0xb4>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d003      	beq.n	8002ade <TIM_OC5_SetConfig+0x72>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a12      	ldr	r2, [pc, #72]	@ (8002b24 <TIM_OC5_SetConfig+0xb8>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d109      	bne.n	8002af2 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ae4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	021b      	lsls	r3, r3, #8
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	697a      	ldr	r2, [r7, #20]
 8002af6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	68fa      	ldr	r2, [r7, #12]
 8002afc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685a      	ldr	r2, [r3, #4]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	621a      	str	r2, [r3, #32]
}
 8002b0c:	bf00      	nop
 8002b0e:	371c      	adds	r7, #28
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	40012c00 	.word	0x40012c00
 8002b1c:	40014000 	.word	0x40014000
 8002b20:	40014400 	.word	0x40014400
 8002b24:	40014800 	.word	0x40014800

08002b28 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b087      	sub	sp, #28
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a1b      	ldr	r3, [r3, #32]
 8002b36:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	021b      	lsls	r3, r3, #8
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002b6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	051b      	lsls	r3, r3, #20
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a16      	ldr	r2, [pc, #88]	@ (8002bd8 <TIM_OC6_SetConfig+0xb0>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d00b      	beq.n	8002b9c <TIM_OC6_SetConfig+0x74>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	4a15      	ldr	r2, [pc, #84]	@ (8002bdc <TIM_OC6_SetConfig+0xb4>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d007      	beq.n	8002b9c <TIM_OC6_SetConfig+0x74>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4a14      	ldr	r2, [pc, #80]	@ (8002be0 <TIM_OC6_SetConfig+0xb8>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d003      	beq.n	8002b9c <TIM_OC6_SetConfig+0x74>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4a13      	ldr	r2, [pc, #76]	@ (8002be4 <TIM_OC6_SetConfig+0xbc>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d109      	bne.n	8002bb0 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ba2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	695b      	ldr	r3, [r3, #20]
 8002ba8:	029b      	lsls	r3, r3, #10
 8002baa:	697a      	ldr	r2, [r7, #20]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68fa      	ldr	r2, [r7, #12]
 8002bba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	621a      	str	r2, [r3, #32]
}
 8002bca:	bf00      	nop
 8002bcc:	371c      	adds	r7, #28
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	40012c00 	.word	0x40012c00
 8002bdc:	40014000 	.word	0x40014000
 8002be0:	40014400 	.word	0x40014400
 8002be4:	40014800 	.word	0x40014800

08002be8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b087      	sub	sp, #28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6a1b      	ldr	r3, [r3, #32]
 8002bf8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
 8002bfe:	f023 0201 	bic.w	r2, r3, #1
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	699b      	ldr	r3, [r3, #24]
 8002c0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	011b      	lsls	r3, r3, #4
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	f023 030a 	bic.w	r3, r3, #10
 8002c24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c26:	697a      	ldr	r2, [r7, #20]
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	693a      	ldr	r2, [r7, #16]
 8002c32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	697a      	ldr	r2, [r7, #20]
 8002c38:	621a      	str	r2, [r3, #32]
}
 8002c3a:	bf00      	nop
 8002c3c:	371c      	adds	r7, #28
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr

08002c46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c46:	b480      	push	{r7}
 8002c48:	b087      	sub	sp, #28
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	60f8      	str	r0, [r7, #12]
 8002c4e:	60b9      	str	r1, [r7, #8]
 8002c50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6a1b      	ldr	r3, [r3, #32]
 8002c56:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6a1b      	ldr	r3, [r3, #32]
 8002c5c:	f023 0210 	bic.w	r2, r3, #16
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002c70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	031b      	lsls	r3, r3, #12
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002c82:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	011b      	lsls	r3, r3, #4
 8002c88:	697a      	ldr	r2, [r7, #20]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	621a      	str	r2, [r3, #32]
}
 8002c9a:	bf00      	nop
 8002c9c:	371c      	adds	r7, #28
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr

08002ca6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b085      	sub	sp, #20
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
 8002cae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cbe:	683a      	ldr	r2, [r7, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	f043 0307 	orr.w	r3, r3, #7
 8002cc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	609a      	str	r2, [r3, #8]
}
 8002cd0:	bf00      	nop
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b087      	sub	sp, #28
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002cf6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	021a      	lsls	r2, r3, #8
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	697a      	ldr	r2, [r7, #20]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	609a      	str	r2, [r3, #8]
}
 8002d10:	bf00      	nop
 8002d12:	371c      	adds	r7, #28
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b087      	sub	sp, #28
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	f003 031f 	and.w	r3, r3, #31
 8002d2e:	2201      	movs	r2, #1
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6a1a      	ldr	r2, [r3, #32]
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	43db      	mvns	r3, r3
 8002d3e:	401a      	ands	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6a1a      	ldr	r2, [r3, #32]
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	f003 031f 	and.w	r3, r3, #31
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	fa01 f303 	lsl.w	r3, r1, r3
 8002d54:	431a      	orrs	r2, r3
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	621a      	str	r2, [r3, #32]
}
 8002d5a:	bf00      	nop
 8002d5c:	371c      	adds	r7, #28
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
	...

08002d68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b085      	sub	sp, #20
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d101      	bne.n	8002d80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	e04f      	b.n	8002e20 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2202      	movs	r2, #2
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a21      	ldr	r2, [pc, #132]	@ (8002e2c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d108      	bne.n	8002dbc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002db0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	68fa      	ldr	r2, [r7, #12]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a14      	ldr	r2, [pc, #80]	@ (8002e2c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d009      	beq.n	8002df4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002de8:	d004      	beq.n	8002df4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a10      	ldr	r2, [pc, #64]	@ (8002e30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d10c      	bne.n	8002e0e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002dfa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	40012c00 	.word	0x40012c00
 8002e30:	40014000 	.word	0x40014000

08002e34 <memset>:
 8002e34:	4402      	add	r2, r0
 8002e36:	4603      	mov	r3, r0
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d100      	bne.n	8002e3e <memset+0xa>
 8002e3c:	4770      	bx	lr
 8002e3e:	f803 1b01 	strb.w	r1, [r3], #1
 8002e42:	e7f9      	b.n	8002e38 <memset+0x4>

08002e44 <__libc_init_array>:
 8002e44:	b570      	push	{r4, r5, r6, lr}
 8002e46:	4d0d      	ldr	r5, [pc, #52]	@ (8002e7c <__libc_init_array+0x38>)
 8002e48:	4c0d      	ldr	r4, [pc, #52]	@ (8002e80 <__libc_init_array+0x3c>)
 8002e4a:	1b64      	subs	r4, r4, r5
 8002e4c:	10a4      	asrs	r4, r4, #2
 8002e4e:	2600      	movs	r6, #0
 8002e50:	42a6      	cmp	r6, r4
 8002e52:	d109      	bne.n	8002e68 <__libc_init_array+0x24>
 8002e54:	4d0b      	ldr	r5, [pc, #44]	@ (8002e84 <__libc_init_array+0x40>)
 8002e56:	4c0c      	ldr	r4, [pc, #48]	@ (8002e88 <__libc_init_array+0x44>)
 8002e58:	f000 f818 	bl	8002e8c <_init>
 8002e5c:	1b64      	subs	r4, r4, r5
 8002e5e:	10a4      	asrs	r4, r4, #2
 8002e60:	2600      	movs	r6, #0
 8002e62:	42a6      	cmp	r6, r4
 8002e64:	d105      	bne.n	8002e72 <__libc_init_array+0x2e>
 8002e66:	bd70      	pop	{r4, r5, r6, pc}
 8002e68:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e6c:	4798      	blx	r3
 8002e6e:	3601      	adds	r6, #1
 8002e70:	e7ee      	b.n	8002e50 <__libc_init_array+0xc>
 8002e72:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e76:	4798      	blx	r3
 8002e78:	3601      	adds	r6, #1
 8002e7a:	e7f2      	b.n	8002e62 <__libc_init_array+0x1e>
 8002e7c:	08002ed4 	.word	0x08002ed4
 8002e80:	08002ed4 	.word	0x08002ed4
 8002e84:	08002ed4 	.word	0x08002ed4
 8002e88:	08002ed8 	.word	0x08002ed8

08002e8c <_init>:
 8002e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e8e:	bf00      	nop
 8002e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e92:	bc08      	pop	{r3}
 8002e94:	469e      	mov	lr, r3
 8002e96:	4770      	bx	lr

08002e98 <_fini>:
 8002e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e9a:	bf00      	nop
 8002e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e9e:	bc08      	pop	{r3}
 8002ea0:	469e      	mov	lr, r3
 8002ea2:	4770      	bx	lr
