#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Mon Jan 12 14:59:33 2026
# Process ID         : 31424
# Current directory  : D:/Falih/VLSI/UAS_VLSI_LEVEL1-OKINAWA/project_UAS_VLSI/project_UAS_VLSI.runs/impl_1
# Command line       : vivado.exe -log top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file           : D:/Falih/VLSI/UAS_VLSI_LEVEL1-OKINAWA/project_UAS_VLSI/project_UAS_VLSI.runs/impl_1/top_level.vdi
# Journal file       : D:/Falih/VLSI/UAS_VLSI_LEVEL1-OKINAWA/project_UAS_VLSI/project_UAS_VLSI.runs/impl_1\vivado.jou
# Running On         : DESKTOP-D5AIFNJ
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-8665U CPU @ 1.90GHz
# CPU Frequency      : 2112 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 34165 MB
# Swap memory        : 10162 MB
# Total Virtual      : 44328 MB
# Available Virtual  : 8431 MB
#-----------------------------------------------------------
source top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 532.340 ; gain = 218.199
Command: link_design -top top_level -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.893 . Memory (MB): peak = 1752.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 13 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Falih/VLSI/UAS_VLSI_LEVEL1-OKINAWA/project_UAS_VLSI/project_UAS_VLSI.srcs/constrs_1/new/constraints.xdc]
create_clock: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1781.551 ; gain = 29.062
Finished Parsing XDC File [D:/Falih/VLSI/UAS_VLSI_LEVEL1-OKINAWA/project_UAS_VLSI/project_UAS_VLSI.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2239.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 447 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 380 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 67 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2239.590 ; gain = 1707.250
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2276.023 ; gain = 36.434

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e32b8e4d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 2822.070 ; gain = 546.047

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e32b8e4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 3308.688 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e32b8e4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 3308.688 ; gain = 0.000
Phase 1 Initialization | Checksum: 1e32b8e4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 3308.688 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 1e32b8e4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.415 . Memory (MB): peak = 3320.938 ; gain = 12.250

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 1e32b8e4d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3320.938 ; gain = 12.250

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 1e32b8e4d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3320.938 ; gain = 12.250
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e32b8e4d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3320.938 ; gain = 12.250

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 24169defa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3320.938 ; gain = 12.250
Retarget | Checksum: 24169defa
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 20702673e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3320.938 ; gain = 12.250
Constant propagation | Checksum: 20702673e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.145 . Memory (MB): peak = 3320.938 ; gain = 0.000
Phase 5 Sweep | Checksum: 1777c7fa5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3320.938 ; gain = 12.250
Sweep | Checksum: 1777c7fa5
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1777c7fa5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 3320.938 ; gain = 12.250
BUFG optimization | Checksum: 1777c7fa5
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1777c7fa5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3320.938 ; gain = 12.250
Shift Register Optimization | Checksum: 1777c7fa5
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1777c7fa5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 3320.938 ; gain = 12.250
Post Processing Netlist | Checksum: 1777c7fa5
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2370484be

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3320.938 ; gain = 12.250

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 3320.938 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2370484be

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3320.938 ; gain = 12.250
Phase 9 Finalization | Checksum: 2370484be

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3320.938 ; gain = 12.250
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2370484be

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3320.938 ; gain = 12.250

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2370484be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3320.938 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2370484be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3320.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3320.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:21 . Memory (MB): peak = 3320.938 ; gain = 1081.348
INFO: [Vivado 12-24828] Executing command : report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
Command: report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/Vivado/2025.2/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Falih/VLSI/UAS_VLSI_LEVEL1-OKINAWA/project_UAS_VLSI/project_UAS_VLSI.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3320.938 ; gain = 0.000
generate_parallel_reports: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3320.938 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.127 . Memory (MB): peak = 3320.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Falih/VLSI/UAS_VLSI_LEVEL1-OKINAWA/project_UAS_VLSI/project_UAS_VLSI.runs/impl_1/top_level_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3320.938 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a515256a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3320.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3320.938 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1fa95749a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 4030.434 ; gain = 709.496

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28e9a7790

Time (s): cpu = 00:02:16 ; elapsed = 00:01:31 . Memory (MB): peak = 4067.773 ; gain = 746.836

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28e9a7790

Time (s): cpu = 00:02:16 ; elapsed = 00:01:31 . Memory (MB): peak = 4067.773 ; gain = 746.836
Phase 1 Placer Initialization | Checksum: 28e9a7790

Time (s): cpu = 00:02:16 ; elapsed = 00:01:31 . Memory (MB): peak = 4067.773 ; gain = 746.836

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 27d1c045c

Time (s): cpu = 00:02:25 ; elapsed = 00:01:37 . Memory (MB): peak = 4067.773 ; gain = 746.836

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2c4281557

Time (s): cpu = 00:02:26 ; elapsed = 00:01:39 . Memory (MB): peak = 4067.773 ; gain = 746.836

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2c4281557

Time (s): cpu = 00:03:07 ; elapsed = 00:02:01 . Memory (MB): peak = 4067.773 ; gain = 746.836

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2695ca55c

Time (s): cpu = 00:03:11 ; elapsed = 00:02:03 . Memory (MB): peak = 4067.773 ; gain = 746.836

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2695ca55c

Time (s): cpu = 00:03:11 ; elapsed = 00:02:03 . Memory (MB): peak = 4067.773 ; gain = 746.836
Phase 2.1.1 Partition Driven Placement | Checksum: 2695ca55c

Time (s): cpu = 00:03:11 ; elapsed = 00:02:03 . Memory (MB): peak = 4067.773 ; gain = 746.836
Phase 2.1 Floorplanning | Checksum: 297b6ef20

Time (s): cpu = 00:03:11 ; elapsed = 00:02:03 . Memory (MB): peak = 4067.773 ; gain = 746.836

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 297b6ef20

Time (s): cpu = 00:03:11 ; elapsed = 00:02:03 . Memory (MB): peak = 4067.773 ; gain = 746.836

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 297b6ef20

Time (s): cpu = 00:03:11 ; elapsed = 00:02:03 . Memory (MB): peak = 4067.773 ; gain = 746.836

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2bbc43058

Time (s): cpu = 00:06:01 ; elapsed = 00:03:43 . Memory (MB): peak = 4207.473 ; gain = 886.535

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2bbc43058

Time (s): cpu = 00:06:23 ; elapsed = 00:03:55 . Memory (MB): peak = 4207.473 ; gain = 886.535

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 449 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 201 nets or LUTs. Breaked 0 LUT, combined 201 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-670] No setup violation found.  Equivalent Driver Rewiring was not performed.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4210.598 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            201  |                   201  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            201  |                   201  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 24466bfc9

Time (s): cpu = 00:06:41 ; elapsed = 00:04:07 . Memory (MB): peak = 4210.598 ; gain = 889.660
Phase 2.5 Global Place Phase2 | Checksum: 221091422

Time (s): cpu = 00:07:25 ; elapsed = 00:04:33 . Memory (MB): peak = 4210.598 ; gain = 889.660
Phase 2 Global Placement | Checksum: 221091422

Time (s): cpu = 00:07:25 ; elapsed = 00:04:33 . Memory (MB): peak = 4210.598 ; gain = 889.660

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25b9e934f

Time (s): cpu = 00:08:13 ; elapsed = 00:05:00 . Memory (MB): peak = 4210.598 ; gain = 889.660

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f4c023ef

Time (s): cpu = 00:08:28 ; elapsed = 00:05:11 . Memory (MB): peak = 4210.598 ; gain = 889.660

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 28a2b2712

Time (s): cpu = 00:09:36 ; elapsed = 00:05:48 . Memory (MB): peak = 4227.352 ; gain = 906.414

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 23404bfc0

Time (s): cpu = 00:10:12 ; elapsed = 00:06:09 . Memory (MB): peak = 4241.680 ; gain = 920.742
Phase 3.3.2 Slice Area Swap | Checksum: 23404bfc0

Time (s): cpu = 00:10:12 ; elapsed = 00:06:09 . Memory (MB): peak = 4243.102 ; gain = 922.164
Phase 3.3 Small Shape DP | Checksum: 1988ce1ad

Time (s): cpu = 00:11:24 ; elapsed = 00:06:48 . Memory (MB): peak = 4247.402 ; gain = 926.465

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1c37ca882

Time (s): cpu = 00:11:26 ; elapsed = 00:06:50 . Memory (MB): peak = 4247.402 ; gain = 926.465

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2bd51e35e

Time (s): cpu = 00:11:27 ; elapsed = 00:06:50 . Memory (MB): peak = 4247.402 ; gain = 926.465
Phase 3 Detail Placement | Checksum: 2bd51e35e

Time (s): cpu = 00:11:27 ; elapsed = 00:06:51 . Memory (MB): peak = 4247.402 ; gain = 926.465

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2d99a8769

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.958 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19ed1c22f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4401.539 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 35559d4bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4401.539 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2d99a8769

Time (s): cpu = 00:13:15 ; elapsed = 00:08:09 . Memory (MB): peak = 4401.539 ; gain = 1080.602

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.958. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 36a660491

Time (s): cpu = 00:13:20 ; elapsed = 00:08:11 . Memory (MB): peak = 4401.539 ; gain = 1080.602

Time (s): cpu = 00:13:20 ; elapsed = 00:08:12 . Memory (MB): peak = 4401.539 ; gain = 1080.602
Phase 4.1 Post Commit Optimization | Checksum: 36a660491

Time (s): cpu = 00:13:20 ; elapsed = 00:08:12 . Memory (MB): peak = 4401.539 ; gain = 1080.602
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2872da611

Time (s): cpu = 00:13:58 ; elapsed = 00:08:36 . Memory (MB): peak = 4410.504 ; gain = 1089.566

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2872da611

Time (s): cpu = 00:13:59 ; elapsed = 00:08:36 . Memory (MB): peak = 4410.504 ; gain = 1089.566
Phase 4.3 Placer Reporting | Checksum: 2872da611

Time (s): cpu = 00:14:00 ; elapsed = 00:08:36 . Memory (MB): peak = 4410.504 ; gain = 1089.566

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4410.504 ; gain = 0.000

Time (s): cpu = 00:14:00 ; elapsed = 00:08:37 . Memory (MB): peak = 4410.504 ; gain = 1089.566
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20e138f34

Time (s): cpu = 00:14:00 ; elapsed = 00:08:37 . Memory (MB): peak = 4410.504 ; gain = 1089.566
Ending Placer Task | Checksum: 16718000b

Time (s): cpu = 00:14:01 ; elapsed = 00:08:37 . Memory (MB): peak = 4410.504 ; gain = 1089.566
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:15:15 ; elapsed = 00:09:21 . Memory (MB): peak = 4410.504 ; gain = 1089.566
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 4410.504 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4410.504 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4410.504 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.393 . Memory (MB): peak = 4410.504 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 4410.504 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4410.504 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Falih/VLSI/UAS_VLSI_LEVEL1-OKINAWA/project_UAS_VLSI/project_UAS_VLSI.runs/impl_1/top_level_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4410.504 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 4.958 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 4410.504 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4410.504 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4410.504 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 4410.504 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 4410.504 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4410.504 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Falih/VLSI/UAS_VLSI_LEVEL1-OKINAWA/project_UAS_VLSI/project_UAS_VLSI.runs/impl_1/top_level_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4410.504 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d038b70c ConstDB: 0 ShapeSum: 7d9839fd RouteDB: 19470f02
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4410.504 ; gain = 0.000
Post Restoration Checksum: NetGraph: d19fa7b7 | NumContArr: 80a90759 | Constraints: 22681aa0 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23759c44d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23759c44d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23759c44d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1f26168b7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 157565f2e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.137  | TNS=0.000  | WHS=0.013  | THS=0.000  |


Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 143fa18cc

Time (s): cpu = 00:01:29 ; elapsed = 00:00:52 . Memory (MB): peak = 4410.504 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25279
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23914
  Number of Partially Routed Nets     = 1365
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 14c1096ed

Time (s): cpu = 00:01:31 ; elapsed = 00:00:54 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 14c1096ed

Time (s): cpu = 00:01:31 ; elapsed = 00:00:54 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23149c5ce

Time (s): cpu = 00:01:44 ; elapsed = 00:01:02 . Memory (MB): peak = 4410.504 ; gain = 0.000
Phase 4 Initial Routing | Checksum: 20113e07c

Time (s): cpu = 00:01:45 ; elapsed = 00:01:02 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1870
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.520  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 1e4c2ab21

Time (s): cpu = 00:02:34 ; elapsed = 00:01:32 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 15a21d32f

Time (s): cpu = 00:02:34 ; elapsed = 00:01:32 . Memory (MB): peak = 4410.504 ; gain = 0.000
Phase 5 Rip-up And Reroute | Checksum: 15a21d32f

Time (s): cpu = 00:02:34 ; elapsed = 00:01:32 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 138504c36

Time (s): cpu = 00:02:34 ; elapsed = 00:01:32 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 138504c36

Time (s): cpu = 00:02:34 ; elapsed = 00:01:32 . Memory (MB): peak = 4410.504 ; gain = 0.000
Phase 6 Delay and Skew Optimization | Checksum: 138504c36

Time (s): cpu = 00:02:35 ; elapsed = 00:01:32 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.520  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 138504c36

Time (s): cpu = 00:02:51 ; elapsed = 00:01:41 . Memory (MB): peak = 4410.504 ; gain = 0.000
Phase 7 Post Hold Fix | Checksum: 138504c36

Time (s): cpu = 00:02:51 ; elapsed = 00:01:41 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.18228 %
  Global Horizontal Routing Utilization  = 1.29764 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 138504c36

Time (s): cpu = 00:02:52 ; elapsed = 00:01:42 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 138504c36

Time (s): cpu = 00:02:52 ; elapsed = 00:01:42 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 138504c36

Time (s): cpu = 00:02:56 ; elapsed = 00:01:44 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 138504c36

Time (s): cpu = 00:02:56 ; elapsed = 00:01:45 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 138504c36

Time (s): cpu = 00:02:56 ; elapsed = 00:01:45 . Memory (MB): peak = 4410.504 ; gain = 0.000

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.520  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 138504c36

Time (s): cpu = 00:02:57 ; elapsed = 00:01:45 . Memory (MB): peak = 4410.504 ; gain = 0.000
Total Elapsed time in route_design: 104.929 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 129175f15

Time (s): cpu = 00:02:57 ; elapsed = 00:01:45 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 129175f15

Time (s): cpu = 00:02:58 ; elapsed = 00:01:46 . Memory (MB): peak = 4410.504 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:58 ; elapsed = 00:01:46 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Falih/VLSI/UAS_VLSI_LEVEL1-OKINAWA/project_UAS_VLSI/project_UAS_VLSI.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
Command: report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Falih/VLSI/UAS_VLSI_LEVEL1-OKINAWA/project_UAS_VLSI/project_UAS_VLSI.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:41 ; elapsed = 00:00:56 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_level_route_status.rpt -pb top_level_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_level_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_level_bus_skew_routed.rpt -pb top_level_bus_skew_routed.pb -rpx top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:03:19 ; elapsed = 00:02:02 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.120 . Memory (MB): peak = 4410.504 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4410.504 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4410.504 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.677 . Memory (MB): peak = 4410.504 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 4410.504 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 4410.504 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Falih/VLSI/UAS_VLSI_LEVEL1-OKINAWA/project_UAS_VLSI/project_UAS_VLSI.runs/impl_1/top_level_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4410.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 12 15:16:29 2026...
