<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan 17 18:54:48 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>14939</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7675</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>14</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1425</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>14</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>mem_clk</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>memory_clk </td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam_pclk_ibuf/I </td>
</tr>
<tr>
<td>vtc_vs_out</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>video_timing/o_vs_s0/Q </td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_cmos_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>u_mem_pll/rpll_inst/CLKOUT</td>
<td>mem_clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>104.298(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>mem_clk</td>
<td>400.000(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cam_pclk</td>
<td>100.000(MHz)</td>
<td>143.983(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>vtc_vs_out</td>
<td>100.000(MHz)</td>
<td>653.370(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>93.848(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">97.301(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vtc_vs_out</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vtc_vs_out</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-0.539</td>
<td>3</td>
</tr>
<tr>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>27.449</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.553</td>
</tr>
<tr>
<td>2</td>
<td>27.550</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.452</td>
</tr>
<tr>
<td>3</td>
<td>27.762</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.240</td>
</tr>
<tr>
<td>4</td>
<td>27.937</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.065</td>
</tr>
<tr>
<td>5</td>
<td>27.992</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.010</td>
</tr>
<tr>
<td>6</td>
<td>28.100</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.902</td>
</tr>
<tr>
<td>7</td>
<td>28.193</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.809</td>
</tr>
<tr>
<td>8</td>
<td>28.276</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.726</td>
</tr>
<tr>
<td>9</td>
<td>30.017</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.985</td>
</tr>
<tr>
<td>10</td>
<td>30.198</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.804</td>
</tr>
<tr>
<td>11</td>
<td>30.472</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.530</td>
</tr>
<tr>
<td>12</td>
<td>30.639</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.363</td>
</tr>
<tr>
<td>13</td>
<td>30.734</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.268</td>
</tr>
<tr>
<td>14</td>
<td>31.160</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.842</td>
</tr>
<tr>
<td>15</td>
<td>31.395</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.607</td>
</tr>
<tr>
<td>16</td>
<td>31.436</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.566</td>
</tr>
<tr>
<td>17</td>
<td>32.010</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.992</td>
</tr>
<tr>
<td>18</td>
<td>32.166</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.836</td>
</tr>
<tr>
<td>19</td>
<td>32.187</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.815</td>
</tr>
<tr>
<td>20</td>
<td>32.192</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.810</td>
</tr>
<tr>
<td>21</td>
<td>32.249</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.753</td>
</tr>
<tr>
<td>22</td>
<td>32.274</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.728</td>
</tr>
<tr>
<td>23</td>
<td>32.356</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.646</td>
</tr>
<tr>
<td>24</td>
<td>32.360</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/c_state_1_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.642</td>
</tr>
<tr>
<td>25</td>
<td>32.370</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.632</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_5_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.428</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>21</td>
<td>0.428</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>22</td>
<td>0.429</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>23</td>
<td>0.430</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>24</td>
<td>0.430</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>25</td>
<td>0.432</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.330</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.330</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.330</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.330</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.330</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.330</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.965</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_helai_video_scale/n2166_s3/RESET</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.385</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.965</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_helai_video_scale/mult_370_s3/RESET</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.385</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.942</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_2_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.942</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.942</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_6_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.942</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_7_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.942</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.942</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.942</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.942</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.935</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.935</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s4/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.935</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Empty_s0/PRESET</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.935</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.935</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.935</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.935</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.935</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.935</td>
<td>u_ov5640_rx/vs_cnt_4_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_1_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.571</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.540</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.016</td>
<td>-0.020</td>
<td>0.590</td>
</tr>
<tr>
<td>2</td>
<td>0.540</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.016</td>
<td>-0.020</td>
<td>0.590</td>
</tr>
<tr>
<td>3</td>
<td>0.662</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.016</td>
<td>-0.020</td>
<td>0.712</td>
</tr>
<tr>
<td>4</td>
<td>0.662</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.016</td>
<td>-0.020</td>
<td>0.712</td>
</tr>
<tr>
<td>5</td>
<td>0.985</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>6</td>
<td>0.985</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>7</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>8</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>9</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>10</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>11</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>12</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>13</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>14</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>15</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>16</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>17</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>18</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>19</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>20</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>21</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>22</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>23</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>24</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
<tr>
<td>25</td>
<td>1.024</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.222</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_ov5640_rx/rstn2_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_ov5640_rx/cmos_href_r1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_ov5640_rx/cmos_href_r2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
<tr>
<td>5</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_ov5640_rx/cmos_vsync_r1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.wptr_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.wbin_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.wq1_rptr_0_s2</td>
</tr>
<tr>
<td>9</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>108</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
</tr>
<tr>
<td>3.000</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s141/I1</td>
</tr>
<tr>
<td>3.371</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s141/F</td>
</tr>
<tr>
<td>4.643</td>
<td>1.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s107/I0</td>
</tr>
<tr>
<td>5.160</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s107/F</td>
</tr>
<tr>
<td>6.310</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s52/I0</td>
</tr>
<tr>
<td>6.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s52/F</td>
</tr>
<tr>
<td>7.165</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s39/I2</td>
</tr>
<tr>
<td>7.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s39/F</td>
</tr>
<tr>
<td>8.268</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s17/I3</td>
</tr>
<tr>
<td>8.639</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s17/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s9/I3</td>
</tr>
<tr>
<td>9.757</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s9/F</td>
</tr>
<tr>
<td>9.930</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s7/I2</td>
</tr>
<tr>
<td>10.479</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s7/F</td>
</tr>
<tr>
<td>10.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.094, 32.388%; route: 6.227, 65.183%; tC2Q: 0.232, 2.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>118</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/Q</td>
</tr>
<tr>
<td>3.693</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s98/I0</td>
</tr>
<tr>
<td>4.210</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s98/F</td>
</tr>
<tr>
<td>4.926</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s160/I3</td>
</tr>
<tr>
<td>5.481</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s160/F</td>
</tr>
<tr>
<td>6.683</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s63/I3</td>
</tr>
<tr>
<td>7.238</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s63/F</td>
</tr>
<tr>
<td>7.801</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s27/I1</td>
</tr>
<tr>
<td>8.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s27/F</td>
</tr>
<tr>
<td>8.731</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s12/I0</td>
</tr>
<tr>
<td>9.193</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s12/F</td>
</tr>
<tr>
<td>9.365</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s7/I2</td>
</tr>
<tr>
<td>9.914</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C37[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s7/F</td>
</tr>
<tr>
<td>9.916</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s6/I0</td>
</tr>
<tr>
<td>10.378</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s6/F</td>
</tr>
<tr>
<td>10.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.617, 38.267%; route: 5.603, 59.278%; tC2Q: 0.232, 2.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>118</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/Q</td>
</tr>
<tr>
<td>3.693</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s98/I0</td>
</tr>
<tr>
<td>4.210</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s98/F</td>
</tr>
<tr>
<td>5.222</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s66/I0</td>
</tr>
<tr>
<td>5.675</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s66/F</td>
</tr>
<tr>
<td>6.630</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s48/I2</td>
</tr>
<tr>
<td>7.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s48/F</td>
</tr>
<tr>
<td>7.586</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s27/I3</td>
</tr>
<tr>
<td>7.957</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s27/F</td>
</tr>
<tr>
<td>8.520</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s13/I3</td>
</tr>
<tr>
<td>8.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s13/F</td>
</tr>
<tr>
<td>8.895</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s8/I2</td>
</tr>
<tr>
<td>9.444</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C37[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s8/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s7/I0</td>
</tr>
<tr>
<td>10.166</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s7/F</td>
</tr>
<tr>
<td>10.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.365, 36.417%; route: 5.643, 61.072%; tC2Q: 0.232, 2.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R20C31[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>1.905</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s18/I2</td>
</tr>
<tr>
<td>2.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s18/F</td>
</tr>
<tr>
<td>4.622</td>
<td>2.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s52/I3</td>
</tr>
<tr>
<td>5.075</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s52/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s128/I2</td>
</tr>
<tr>
<td>6.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s128/F</td>
</tr>
<tr>
<td>7.257</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s31/I1</td>
</tr>
<tr>
<td>7.827</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C33[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s31/F</td>
</tr>
<tr>
<td>7.829</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s13/I0</td>
</tr>
<tr>
<td>8.282</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s13/F</td>
</tr>
<tr>
<td>8.679</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s7/I2</td>
</tr>
<tr>
<td>9.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s7/F</td>
</tr>
<tr>
<td>9.529</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s6/I0</td>
</tr>
<tr>
<td>9.991</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s6/F</td>
</tr>
<tr>
<td>9.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 36.371%; route: 5.536, 61.069%; tC2Q: 0.232, 2.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>108</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
</tr>
<tr>
<td>3.000</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s141/I1</td>
</tr>
<tr>
<td>3.371</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s141/F</td>
</tr>
<tr>
<td>4.643</td>
<td>1.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s107/I0</td>
</tr>
<tr>
<td>5.160</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s107/F</td>
</tr>
<tr>
<td>6.310</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s52/I0</td>
</tr>
<tr>
<td>6.772</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s52/F</td>
</tr>
<tr>
<td>6.946</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s29/I2</td>
</tr>
<tr>
<td>7.495</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s29/F</td>
</tr>
<tr>
<td>7.497</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s14/I0</td>
</tr>
<tr>
<td>7.950</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s14/F</td>
</tr>
<tr>
<td>8.994</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s9/I0</td>
</tr>
<tr>
<td>9.564</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s9/F</td>
</tr>
<tr>
<td>9.565</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s7/I3</td>
</tr>
<tr>
<td>9.936</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s7/F</td>
</tr>
<tr>
<td>9.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.293, 36.547%; route: 5.485, 60.878%; tC2Q: 0.232, 2.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R20C31[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>1.905</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s13/I0</td>
</tr>
<tr>
<td>2.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s13/F</td>
</tr>
<tr>
<td>4.302</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s141/I2</td>
</tr>
<tr>
<td>4.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s141/F</td>
</tr>
<tr>
<td>5.673</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s65/I1</td>
</tr>
<tr>
<td>6.228</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s65/F</td>
</tr>
<tr>
<td>7.369</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s23/I2</td>
</tr>
<tr>
<td>7.886</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s23/F</td>
</tr>
<tr>
<td>8.449</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s11/I0</td>
</tr>
<tr>
<td>8.820</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s11/F</td>
</tr>
<tr>
<td>8.991</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s7/I1</td>
</tr>
<tr>
<td>9.362</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s7/F</td>
</tr>
<tr>
<td>9.366</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s6/I0</td>
</tr>
<tr>
<td>9.828</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s6/F</td>
</tr>
<tr>
<td>9.828</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.100, 34.823%; route: 5.570, 62.571%; tC2Q: 0.232, 2.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>118</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/Q</td>
</tr>
<tr>
<td>3.693</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s98/I0</td>
</tr>
<tr>
<td>4.210</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s98/F</td>
</tr>
<tr>
<td>5.222</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s66/I0</td>
</tr>
<tr>
<td>5.675</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s66/F</td>
</tr>
<tr>
<td>6.630</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s48/I2</td>
</tr>
<tr>
<td>7.200</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s48/F</td>
</tr>
<tr>
<td>7.374</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s36/I2</td>
</tr>
<tr>
<td>7.745</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s36/F</td>
</tr>
<tr>
<td>8.158</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s15/I3</td>
</tr>
<tr>
<td>8.620</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s15/F</td>
</tr>
<tr>
<td>8.792</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s9/I0</td>
</tr>
<tr>
<td>9.362</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s9/F</td>
</tr>
<tr>
<td>9.364</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s7/I2</td>
</tr>
<tr>
<td>9.735</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s7/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.314, 37.622%; route: 5.263, 59.745%; tC2Q: 0.232, 2.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R20C31[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>1.905</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s13/I0</td>
</tr>
<tr>
<td>2.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s13/F</td>
</tr>
<tr>
<td>4.776</td>
<td>2.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s53/I2</td>
</tr>
<tr>
<td>5.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s53/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s27/I0</td>
</tr>
<tr>
<td>6.482</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C35[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s27/F</td>
</tr>
<tr>
<td>7.564</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s16/I2</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s16/F</td>
</tr>
<tr>
<td>8.532</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s9/I2</td>
</tr>
<tr>
<td>9.081</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s9/F</td>
</tr>
<tr>
<td>9.082</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s6/I2</td>
</tr>
<tr>
<td>9.652</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s6/F</td>
</tr>
<tr>
<td>9.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.199, 36.659%; route: 5.295, 60.682%; tC2Q: 0.232, 2.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>111</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>2.409</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s96/I0</td>
</tr>
<tr>
<td>2.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s96/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s27/I0</td>
</tr>
<tr>
<td>4.069</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s27/F</td>
</tr>
<tr>
<td>5.130</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s19/I2</td>
</tr>
<tr>
<td>5.501</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C33[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s19/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s15/I3</td>
</tr>
<tr>
<td>6.371</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s15/F</td>
</tr>
<tr>
<td>6.645</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s14/I1</td>
</tr>
<tr>
<td>7.215</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s14/F</td>
</tr>
<tr>
<td>7.217</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s4/I2</td>
</tr>
<tr>
<td>7.766</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.913, 41.705%; route: 3.840, 54.974%; tC2Q: 0.232, 3.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>111</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>2.409</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s96/I0</td>
</tr>
<tr>
<td>2.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s96/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s27/I0</td>
</tr>
<tr>
<td>4.069</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s27/F</td>
</tr>
<tr>
<td>5.130</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s19/I2</td>
</tr>
<tr>
<td>5.501</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C33[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s19/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s15/I3</td>
</tr>
<tr>
<td>6.371</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s15/F</td>
</tr>
<tr>
<td>6.645</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s14/I1</td>
</tr>
<tr>
<td>7.200</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s14/F</td>
</tr>
<tr>
<td>7.729</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.349, 34.526%; route: 4.223, 62.064%; tC2Q: 0.232, 3.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/I1</td>
</tr>
<tr>
<td>1.869</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/F</td>
</tr>
<tr>
<td>2.309</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/I2</td>
</tr>
<tr>
<td>2.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/F</td>
</tr>
<tr>
<td>2.859</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I1</td>
</tr>
<tr>
<td>3.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>3.734</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I3</td>
</tr>
<tr>
<td>4.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C46[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>4.511</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/I2</td>
</tr>
<tr>
<td>5.750</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/F</td>
</tr>
<tr>
<td>6.162</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/I2</td>
</tr>
<tr>
<td>6.732</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/F</td>
</tr>
<tr>
<td>7.456</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.564, 54.580%; route: 2.734, 41.867%; tC2Q: 0.232, 3.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C45[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s4/I1</td>
</tr>
<tr>
<td>2.193</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C45[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s4/F</td>
</tr>
<tr>
<td>2.617</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n316_s1/I3</td>
</tr>
<tr>
<td>3.172</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n316_s1/F</td>
</tr>
<tr>
<td>3.614</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/F</td>
</tr>
<tr>
<td>4.710</td>
<td>0.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n353_s10/I3</td>
</tr>
<tr>
<td>5.280</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C46[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n353_s10/F</td>
</tr>
<tr>
<td>5.457</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s3/I1</td>
</tr>
<tr>
<td>5.910</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s3/F</td>
</tr>
<tr>
<td>6.328</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/I0</td>
</tr>
<tr>
<td>6.790</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/F</td>
</tr>
<tr>
<td>7.289</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.928, 46.018%; route: 3.203, 50.336%; tC2Q: 0.232, 3.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>111</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>2.409</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s96/I0</td>
</tr>
<tr>
<td>2.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s96/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s27/I0</td>
</tr>
<tr>
<td>4.069</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s27/F</td>
</tr>
<tr>
<td>5.130</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s19/I2</td>
</tr>
<tr>
<td>5.501</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C33[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s19/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s15/I3</td>
</tr>
<tr>
<td>6.371</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s15/F</td>
</tr>
<tr>
<td>6.645</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n100_s8/I1</td>
</tr>
<tr>
<td>7.194</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n100_s8/F</td>
</tr>
<tr>
<td>7.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.343, 37.381%; route: 3.693, 58.918%; tC2Q: 0.232, 3.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s3/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C45[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s3/F</td>
</tr>
<tr>
<td>2.541</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s1/I2</td>
</tr>
<tr>
<td>3.058</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s1/F</td>
</tr>
<tr>
<td>3.484</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n308_s0/I3</td>
</tr>
<tr>
<td>4.039</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C45[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n308_s0/F</td>
</tr>
<tr>
<td>4.457</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/I2</td>
</tr>
<tr>
<td>4.974</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/F</td>
</tr>
<tr>
<td>5.392</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s5/I0</td>
</tr>
<tr>
<td>5.909</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s5/F</td>
</tr>
<tr>
<td>6.306</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/I3</td>
</tr>
<tr>
<td>6.768</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.085, 52.810%; route: 2.525, 43.219%; tC2Q: 0.232, 3.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/I1</td>
</tr>
<tr>
<td>1.869</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/F</td>
</tr>
<tr>
<td>2.309</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/I2</td>
</tr>
<tr>
<td>2.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/F</td>
</tr>
<tr>
<td>2.859</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I1</td>
</tr>
<tr>
<td>3.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>3.734</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I3</td>
</tr>
<tr>
<td>4.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C46[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>4.511</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/I2</td>
</tr>
<tr>
<td>5.750</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/F</td>
</tr>
<tr>
<td>6.162</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/I3</td>
</tr>
<tr>
<td>6.533</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/F</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.365, 60.011%; route: 2.010, 35.852%; tC2Q: 0.232, 4.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C45[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s4/I1</td>
</tr>
<tr>
<td>2.193</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C45[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s4/F</td>
</tr>
<tr>
<td>2.617</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n316_s1/I3</td>
</tr>
<tr>
<td>3.172</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n316_s1/F</td>
</tr>
<tr>
<td>3.614</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/F</td>
</tr>
<tr>
<td>4.710</td>
<td>0.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n353_s10/I3</td>
</tr>
<tr>
<td>5.280</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C46[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n353_s10/F</td>
</tr>
<tr>
<td>5.457</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s3/I1</td>
</tr>
<tr>
<td>5.919</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s3/F</td>
</tr>
<tr>
<td>5.922</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s0/I3</td>
</tr>
<tr>
<td>6.492</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s0/F</td>
</tr>
<tr>
<td>6.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.045, 54.708%; route: 2.289, 41.123%; tC2Q: 0.232, 4.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>2.377</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>2.816</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/I3</td>
</tr>
<tr>
<td>3.371</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C44[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/F</td>
</tr>
<tr>
<td>3.777</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n213_s5/I1</td>
</tr>
<tr>
<td>4.332</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n213_s5/F</td>
</tr>
<tr>
<td>4.993</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s10/I2</td>
</tr>
<tr>
<td>5.364</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s10/F</td>
</tr>
<tr>
<td>5.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s9/I2</td>
</tr>
<tr>
<td>5.918</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s9/F</td>
</tr>
<tr>
<td>5.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 51.025%; route: 2.213, 44.328%; tC2Q: 0.232, 4.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.338</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/I0</td>
</tr>
<tr>
<td>1.893</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>2.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>3.048</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I2</td>
</tr>
<tr>
<td>3.501</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>3.518</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I3</td>
</tr>
<tr>
<td>4.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>4.294</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>4.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>5.192</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/I0</td>
</tr>
<tr>
<td>5.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/F</td>
</tr>
<tr>
<td>5.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.097, 64.043%; route: 1.507, 31.159%; tC2Q: 0.232, 4.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.338</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/I0</td>
</tr>
<tr>
<td>1.893</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>2.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>3.048</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I2</td>
</tr>
<tr>
<td>3.501</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>3.518</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I3</td>
</tr>
<tr>
<td>4.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>4.294</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>4.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>5.192</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/I2</td>
</tr>
<tr>
<td>5.741</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/F</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.076, 63.886%; route: 1.507, 31.295%; tC2Q: 0.232, 4.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.338</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/I0</td>
</tr>
<tr>
<td>1.893</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>2.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>3.048</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I2</td>
</tr>
<tr>
<td>3.501</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>3.518</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I3</td>
</tr>
<tr>
<td>4.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>4.294</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>4.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>5.186</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/I0</td>
</tr>
<tr>
<td>5.735</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.076, 63.956%; route: 1.502, 31.220%; tC2Q: 0.232, 4.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>2.377</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>2.816</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/I3</td>
</tr>
<tr>
<td>3.386</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C44[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/F</td>
</tr>
<tr>
<td>3.941</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/I2</td>
</tr>
<tr>
<td>4.394</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/F</td>
</tr>
<tr>
<td>4.642</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/I2</td>
</tr>
<tr>
<td>5.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n203_s10/I0</td>
</tr>
<tr>
<td>5.679</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n203_s10/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.121, 65.663%; route: 1.400, 29.456%; tC2Q: 0.232, 4.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.338</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/I0</td>
</tr>
<tr>
<td>1.893</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>2.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>3.048</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I2</td>
</tr>
<tr>
<td>3.501</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>3.518</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I3</td>
</tr>
<tr>
<td>4.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>4.294</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>4.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>5.192</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s2/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s2/F</td>
</tr>
<tr>
<td>5.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.989, 63.222%; route: 1.507, 31.871%; tC2Q: 0.232, 4.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>2.377</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>2.816</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/I3</td>
</tr>
<tr>
<td>3.386</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C44[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/F</td>
</tr>
<tr>
<td>3.390</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/F</td>
</tr>
<tr>
<td>3.941</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/I2</td>
</tr>
<tr>
<td>4.394</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/F</td>
</tr>
<tr>
<td>4.642</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/I2</td>
</tr>
<tr>
<td>5.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/F</td>
</tr>
<tr>
<td>5.572</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.659, 57.233%; route: 1.755, 37.773%; tC2Q: 0.232, 4.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/c_state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>2.377</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>2.816</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n106_s2/I3</td>
</tr>
<tr>
<td>3.333</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n106_s2/F</td>
</tr>
<tr>
<td>3.760</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n199_s16/I2</td>
</tr>
<tr>
<td>4.309</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C45[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n199_s16/F</td>
</tr>
<tr>
<td>4.483</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n199_s15/I0</td>
</tr>
<tr>
<td>5.038</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n199_s15/F</td>
</tr>
<tr>
<td>5.568</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/c_state_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/c_state_1_s2/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/c_state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.138, 46.057%; route: 2.272, 48.945%; tC2Q: 0.232, 4.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.338</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/I0</td>
</tr>
<tr>
<td>1.893</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>2.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>3.048</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I2</td>
</tr>
<tr>
<td>3.501</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>3.518</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I3</td>
</tr>
<tr>
<td>4.035</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>4.294</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>4.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>5.186</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n157_s2/I0</td>
</tr>
<tr>
<td>5.557</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n157_s2/F</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.898, 62.571%; route: 1.502, 32.420%; tC2Q: 0.232, 5.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C43[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n155_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n155_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n153_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n153_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n42_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n42_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n38_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n38_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n36_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n36_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n32_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n32_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n30_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n30_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n68_s3/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n68_s3/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n66_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n66_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>111</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n79_s3/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n79_s3/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n145_s2/I2</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n145_s2/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s9/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s9/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n81_s8/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n81_s8/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_5_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>134</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_5_s2/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n76_s1/I2</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n76_s1/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_5_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C47[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n81_s9/I1</td>
</tr>
<tr>
<td>1.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n81_s9/F</td>
</tr>
<tr>
<td>1.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>121</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n78_s5/I0</td>
</tr>
<tr>
<td>1.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n78_s5/F</td>
</tr>
<tr>
<td>1.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n73_s1/I2</td>
</tr>
<tr>
<td>1.300</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n73_s1/F</td>
</tr>
<tr>
<td>1.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>118</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n122_s10/I0</td>
</tr>
<tr>
<td>1.301</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n122_s10/F</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>130</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n77_s3/I0</td>
</tr>
<tr>
<td>1.301</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n77_s3/F</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/state_0_s0/Q</td>
</tr>
<tr>
<td>1.070</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n100_s8/I2</td>
</tr>
<tr>
<td>1.302</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n100_s8/F</td>
</tr>
<tr>
<td>1.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.463</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.817%; route: 2.651, 58.099%; tC2Q: 0.232, 5.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.463</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.817%; route: 2.651, 58.099%; tC2Q: 0.232, 5.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.463</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.817%; route: 2.651, 58.099%; tC2Q: 0.232, 5.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.463</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.817%; route: 2.651, 58.099%; tC2Q: 0.232, 5.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.463</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.817%; route: 2.651, 58.099%; tC2Q: 0.232, 5.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.463</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.817%; route: 2.651, 58.099%; tC2Q: 0.232, 5.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_helai_video_scale/n2166_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>u_helai_video_scale/n48_s1/I2</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>137</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">u_helai_video_scale/n48_s1/F</td>
</tr>
<tr>
<td>1676.285</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>11</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">u_helai_video_scale/n2166_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>u_helai_video_scale/n2166_s3/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_helai_video_scale/n2166_s3</td>
</tr>
<tr>
<td>1670.318</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>u_helai_video_scale/n2166_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 38.312%; route: 2.473, 56.398%; tC2Q: 0.232, 5.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_helai_video_scale/mult_370_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>u_helai_video_scale/n48_s1/I2</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>137</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">u_helai_video_scale/n48_s1/F</td>
</tr>
<tr>
<td>1676.285</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>19</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">u_helai_video_scale/mult_370_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>u_helai_video_scale/mult_370_s3/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_helai_video_scale/mult_370_s3</td>
</tr>
<tr>
<td>1670.318</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>u_helai_video_scale/mult_370_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 38.312%; route: 2.473, 56.398%; tC2Q: 0.232, 5.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.478</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.691%; route: 2.667, 58.242%; tC2Q: 0.232, 5.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.478</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.691%; route: 2.667, 58.242%; tC2Q: 0.232, 5.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.478</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.691%; route: 2.667, 58.242%; tC2Q: 0.232, 5.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.478</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.691%; route: 2.667, 58.242%; tC2Q: 0.232, 5.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.478</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.691%; route: 2.667, 58.242%; tC2Q: 0.232, 5.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.478</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.691%; route: 2.667, 58.242%; tC2Q: 0.232, 5.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.478</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.691%; route: 2.667, 58.242%; tC2Q: 0.232, 5.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.478</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.691%; route: 2.667, 58.242%; tC2Q: 0.232, 5.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.470</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.754%; route: 2.659, 58.171%; tC2Q: 0.232, 5.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.470</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s4/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s4</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.754%; route: 2.659, 58.171%; tC2Q: 0.232, 5.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.470</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_resize_fifo/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_resize_fifo/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.754%; route: 2.659, 58.171%; tC2Q: 0.232, 5.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.470</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.754%; route: 2.659, 58.171%; tC2Q: 0.232, 5.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.470</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.754%; route: 2.659, 58.171%; tC2Q: 0.232, 5.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.470</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.754%; route: 2.659, 58.171%; tC2Q: 0.232, 5.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.470</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.754%; route: 2.659, 58.171%; tC2Q: 0.232, 5.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.470</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.754%; route: 2.659, 58.171%; tC2Q: 0.232, 5.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1676.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td>u_ov5640_rx/vs_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1672.296</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td>u_ov5640_rx/n81_s3/I2</td>
</tr>
<tr>
<td>1672.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s3/F</td>
</tr>
<tr>
<td>1673.038</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>u_ov5640_rx/n81_s1/I3</td>
</tr>
<tr>
<td>1673.593</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1674.130</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1676.470</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 36.754%; route: 2.659, 58.171%; tC2Q: 0.232, 5.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>836.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>835.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.345</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.530</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>835.732</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C18[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>836.119</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[1][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>835.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
<tr>
<td>835.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C17[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.738%; tC2Q: 0.202, 34.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>836.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>835.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.345</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.530</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>835.732</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C18[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>836.119</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>835.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td>835.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C17[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.738%; tC2Q: 0.202, 34.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>836.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>835.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.345</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.530</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>835.732</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>836.241</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>835.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>835.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 71.613%; tC2Q: 0.202, 28.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>836.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>835.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.345</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.530</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>835.732</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>836.241</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>835.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>835.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 71.613%; tC2Q: 0.202, 28.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>0.751</td>
<td>0.192</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>R56C12</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>0.751</td>
<td>0.192</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB35[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB36[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB36[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB36[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL31[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL31[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL31[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB8[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL53[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL53[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL53[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB3[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB3[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB3[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL45[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL45[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL45[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1061</td>
<td>R31C18[0][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB48[A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB48[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td>0.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB48[A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov5640_rx/rstn2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov5640_rx/rstn2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov5640_rx/rstn2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov5640_rx/cmos_href_r1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov5640_rx/cmos_href_r1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov5640_rx/cmos_href_r1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov5640_rx/cmos_href_r2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov5640_rx/cmos_href_r2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov5640_rx/cmos_href_r2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov5640_rx/cmos_vsync_r1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov5640_rx/cmos_vsync_r1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov5640_rx/cmos_vsync_r1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.wptr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.wptr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.wptr_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.wbin_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.wq1_rptr_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.wq1_rptr_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.wq1_rptr_0_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1542</td>
<td>dma_clk</td>
<td>-2.721</td>
<td>0.261</td>
</tr>
<tr>
<td>1061</td>
<td>ddr_rst</td>
<td>-3.038</td>
<td>1.764</td>
</tr>
<tr>
<td>559</td>
<td>video_clk</td>
<td>-3.038</td>
<td>0.261</td>
</tr>
<tr>
<td>443</td>
<td>state_led_d_9[0]</td>
<td>0.157</td>
<td>2.103</td>
</tr>
<tr>
<td>160</td>
<td>mc_wrdata_dly_0_9</td>
<td>6.304</td>
<td>2.078</td>
</tr>
<tr>
<td>160</td>
<td>mc_wrdata_dly_0_10</td>
<td>7.257</td>
<td>1.381</td>
</tr>
<tr>
<td>155</td>
<td>next_state.ST_IFF0_WRITE_DDR</td>
<td>-0.277</td>
<td>1.195</td>
</tr>
<tr>
<td>154</td>
<td>n28_6</td>
<td>2.148</td>
<td>1.061</td>
</tr>
<tr>
<td>137</td>
<td>n48_5</td>
<td>-5.965</td>
<td>1.599</td>
</tr>
<tr>
<td>134</td>
<td>lut_index_Z[5]</td>
<td>28.415</td>
<td>1.920</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R24C35</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C29</td>
<td>87.50%</td>
</tr>
<tr>
<td>R39C41</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C9</td>
<td>86.11%</td>
</tr>
<tr>
<td>R43C31</td>
<td>86.11%</td>
</tr>
<tr>
<td>R41C44</td>
<td>84.72%</td>
</tr>
<tr>
<td>R24C34</td>
<td>84.72%</td>
</tr>
<tr>
<td>R18C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R35C13</td>
<td>84.72%</td>
</tr>
<tr>
<td>R35C15</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk       -period 37.037 [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mem_clk -period 2.5 -waveform {0 1.25} [get_nets {memory_clk}]</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
