Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Thu Oct 15 16:46:37 2020
| Host         : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
| Design       : top
| Device       : xczu28drffvg1517-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 4216 |     0 |    425280 |  0.99 |
|   LUT as Logic             | 4168 |     0 |    425280 |  0.98 |
|   LUT as Memory            |   48 |     0 |    213600 |  0.02 |
|     LUT as Distributed RAM |   48 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| CLB Registers              | 6788 |     2 |    850560 |  0.80 |
|   Register as Flip Flop    | 6788 |     2 |    850560 |  0.80 |
|   Register as Latch        |    0 |     0 |    850560 |  0.00 |
| CARRY8                     |   94 |     0 |     53160 |  0.18 |
| F7 Muxes                   |   72 |     0 |    212640 |  0.03 |
| F8 Muxes                   |    0 |     0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |     53160 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 72    |          Yes |           - |          Set |
| 810   |          Yes |           - |        Reset |
| 378   |          Yes |         Set |            - |
| 5528  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    4 |     0 |      1080 |  0.37 |
|   RAMB36/FIFO*    |    4 |     0 |      1080 |  0.37 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    0 |     0 |      2160 |  0.00 |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      4272 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    4 |     0 |       347 |  1.15 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |       696 |  1.44 |
|   BUFGCE             |    7 |     0 |       216 |  3.24 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    3 |     0 |       312 |  0.96 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    3 |     0 |         8 | 37.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         2 |  0.00 |
| FE              |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    1 |     0 |        16 |  6.25 |
| GTYE4_COMMON    |    1 |     0 |         4 | 25.00 |
| HSADC           |    0 |     0 |         4 |  0.00 |
| HSDAC           |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 5528 |            Register |
| LUT6          | 1788 |                 CLB |
| FDCE          |  810 |            Register |
| LUT5          |  785 |                 CLB |
| LUT4          |  742 |                 CLB |
| LUT2          |  705 |                 CLB |
| LUT3          |  578 |                 CLB |
| FDSE          |  378 |            Register |
| LUT1          |  244 |                 CLB |
| CARRY8        |   94 |                 CLB |
| RAMD32        |   72 |                 CLB |
| MUXF7         |   72 |                 CLB |
| FDPE          |   72 |            Register |
| RAMS32        |   24 |                 CLB |
| BUFGCE        |    7 |               Clock |
| RAMB36E2      |    4 |           Block Ram |
| MMCME4_ADV    |    3 |               Clock |
| BUFG_GT_SYNC  |    3 |               Clock |
| BUFG_GT       |    3 |               Clock |
| OBUF          |    2 |                 I/O |
| IBUFDS_GTE4   |    1 |                 I/O |
| IBUFCTRL      |    1 |              Others |
| GTYE4_COMMON  |    1 |            Advanced |
| GTYE4_CHANNEL |    1 |            Advanced |
| DIFFINBUF     |    1 |                 I/O |
+---------------+------+---------------------+


9. Black Boxes
--------------

+---------------------------------------+------+
|                Ref Name               | Used |
+---------------------------------------+------+
| tx_fifo_ext                           |    2 |
| tengbe_test_c_counter_binary_v12_0_i0 |    2 |
| cpu_buffer                            |    2 |
| zcu111_zynq_ultra_ps_e_0_0            |    1 |
| zcu111_xbar_0                         |    1 |
| zcu111_proc_sys_reset_0_0             |    1 |
| zcu111_axi_protocol_convert_2_0       |    1 |
| zcu111_axi_protocol_convert_1_0       |    1 |
| zcu111_auto_ds_1                      |    1 |
| zcu111_auto_ds_0                      |    1 |
| tx_packet_fifo                        |    1 |
| tx_packet_ctrl_fifo                   |    1 |
| tengbe_test_c_counter_binary_v12_0_i4 |    1 |
| tengbe_test_c_counter_binary_v12_0_i3 |    1 |
| tengbe_test_c_counter_binary_v12_0_i2 |    1 |
| tengbe_test_c_counter_binary_v12_0_i1 |    1 |
| rx_packet_fifo_bram                   |    1 |
| rx_packet_ctrl_fifo                   |    1 |
| arp_cache                             |    1 |
+---------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


