# system info candy_avb_test_qsys on 2018.10.19.08:09:52
system_info:
name,value
DEVICE,10M08SAU169C8G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1539904143
#
#
# Files generated for candy_avb_test_qsys on 2018.10.19.08:09:52
files:
filepath,kind,attributes,module,is_top
simulation/candy_avb_test_qsys.v,VERILOG,,candy_avb_test_qsys,true
simulation/submodules/candy_avb_test_qsys_jtag_uart_0.v,VERILOG,,candy_avb_test_qsys_jtag_uart_0,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0.v,VERILOG,,candy_avb_test_qsys_nios2_gen2_0,false
simulation/submodules/candy_avb_test_qsys_onchip_memory2_0.v,VERILOG,,candy_avb_test_qsys_onchip_memory2_0,false
simulation/submodules/candy_avb_test_qsys_pio_0.v,VERILOG,,candy_avb_test_qsys_pio_0,false
simulation/submodules/candy_avb_test_qsys_sysid_qsys_0.v,VERILOG,,candy_avb_test_qsys_sysid_qsys_0,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0.v,VERILOG,,candy_avb_test_qsys_mm_interconnect_0,false
simulation/submodules/candy_avb_test_qsys_irq_mapper.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu.sdc,SDC,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu.vo,VERILOG,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_bht_ram.dat,DAT,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_bht_ram.hex,HEX,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_bht_ram.mif,MIF,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_dc_tag_ram.dat,DAT,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_dc_tag_ram.hex,HEX,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_dc_tag_ram.mif,MIF,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_ic_tag_ram.dat,DAT,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_ic_tag_ram.hex,HEX,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_ic_tag_ram.mif,MIF,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_mult_cell.v,VERILOG,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/candy_avb_test_qsys_nios2_gen2_0_cpu_test_bench.v,VERILOG,,candy_avb_test_qsys_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_router,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_router_001,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_router_002,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_rsp_demux,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
candy_avb_test_qsys.jtag_uart_0,candy_avb_test_qsys_jtag_uart_0
candy_avb_test_qsys.nios2_gen2_0,candy_avb_test_qsys_nios2_gen2_0
candy_avb_test_qsys.nios2_gen2_0.cpu,candy_avb_test_qsys_nios2_gen2_0_cpu
candy_avb_test_qsys.onchip_memory2_0,candy_avb_test_qsys_onchip_memory2_0
candy_avb_test_qsys.pio_0,candy_avb_test_qsys_pio_0
candy_avb_test_qsys.sysid_qsys_0,candy_avb_test_qsys_sysid_qsys_0
candy_avb_test_qsys.mm_interconnect_0,candy_avb_test_qsys_mm_interconnect_0
candy_avb_test_qsys.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
candy_avb_test_qsys.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
candy_avb_test_qsys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
candy_avb_test_qsys.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
candy_avb_test_qsys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
candy_avb_test_qsys.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
candy_avb_test_qsys.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
candy_avb_test_qsys.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
candy_avb_test_qsys.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
candy_avb_test_qsys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
candy_avb_test_qsys.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
candy_avb_test_qsys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
candy_avb_test_qsys.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
candy_avb_test_qsys.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
candy_avb_test_qsys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
candy_avb_test_qsys.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
candy_avb_test_qsys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
candy_avb_test_qsys.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
candy_avb_test_qsys.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
candy_avb_test_qsys.mm_interconnect_0.router,candy_avb_test_qsys_mm_interconnect_0_router
candy_avb_test_qsys.mm_interconnect_0.router_001,candy_avb_test_qsys_mm_interconnect_0_router_001
candy_avb_test_qsys.mm_interconnect_0.router_002,candy_avb_test_qsys_mm_interconnect_0_router_002
candy_avb_test_qsys.mm_interconnect_0.router_003,candy_avb_test_qsys_mm_interconnect_0_router_002
candy_avb_test_qsys.mm_interconnect_0.router_006,candy_avb_test_qsys_mm_interconnect_0_router_002
candy_avb_test_qsys.mm_interconnect_0.router_004,candy_avb_test_qsys_mm_interconnect_0_router_004
candy_avb_test_qsys.mm_interconnect_0.router_005,candy_avb_test_qsys_mm_interconnect_0_router_004
candy_avb_test_qsys.mm_interconnect_0.nios2_gen2_0_data_master_limiter,altera_merlin_traffic_limiter
candy_avb_test_qsys.mm_interconnect_0.nios2_gen2_0_instruction_master_limiter,altera_merlin_traffic_limiter
candy_avb_test_qsys.mm_interconnect_0.cmd_demux,candy_avb_test_qsys_mm_interconnect_0_cmd_demux
candy_avb_test_qsys.mm_interconnect_0.cmd_demux_001,candy_avb_test_qsys_mm_interconnect_0_cmd_demux_001
candy_avb_test_qsys.mm_interconnect_0.cmd_mux,candy_avb_test_qsys_mm_interconnect_0_cmd_mux
candy_avb_test_qsys.mm_interconnect_0.cmd_mux_001,candy_avb_test_qsys_mm_interconnect_0_cmd_mux
candy_avb_test_qsys.mm_interconnect_0.cmd_mux_004,candy_avb_test_qsys_mm_interconnect_0_cmd_mux
candy_avb_test_qsys.mm_interconnect_0.cmd_mux_002,candy_avb_test_qsys_mm_interconnect_0_cmd_mux_002
candy_avb_test_qsys.mm_interconnect_0.cmd_mux_003,candy_avb_test_qsys_mm_interconnect_0_cmd_mux_002
candy_avb_test_qsys.mm_interconnect_0.rsp_demux,candy_avb_test_qsys_mm_interconnect_0_rsp_demux
candy_avb_test_qsys.mm_interconnect_0.rsp_demux_001,candy_avb_test_qsys_mm_interconnect_0_rsp_demux
candy_avb_test_qsys.mm_interconnect_0.rsp_demux_004,candy_avb_test_qsys_mm_interconnect_0_rsp_demux
candy_avb_test_qsys.mm_interconnect_0.rsp_demux_002,candy_avb_test_qsys_mm_interconnect_0_rsp_demux_002
candy_avb_test_qsys.mm_interconnect_0.rsp_demux_003,candy_avb_test_qsys_mm_interconnect_0_rsp_demux_002
candy_avb_test_qsys.mm_interconnect_0.rsp_mux,candy_avb_test_qsys_mm_interconnect_0_rsp_mux
candy_avb_test_qsys.mm_interconnect_0.rsp_mux_001,candy_avb_test_qsys_mm_interconnect_0_rsp_mux_001
candy_avb_test_qsys.mm_interconnect_0.avalon_st_adapter,candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter
candy_avb_test_qsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
candy_avb_test_qsys.mm_interconnect_0.avalon_st_adapter_001,candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter
candy_avb_test_qsys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
candy_avb_test_qsys.mm_interconnect_0.avalon_st_adapter_002,candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter
candy_avb_test_qsys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
candy_avb_test_qsys.mm_interconnect_0.avalon_st_adapter_003,candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter
candy_avb_test_qsys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
candy_avb_test_qsys.mm_interconnect_0.avalon_st_adapter_004,candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter
candy_avb_test_qsys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
candy_avb_test_qsys.irq_mapper,candy_avb_test_qsys_irq_mapper
candy_avb_test_qsys.rst_controller,altera_reset_controller
