-- generated by newgenasym Mon Jul 17 15:33:21 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn74lvc2g00 is
    port (    
	A:         IN     STD_LOGIC_VECTOR (0 DOWNTO 0);    
	B:         IN     STD_LOGIC_VECTOR (0 DOWNTO 0);    
	\y*\:      IN     STD_LOGIC_VECTOR (0 DOWNTO 0));
end sn74lvc2g00;
