Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot detect_machine_tb_behav xil_defaultlib.detect_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module detect_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module detect_machine doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.detect_machine
Compiling module xil_defaultlib.detect_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot detect_machine_tb_behav
