-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_dout : IN STD_LOGIC_VECTOR (119 downto 0);
    img_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    img_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    img_empty_n : IN STD_LOGIC;
    img_read : OUT STD_LOGIC;
    pix_19 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_18 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_17 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_16 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_15 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_14 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_13 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_12 : IN STD_LOGIC_VECTOR (9 downto 0);
    trunc_ln658_2 : IN STD_LOGIC_VECTOR (11 downto 0);
    bytePlanes_plane0_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    bytePlanes_plane0_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes_plane0_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes_plane0_full_n : IN STD_LOGIC;
    bytePlanes_plane0_write : OUT STD_LOGIC;
    icmp_ln662 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp120_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp : IN STD_LOGIC_VECTOR (0 downto 0);
    sub117_cast : IN STD_LOGIC_VECTOR (11 downto 0);
    cmp120 : IN STD_LOGIC_VECTOR (0 downto 0);
    pix_47_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_47_out_ap_vld : OUT STD_LOGIC;
    pix_46_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_46_out_ap_vld : OUT STD_LOGIC;
    pix_45_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_45_out_ap_vld : OUT STD_LOGIC;
    pix_44_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_44_out_ap_vld : OUT STD_LOGIC;
    pix_43_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_43_out_ap_vld : OUT STD_LOGIC;
    pix_42_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_42_out_ap_vld : OUT STD_LOGIC;
    pix_41_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_41_out_ap_vld : OUT STD_LOGIC;
    pix_40_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_40_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln674_reg_1671 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln679_reg_1682 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op109_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal or_ln679_2_reg_1735 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op168_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal bytePlanes_plane0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal img_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal or_ln679_1_reg_1731 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal or_ln679_3_reg_1739 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_predicate_op196_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln674_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp118_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp118_reg_1675 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln679_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_301_fu_950_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln679_1_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln679_2_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln679_3_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_reg_1743 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op140_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal trunc_ln685_1_reg_1748 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_2_reg_1753 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_3_reg_1758 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_4_reg_1763 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_5_reg_1768 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_6_reg_1773 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_7_reg_1778 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_302_fu_1046_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln685_8_reg_1823 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_9_reg_1828 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_s_reg_1833 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_10_reg_1838 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_11_reg_1843 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_12_reg_1848 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_13_reg_1853 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_14_reg_1858 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_303_fu_1130_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_pix_107_reg_269 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_106_reg_279 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_105_reg_289 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_104_reg_299 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_103_reg_309 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_102_reg_319 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_101_reg_329 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_100_reg_339 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_163_reg_349 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_162_reg_360 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_161_reg_371 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_160_reg_382 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_159_reg_393 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_158_reg_404 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_157_reg_415 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_156_reg_426 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_207_reg_437 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_207_reg_437 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_206_reg_447 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_206_reg_447 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_205_reg_457 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_205_reg_457 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_204_reg_467 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_204_reg_467 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_203_reg_477 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_203_reg_477 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_202_reg_487 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_202_reg_487 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_201_reg_497 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_201_reg_497 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_200_reg_507 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_200_reg_507 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_263_phi_fu_520_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_263_reg_517 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_262_phi_fu_530_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_262_reg_527 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_261_phi_fu_540_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_261_reg_537 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_260_phi_fu_550_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_260_reg_547 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_259_phi_fu_560_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_259_reg_557 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_258_phi_fu_570_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_258_reg_567 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_257_phi_fu_580_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_257_reg_577 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_256_phi_fu_590_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_304_fu_1216_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_256_reg_587 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_1_fu_136 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal x_4_fu_862_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x : STD_LOGIC_VECTOR (11 downto 0);
    signal pix_40_fu_140 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_41_fu_144 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_42_fu_148 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_43_fu_152 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_44_fu_156 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_45_fu_160 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_46_fu_164 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_47_fu_168 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln674_fu_874_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub117_cast_cast_fu_744_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln685_30_fu_1291_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_29_fu_1281_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_28_fu_1271_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_27_fu_1261_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_26_fu_1251_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_25_fu_1241_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_24_fu_1231_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_23_fu_1221_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_22_fu_1204_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_21_fu_1194_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_20_fu_1184_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_19_fu_1174_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_18_fu_1164_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_17_fu_1154_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_16_fu_1144_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln685_15_fu_1134_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_857 : BOOLEAN;
    signal ap_condition_862 : BOOLEAN;
    signal ap_condition_241 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_pix_100_reg_339_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_857)) then
                if ((or_ln679_reg_1682 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_100_reg_339 <= pix_40_fu_140;
                elsif ((or_ln679_reg_1682 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_100_reg_339 <= pix_301_fu_950_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_101_reg_329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_857)) then
                if ((or_ln679_reg_1682 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_101_reg_329 <= pix_41_fu_144;
                elsif ((or_ln679_reg_1682 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_101_reg_329 <= img_dout(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_102_reg_319_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_857)) then
                if ((or_ln679_reg_1682 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_102_reg_319 <= pix_42_fu_148;
                elsif ((or_ln679_reg_1682 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_102_reg_319 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_103_reg_309_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_857)) then
                if ((or_ln679_reg_1682 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_103_reg_309 <= pix_43_fu_152;
                elsif ((or_ln679_reg_1682 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_103_reg_309 <= img_dout(49 downto 40);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_104_reg_299_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_857)) then
                if ((or_ln679_reg_1682 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_104_reg_299 <= pix_44_fu_156;
                elsif ((or_ln679_reg_1682 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_104_reg_299 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_105_reg_289_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_857)) then
                if ((or_ln679_reg_1682 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_105_reg_289 <= pix_45_fu_160;
                elsif ((or_ln679_reg_1682 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_105_reg_289 <= img_dout(79 downto 70);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_106_reg_279_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_857)) then
                if ((or_ln679_reg_1682 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_106_reg_279 <= pix_46_fu_164;
                elsif ((or_ln679_reg_1682 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_106_reg_279 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_107_reg_269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_857)) then
                if ((or_ln679_reg_1682 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_107_reg_269 <= pix_47_fu_168;
                elsif ((or_ln679_reg_1682 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_107_reg_269 <= img_dout(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_156_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_862)) then
                if ((or_ln679_1_reg_1731 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_156_reg_426 <= ap_phi_reg_pp0_iter0_pix_100_reg_339;
                elsif ((or_ln679_1_reg_1731 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_156_reg_426 <= pix_302_fu_1046_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_157_reg_415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_862)) then
                if ((or_ln679_1_reg_1731 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_157_reg_415 <= ap_phi_reg_pp0_iter0_pix_101_reg_329;
                elsif ((or_ln679_1_reg_1731 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_157_reg_415 <= img_dout(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_158_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_862)) then
                if ((or_ln679_1_reg_1731 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_158_reg_404 <= ap_phi_reg_pp0_iter0_pix_102_reg_319;
                elsif ((or_ln679_1_reg_1731 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_158_reg_404 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_159_reg_393_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_862)) then
                if ((or_ln679_1_reg_1731 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_159_reg_393 <= ap_phi_reg_pp0_iter0_pix_103_reg_309;
                elsif ((or_ln679_1_reg_1731 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_159_reg_393 <= img_dout(49 downto 40);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_160_reg_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_862)) then
                if ((or_ln679_1_reg_1731 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_160_reg_382 <= ap_phi_reg_pp0_iter0_pix_104_reg_299;
                elsif ((or_ln679_1_reg_1731 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_160_reg_382 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_161_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_862)) then
                if ((or_ln679_1_reg_1731 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_161_reg_371 <= ap_phi_reg_pp0_iter0_pix_105_reg_289;
                elsif ((or_ln679_1_reg_1731 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_161_reg_371 <= img_dout(79 downto 70);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_162_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_862)) then
                if ((or_ln679_1_reg_1731 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_162_reg_360 <= ap_phi_reg_pp0_iter0_pix_106_reg_279;
                elsif ((or_ln679_1_reg_1731 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_162_reg_360 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_163_reg_349_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_862)) then
                if ((or_ln679_1_reg_1731 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_163_reg_349 <= ap_phi_reg_pp0_iter0_pix_107_reg_269;
                elsif ((or_ln679_1_reg_1731 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_163_reg_349 <= img_dout(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_200_reg_507_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_241)) then
                if (((or_ln679_2_reg_1735 = ap_const_lv1_0) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_200_reg_507 <= ap_phi_reg_pp0_iter0_pix_156_reg_426;
                elsif (((or_ln679_2_reg_1735 = ap_const_lv1_1) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_200_reg_507 <= pix_303_fu_1130_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_200_reg_507 <= ap_phi_reg_pp0_iter0_pix_200_reg_507;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_201_reg_497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_241)) then
                if (((or_ln679_2_reg_1735 = ap_const_lv1_0) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_201_reg_497 <= ap_phi_reg_pp0_iter0_pix_157_reg_415;
                elsif (((or_ln679_2_reg_1735 = ap_const_lv1_1) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_201_reg_497 <= img_dout(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_201_reg_497 <= ap_phi_reg_pp0_iter0_pix_201_reg_497;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_202_reg_487_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_241)) then
                if (((or_ln679_2_reg_1735 = ap_const_lv1_0) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_202_reg_487 <= ap_phi_reg_pp0_iter0_pix_158_reg_404;
                elsif (((or_ln679_2_reg_1735 = ap_const_lv1_1) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_202_reg_487 <= img_dout(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_202_reg_487 <= ap_phi_reg_pp0_iter0_pix_202_reg_487;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_203_reg_477_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_241)) then
                if (((or_ln679_2_reg_1735 = ap_const_lv1_0) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_203_reg_477 <= ap_phi_reg_pp0_iter0_pix_159_reg_393;
                elsif (((or_ln679_2_reg_1735 = ap_const_lv1_1) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_203_reg_477 <= img_dout(49 downto 40);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_203_reg_477 <= ap_phi_reg_pp0_iter0_pix_203_reg_477;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_204_reg_467_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_241)) then
                if (((or_ln679_2_reg_1735 = ap_const_lv1_0) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_204_reg_467 <= ap_phi_reg_pp0_iter0_pix_160_reg_382;
                elsif (((or_ln679_2_reg_1735 = ap_const_lv1_1) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_204_reg_467 <= img_dout(69 downto 60);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_204_reg_467 <= ap_phi_reg_pp0_iter0_pix_204_reg_467;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_205_reg_457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_241)) then
                if (((or_ln679_2_reg_1735 = ap_const_lv1_0) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_205_reg_457 <= ap_phi_reg_pp0_iter0_pix_161_reg_371;
                elsif (((or_ln679_2_reg_1735 = ap_const_lv1_1) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_205_reg_457 <= img_dout(79 downto 70);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_205_reg_457 <= ap_phi_reg_pp0_iter0_pix_205_reg_457;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_206_reg_447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_241)) then
                if (((or_ln679_2_reg_1735 = ap_const_lv1_0) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_206_reg_447 <= ap_phi_reg_pp0_iter0_pix_162_reg_360;
                elsif (((or_ln679_2_reg_1735 = ap_const_lv1_1) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_206_reg_447 <= img_dout(99 downto 90);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_206_reg_447 <= ap_phi_reg_pp0_iter0_pix_206_reg_447;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_207_reg_437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_241)) then
                if (((or_ln679_2_reg_1735 = ap_const_lv1_0) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_207_reg_437 <= ap_phi_reg_pp0_iter0_pix_163_reg_349;
                elsif (((or_ln679_2_reg_1735 = ap_const_lv1_1) and (icmp_ln674_reg_1671 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_207_reg_437 <= img_dout(109 downto 100);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_207_reg_437 <= ap_phi_reg_pp0_iter0_pix_207_reg_437;
                end if;
            end if; 
        end if;
    end process;

    pix_40_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_40_fu_140 <= pix_12;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_40_fu_140 <= ap_phi_mux_pix_256_phi_fu_590_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_41_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_41_fu_144 <= pix_13;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_41_fu_144 <= ap_phi_mux_pix_257_phi_fu_580_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_42_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_42_fu_148 <= pix_14;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_42_fu_148 <= ap_phi_mux_pix_258_phi_fu_570_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_43_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_43_fu_152 <= pix_15;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_43_fu_152 <= ap_phi_mux_pix_259_phi_fu_560_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_44_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_44_fu_156 <= pix_16;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_44_fu_156 <= ap_phi_mux_pix_260_phi_fu_550_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_45_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_45_fu_160 <= pix_17;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_45_fu_160 <= ap_phi_mux_pix_261_phi_fu_540_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_46_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_46_fu_164 <= pix_18;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_46_fu_164 <= ap_phi_mux_pix_262_phi_fu_530_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_47_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_47_fu_168 <= pix_19;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_47_fu_168 <= ap_phi_mux_pix_263_phi_fu_520_p4;
                end if;
            end if; 
        end if;
    end process;

    x_1_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln674_fu_868_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_1_fu_136 <= x_4_fu_862_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_1_fu_136 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp118_reg_1675 <= cmp118_fu_878_p2;
                icmp_ln674_reg_1671 <= icmp_ln674_fu_868_p2;
                or_ln679_reg_1682 <= or_ln679_fu_884_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                or_ln679_1_reg_1731 <= or_ln679_1_fu_954_p2;
                or_ln679_2_reg_1735 <= or_ln679_2_fu_958_p2;
                or_ln679_3_reg_1739 <= or_ln679_3_fu_962_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                trunc_ln685_10_reg_1838 <= ap_phi_reg_pp0_iter0_pix_159_reg_393(9 downto 2);
                trunc_ln685_11_reg_1843 <= ap_phi_reg_pp0_iter0_pix_160_reg_382(9 downto 2);
                trunc_ln685_12_reg_1848 <= ap_phi_reg_pp0_iter0_pix_161_reg_371(9 downto 2);
                trunc_ln685_13_reg_1853 <= ap_phi_reg_pp0_iter0_pix_162_reg_360(9 downto 2);
                trunc_ln685_14_reg_1858 <= ap_phi_reg_pp0_iter0_pix_163_reg_349(9 downto 2);
                trunc_ln685_8_reg_1823 <= ap_phi_reg_pp0_iter0_pix_156_reg_426(9 downto 2);
                trunc_ln685_9_reg_1828 <= ap_phi_reg_pp0_iter0_pix_157_reg_415(9 downto 2);
                trunc_ln685_s_reg_1833 <= ap_phi_reg_pp0_iter0_pix_158_reg_404(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                trunc_ln685_1_reg_1748 <= ap_phi_reg_pp0_iter0_pix_101_reg_329(9 downto 2);
                trunc_ln685_2_reg_1753 <= ap_phi_reg_pp0_iter0_pix_102_reg_319(9 downto 2);
                trunc_ln685_3_reg_1758 <= ap_phi_reg_pp0_iter0_pix_103_reg_309(9 downto 2);
                trunc_ln685_4_reg_1763 <= ap_phi_reg_pp0_iter0_pix_104_reg_299(9 downto 2);
                trunc_ln685_5_reg_1768 <= ap_phi_reg_pp0_iter0_pix_105_reg_289(9 downto 2);
                trunc_ln685_6_reg_1773 <= ap_phi_reg_pp0_iter0_pix_106_reg_279(9 downto 2);
                trunc_ln685_7_reg_1778 <= ap_phi_reg_pp0_iter0_pix_107_reg_269(9 downto 2);
                trunc_ln7_reg_1743 <= ap_phi_reg_pp0_iter0_pix_100_reg_339(9 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage2_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state5_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state5_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state5_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_pp0_stage3_iter0)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage3_iter0));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_pp0_stage3_iter0)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage3_iter0));
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(img_empty_n, ap_predicate_op109_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((ap_predicate_op109_read_state2 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(img_empty_n, ap_predicate_op140_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op140_read_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(img_empty_n, ap_predicate_op168_read_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= ((ap_predicate_op168_read_state4 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage0_iter1_assign_proc : process(img_empty_n, bytePlanes_plane0_full_n, ap_predicate_op196_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter1 <= ((bytePlanes_plane0_full_n = ap_const_logic_0) or ((img_empty_n = ap_const_logic_0) and (ap_predicate_op196_read_state5 = ap_const_boolean_1)));
    end process;


    ap_condition_241_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_241 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_857_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln674_reg_1671, ap_block_pp0_stage1_11001)
    begin
                ap_condition_857 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln674_reg_1671 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_862_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln674_reg_1671, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_862 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln674_reg_1671 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln674_reg_1671, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln674_reg_1671 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_phi_mux_pix_256_phi_fu_590_p4_assign_proc : process(icmp_ln674_reg_1671, or_ln679_3_reg_1739, ap_phi_reg_pp0_iter1_pix_200_reg_507, pix_304_fu_1216_p1, ap_phi_reg_pp0_iter1_pix_256_reg_587)
    begin
        if ((icmp_ln674_reg_1671 = ap_const_lv1_0)) then
            if ((or_ln679_3_reg_1739 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_256_phi_fu_590_p4 <= ap_phi_reg_pp0_iter1_pix_200_reg_507;
            elsif ((or_ln679_3_reg_1739 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_256_phi_fu_590_p4 <= pix_304_fu_1216_p1;
            else 
                ap_phi_mux_pix_256_phi_fu_590_p4 <= ap_phi_reg_pp0_iter1_pix_256_reg_587;
            end if;
        else 
            ap_phi_mux_pix_256_phi_fu_590_p4 <= ap_phi_reg_pp0_iter1_pix_256_reg_587;
        end if; 
    end process;


    ap_phi_mux_pix_257_phi_fu_580_p4_assign_proc : process(img_dout, icmp_ln674_reg_1671, or_ln679_3_reg_1739, ap_phi_reg_pp0_iter1_pix_201_reg_497, ap_phi_reg_pp0_iter1_pix_257_reg_577)
    begin
        if ((icmp_ln674_reg_1671 = ap_const_lv1_0)) then
            if ((or_ln679_3_reg_1739 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_257_phi_fu_580_p4 <= ap_phi_reg_pp0_iter1_pix_201_reg_497;
            elsif ((or_ln679_3_reg_1739 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_257_phi_fu_580_p4 <= img_dout(19 downto 10);
            else 
                ap_phi_mux_pix_257_phi_fu_580_p4 <= ap_phi_reg_pp0_iter1_pix_257_reg_577;
            end if;
        else 
            ap_phi_mux_pix_257_phi_fu_580_p4 <= ap_phi_reg_pp0_iter1_pix_257_reg_577;
        end if; 
    end process;


    ap_phi_mux_pix_258_phi_fu_570_p4_assign_proc : process(img_dout, icmp_ln674_reg_1671, or_ln679_3_reg_1739, ap_phi_reg_pp0_iter1_pix_202_reg_487, ap_phi_reg_pp0_iter1_pix_258_reg_567)
    begin
        if ((icmp_ln674_reg_1671 = ap_const_lv1_0)) then
            if ((or_ln679_3_reg_1739 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_258_phi_fu_570_p4 <= ap_phi_reg_pp0_iter1_pix_202_reg_487;
            elsif ((or_ln679_3_reg_1739 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_258_phi_fu_570_p4 <= img_dout(39 downto 30);
            else 
                ap_phi_mux_pix_258_phi_fu_570_p4 <= ap_phi_reg_pp0_iter1_pix_258_reg_567;
            end if;
        else 
            ap_phi_mux_pix_258_phi_fu_570_p4 <= ap_phi_reg_pp0_iter1_pix_258_reg_567;
        end if; 
    end process;


    ap_phi_mux_pix_259_phi_fu_560_p4_assign_proc : process(img_dout, icmp_ln674_reg_1671, or_ln679_3_reg_1739, ap_phi_reg_pp0_iter1_pix_203_reg_477, ap_phi_reg_pp0_iter1_pix_259_reg_557)
    begin
        if ((icmp_ln674_reg_1671 = ap_const_lv1_0)) then
            if ((or_ln679_3_reg_1739 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_259_phi_fu_560_p4 <= ap_phi_reg_pp0_iter1_pix_203_reg_477;
            elsif ((or_ln679_3_reg_1739 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_259_phi_fu_560_p4 <= img_dout(49 downto 40);
            else 
                ap_phi_mux_pix_259_phi_fu_560_p4 <= ap_phi_reg_pp0_iter1_pix_259_reg_557;
            end if;
        else 
            ap_phi_mux_pix_259_phi_fu_560_p4 <= ap_phi_reg_pp0_iter1_pix_259_reg_557;
        end if; 
    end process;


    ap_phi_mux_pix_260_phi_fu_550_p4_assign_proc : process(img_dout, icmp_ln674_reg_1671, or_ln679_3_reg_1739, ap_phi_reg_pp0_iter1_pix_204_reg_467, ap_phi_reg_pp0_iter1_pix_260_reg_547)
    begin
        if ((icmp_ln674_reg_1671 = ap_const_lv1_0)) then
            if ((or_ln679_3_reg_1739 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_260_phi_fu_550_p4 <= ap_phi_reg_pp0_iter1_pix_204_reg_467;
            elsif ((or_ln679_3_reg_1739 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_260_phi_fu_550_p4 <= img_dout(69 downto 60);
            else 
                ap_phi_mux_pix_260_phi_fu_550_p4 <= ap_phi_reg_pp0_iter1_pix_260_reg_547;
            end if;
        else 
            ap_phi_mux_pix_260_phi_fu_550_p4 <= ap_phi_reg_pp0_iter1_pix_260_reg_547;
        end if; 
    end process;


    ap_phi_mux_pix_261_phi_fu_540_p4_assign_proc : process(img_dout, icmp_ln674_reg_1671, or_ln679_3_reg_1739, ap_phi_reg_pp0_iter1_pix_205_reg_457, ap_phi_reg_pp0_iter1_pix_261_reg_537)
    begin
        if ((icmp_ln674_reg_1671 = ap_const_lv1_0)) then
            if ((or_ln679_3_reg_1739 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_261_phi_fu_540_p4 <= ap_phi_reg_pp0_iter1_pix_205_reg_457;
            elsif ((or_ln679_3_reg_1739 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_261_phi_fu_540_p4 <= img_dout(79 downto 70);
            else 
                ap_phi_mux_pix_261_phi_fu_540_p4 <= ap_phi_reg_pp0_iter1_pix_261_reg_537;
            end if;
        else 
            ap_phi_mux_pix_261_phi_fu_540_p4 <= ap_phi_reg_pp0_iter1_pix_261_reg_537;
        end if; 
    end process;


    ap_phi_mux_pix_262_phi_fu_530_p4_assign_proc : process(img_dout, icmp_ln674_reg_1671, or_ln679_3_reg_1739, ap_phi_reg_pp0_iter1_pix_206_reg_447, ap_phi_reg_pp0_iter1_pix_262_reg_527)
    begin
        if ((icmp_ln674_reg_1671 = ap_const_lv1_0)) then
            if ((or_ln679_3_reg_1739 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_262_phi_fu_530_p4 <= ap_phi_reg_pp0_iter1_pix_206_reg_447;
            elsif ((or_ln679_3_reg_1739 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_262_phi_fu_530_p4 <= img_dout(99 downto 90);
            else 
                ap_phi_mux_pix_262_phi_fu_530_p4 <= ap_phi_reg_pp0_iter1_pix_262_reg_527;
            end if;
        else 
            ap_phi_mux_pix_262_phi_fu_530_p4 <= ap_phi_reg_pp0_iter1_pix_262_reg_527;
        end if; 
    end process;


    ap_phi_mux_pix_263_phi_fu_520_p4_assign_proc : process(img_dout, icmp_ln674_reg_1671, or_ln679_3_reg_1739, ap_phi_reg_pp0_iter1_pix_207_reg_437, ap_phi_reg_pp0_iter1_pix_263_reg_517)
    begin
        if ((icmp_ln674_reg_1671 = ap_const_lv1_0)) then
            if ((or_ln679_3_reg_1739 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_263_phi_fu_520_p4 <= ap_phi_reg_pp0_iter1_pix_207_reg_437;
            elsif ((or_ln679_3_reg_1739 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_263_phi_fu_520_p4 <= img_dout(109 downto 100);
            else 
                ap_phi_mux_pix_263_phi_fu_520_p4 <= ap_phi_reg_pp0_iter1_pix_263_reg_517;
            end if;
        else 
            ap_phi_mux_pix_263_phi_fu_520_p4 <= ap_phi_reg_pp0_iter1_pix_263_reg_517;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_pix_200_reg_507 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_201_reg_497 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_202_reg_487 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_203_reg_477 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_204_reg_467 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_205_reg_457 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_206_reg_447 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_207_reg_437 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_256_reg_587 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_257_reg_577 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_258_reg_567 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_259_reg_557 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_260_reg_547 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_261_reg_537 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_262_reg_527 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_263_reg_517 <= "XXXXXXXXXX";

    ap_predicate_op109_read_state2_assign_proc : process(icmp_ln674_reg_1671, or_ln679_reg_1682)
    begin
                ap_predicate_op109_read_state2 <= ((or_ln679_reg_1682 = ap_const_lv1_1) and (icmp_ln674_reg_1671 = ap_const_lv1_0));
    end process;


    ap_predicate_op140_read_state3_assign_proc : process(icmp_ln674_reg_1671, or_ln679_1_reg_1731)
    begin
                ap_predicate_op140_read_state3 <= ((icmp_ln674_reg_1671 = ap_const_lv1_0) and (or_ln679_1_reg_1731 = ap_const_lv1_1));
    end process;


    ap_predicate_op168_read_state4_assign_proc : process(icmp_ln674_reg_1671, or_ln679_2_reg_1735)
    begin
                ap_predicate_op168_read_state4 <= ((or_ln679_2_reg_1735 = ap_const_lv1_1) and (icmp_ln674_reg_1671 = ap_const_lv1_0));
    end process;


    ap_predicate_op196_read_state5_assign_proc : process(icmp_ln674_reg_1671, or_ln679_3_reg_1739)
    begin
                ap_predicate_op196_read_state5 <= ((icmp_ln674_reg_1671 = ap_const_lv1_0) and (or_ln679_3_reg_1739 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_1_fu_136, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_x <= x_1_fu_136;
        end if; 
    end process;


    bytePlanes_plane0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, bytePlanes_plane0_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            bytePlanes_plane0_blk_n <= bytePlanes_plane0_full_n;
        else 
            bytePlanes_plane0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bytePlanes_plane0_din <= (((((((((((((((((((((((((((((((trunc_ln685_30_fu_1291_p4 & trunc_ln685_29_fu_1281_p4) & trunc_ln685_28_fu_1271_p4) & trunc_ln685_27_fu_1261_p4) & trunc_ln685_26_fu_1251_p4) & trunc_ln685_25_fu_1241_p4) & trunc_ln685_24_fu_1231_p4) & trunc_ln685_23_fu_1221_p4) & trunc_ln685_22_fu_1204_p4) & trunc_ln685_21_fu_1194_p4) & trunc_ln685_20_fu_1184_p4) & trunc_ln685_19_fu_1174_p4) & trunc_ln685_18_fu_1164_p4) & trunc_ln685_17_fu_1154_p4) & trunc_ln685_16_fu_1144_p4) & trunc_ln685_15_fu_1134_p4) & trunc_ln685_14_reg_1858) & trunc_ln685_13_reg_1853) & trunc_ln685_12_reg_1848) & trunc_ln685_11_reg_1843) & trunc_ln685_10_reg_1838) & trunc_ln685_s_reg_1833) & trunc_ln685_9_reg_1828) & trunc_ln685_8_reg_1823) & trunc_ln685_7_reg_1778) & trunc_ln685_6_reg_1773) & trunc_ln685_5_reg_1768) & trunc_ln685_4_reg_1763) & trunc_ln685_3_reg_1758) & trunc_ln685_2_reg_1753) & trunc_ln685_1_reg_1748) & trunc_ln7_reg_1743);

    bytePlanes_plane0_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            bytePlanes_plane0_write <= ap_const_logic_1;
        else 
            bytePlanes_plane0_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp118_fu_878_p2 <= "1" when (signed(zext_ln674_fu_874_p1) < signed(sub117_cast_cast_fu_744_p1)) else "0";
    icmp_ln674_fu_868_p2 <= "1" when (ap_sig_allocacmp_x = trunc_ln658_2) else "0";

    img_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, img_empty_n, icmp_ln674_reg_1671, ap_predicate_op109_read_state2, ap_CS_fsm_pp0_stage3, ap_predicate_op168_read_state4, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, or_ln679_1_reg_1731, ap_block_pp0_stage3, or_ln679_3_reg_1739)
    begin
        if ((((ap_predicate_op168_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln674_reg_1671 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (or_ln679_1_reg_1731 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_predicate_op109_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln674_reg_1671 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln679_3_reg_1739 = ap_const_lv1_1)))) then 
            img_blk_n <= img_empty_n;
        else 
            img_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_predicate_op109_read_state2, ap_CS_fsm_pp0_stage3, ap_predicate_op168_read_state4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_predicate_op196_read_state5, ap_block_pp0_stage0_11001, ap_predicate_op140_read_state3, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_predicate_op168_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op140_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op196_read_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op109_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            img_read <= ap_const_logic_1;
        else 
            img_read <= ap_const_logic_0;
        end if; 
    end process;

    or_ln679_1_fu_954_p2 <= (icmp or cmp118_reg_1675);
    or_ln679_2_fu_958_p2 <= (cmp120_2 or cmp118_reg_1675);
    or_ln679_3_fu_962_p2 <= (icmp_ln662 or cmp118_reg_1675);
    or_ln679_fu_884_p2 <= (cmp120 or cmp118_fu_878_p2);
    pix_301_fu_950_p1 <= img_dout(10 - 1 downto 0);
    pix_302_fu_1046_p1 <= img_dout(10 - 1 downto 0);
    pix_303_fu_1130_p1 <= img_dout(10 - 1 downto 0);
    pix_304_fu_1216_p1 <= img_dout(10 - 1 downto 0);
    pix_40_out <= pix_40_fu_140;

    pix_40_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln674_reg_1671, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln674_reg_1671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_40_out_ap_vld <= ap_const_logic_1;
        else 
            pix_40_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_41_out <= pix_41_fu_144;

    pix_41_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln674_reg_1671, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln674_reg_1671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_41_out_ap_vld <= ap_const_logic_1;
        else 
            pix_41_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_42_out <= pix_42_fu_148;

    pix_42_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln674_reg_1671, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln674_reg_1671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_42_out_ap_vld <= ap_const_logic_1;
        else 
            pix_42_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_43_out <= pix_43_fu_152;

    pix_43_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln674_reg_1671, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln674_reg_1671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_43_out_ap_vld <= ap_const_logic_1;
        else 
            pix_43_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_44_out <= pix_44_fu_156;

    pix_44_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln674_reg_1671, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln674_reg_1671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_44_out_ap_vld <= ap_const_logic_1;
        else 
            pix_44_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_45_out <= pix_45_fu_160;

    pix_45_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln674_reg_1671, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln674_reg_1671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_45_out_ap_vld <= ap_const_logic_1;
        else 
            pix_45_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_46_out <= pix_46_fu_164;

    pix_46_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln674_reg_1671, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln674_reg_1671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_46_out_ap_vld <= ap_const_logic_1;
        else 
            pix_46_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_47_out <= pix_47_fu_168;

    pix_47_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln674_reg_1671, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln674_reg_1671 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_47_out_ap_vld <= ap_const_logic_1;
        else 
            pix_47_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        sub117_cast_cast_fu_744_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub117_cast),13));

    trunc_ln685_15_fu_1134_p4 <= ap_phi_reg_pp0_iter1_pix_200_reg_507(9 downto 2);
    trunc_ln685_16_fu_1144_p4 <= ap_phi_reg_pp0_iter1_pix_201_reg_497(9 downto 2);
    trunc_ln685_17_fu_1154_p4 <= ap_phi_reg_pp0_iter1_pix_202_reg_487(9 downto 2);
    trunc_ln685_18_fu_1164_p4 <= ap_phi_reg_pp0_iter1_pix_203_reg_477(9 downto 2);
    trunc_ln685_19_fu_1174_p4 <= ap_phi_reg_pp0_iter1_pix_204_reg_467(9 downto 2);
    trunc_ln685_20_fu_1184_p4 <= ap_phi_reg_pp0_iter1_pix_205_reg_457(9 downto 2);
    trunc_ln685_21_fu_1194_p4 <= ap_phi_reg_pp0_iter1_pix_206_reg_447(9 downto 2);
    trunc_ln685_22_fu_1204_p4 <= ap_phi_reg_pp0_iter1_pix_207_reg_437(9 downto 2);
    trunc_ln685_23_fu_1221_p4 <= ap_phi_mux_pix_256_phi_fu_590_p4(9 downto 2);
    trunc_ln685_24_fu_1231_p4 <= ap_phi_mux_pix_257_phi_fu_580_p4(9 downto 2);
    trunc_ln685_25_fu_1241_p4 <= ap_phi_mux_pix_258_phi_fu_570_p4(9 downto 2);
    trunc_ln685_26_fu_1251_p4 <= ap_phi_mux_pix_259_phi_fu_560_p4(9 downto 2);
    trunc_ln685_27_fu_1261_p4 <= ap_phi_mux_pix_260_phi_fu_550_p4(9 downto 2);
    trunc_ln685_28_fu_1271_p4 <= ap_phi_mux_pix_261_phi_fu_540_p4(9 downto 2);
    trunc_ln685_29_fu_1281_p4 <= ap_phi_mux_pix_262_phi_fu_530_p4(9 downto 2);
    trunc_ln685_30_fu_1291_p4 <= ap_phi_mux_pix_263_phi_fu_520_p4(9 downto 2);
    x_4_fu_862_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x) + unsigned(ap_const_lv12_1));
    zext_ln674_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x),13));
end behav;
