#[repr(C)]
#[cfg_attr(feature = "impl-register-debug", derive(Debug))]
///Register block
pub struct RegisterBlock {
    core_0_entry_1_addr: CORE_0_ENTRY_1_ADDR,
    core_0_entry_2_addr: CORE_0_ENTRY_2_ADDR,
    core_0_entry_3_addr: CORE_0_ENTRY_3_ADDR,
    core_0_entry_4_addr: CORE_0_ENTRY_4_ADDR,
    core_0_entry_5_addr: CORE_0_ENTRY_5_ADDR,
    core_0_entry_6_addr: CORE_0_ENTRY_6_ADDR,
    core_0_entry_7_addr: CORE_0_ENTRY_7_ADDR,
    core_0_entry_8_addr: CORE_0_ENTRY_8_ADDR,
    core_0_entry_9_addr: CORE_0_ENTRY_9_ADDR,
    core_0_entry_10_addr: CORE_0_ENTRY_10_ADDR,
    core_0_entry_11_addr: CORE_0_ENTRY_11_ADDR,
    core_0_entry_12_addr: CORE_0_ENTRY_12_ADDR,
    core_0_entry_13_addr: CORE_0_ENTRY_13_ADDR,
    _reserved13: [u8; 0x48],
    core_0_entry_check: CORE_0_ENTRY_CHECK,
    core_0_statustable1: CORE_0_STATUSTABLE1,
    core_0_statustable2: CORE_0_STATUSTABLE2,
    core_0_statustable3: CORE_0_STATUSTABLE3,
    core_0_statustable4: CORE_0_STATUSTABLE4,
    core_0_statustable5: CORE_0_STATUSTABLE5,
    core_0_statustable6: CORE_0_STATUSTABLE6,
    core_0_statustable7: CORE_0_STATUSTABLE7,
    core_0_statustable8: CORE_0_STATUSTABLE8,
    core_0_statustable9: CORE_0_STATUSTABLE9,
    core_0_statustable10: CORE_0_STATUSTABLE10,
    core_0_statustable11: CORE_0_STATUSTABLE11,
    core_0_statustable12: CORE_0_STATUSTABLE12,
    core_0_statustable13: CORE_0_STATUSTABLE13,
    _reserved27: [u8; 0x48],
    core_0_statustable_current: CORE_0_STATUSTABLE_CURRENT,
    core_0_message_addr: CORE_0_MESSAGE_ADDR,
    core_0_message_max: CORE_0_MESSAGE_MAX,
    core_0_message_phase: CORE_0_MESSAGE_PHASE,
    _reserved31: [u8; 0x34],
    core_0_world_trigger_addr: CORE_0_WORLD_TRIGGER_ADDR,
    core_0_world_prepare: CORE_0_WORLD_PREPARE,
    core_0_world_update: CORE_0_WORLD_UPDATE,
    core_0_world_cancel: CORE_0_WORLD_CANCEL,
    core_0_world_iram0: CORE_0_WORLD_IRAM0,
    core_0_world_dram0_pif: CORE_0_WORLD_DRAM0_PIF,
    core_0_world_phase: CORE_0_WORLD_PHASE,
    _reserved38: [u8; 0x24],
    core_0_nmi_mask_enable: CORE_0_NMI_MASK_ENABLE,
    core_0_nmi_mask_trigger_addr: CORE_0_NMI_MASK_TRIGGER_ADDR,
    core_0_nmi_mask_disable: CORE_0_NMI_MASK_DISABLE,
    core_0_nmi_mask_cancle: CORE_0_NMI_MASK_CANCLE,
    core_0_nmi_mask: CORE_0_NMI_MASK,
    core_0_nmi_mask_phase: CORE_0_NMI_MASK_PHASE,
    _reserved44: [u8; 0x0268],
    core_1_entry_1_addr: CORE_1_ENTRY_1_ADDR,
    core_1_entry_2_addr: CORE_1_ENTRY_2_ADDR,
    core_1_entry_3_addr: CORE_1_ENTRY_3_ADDR,
    core_1_entry_4_addr: CORE_1_ENTRY_4_ADDR,
    core_1_entry_5_addr: CORE_1_ENTRY_5_ADDR,
    core_1_entry_6_addr: CORE_1_ENTRY_6_ADDR,
    core_1_entry_7_addr: CORE_1_ENTRY_7_ADDR,
    core_1_entry_8_addr: CORE_1_ENTRY_8_ADDR,
    core_1_entry_9_addr: CORE_1_ENTRY_9_ADDR,
    core_1_entry_10_addr: CORE_1_ENTRY_10_ADDR,
    core_1_entry_11_addr: CORE_1_ENTRY_11_ADDR,
    core_1_entry_12_addr: CORE_1_ENTRY_12_ADDR,
    core_1_entry_13_addr: CORE_1_ENTRY_13_ADDR,
    _reserved57: [u8; 0x48],
    core_1_entry_check: CORE_1_ENTRY_CHECK,
    core_1_statustable1: CORE_1_STATUSTABLE1,
    core_1_statustable2: CORE_1_STATUSTABLE2,
    core_1_statustable3: CORE_1_STATUSTABLE3,
    core_1_statustable4: CORE_1_STATUSTABLE4,
    core_1_statustable5: CORE_1_STATUSTABLE5,
    core_1_statustable6: CORE_1_STATUSTABLE6,
    core_1_statustable7: CORE_1_STATUSTABLE7,
    core_1_statustable8: CORE_1_STATUSTABLE8,
    core_1_statustable9: CORE_1_STATUSTABLE9,
    core_1_statustable10: CORE_1_STATUSTABLE10,
    core_1_statustable11: CORE_1_STATUSTABLE11,
    core_1_statustable12: CORE_1_STATUSTABLE12,
    core_1_statustable13: CORE_1_STATUSTABLE13,
    _reserved71: [u8; 0x48],
    core_1_statustable_current: CORE_1_STATUSTABLE_CURRENT,
    core_1_message_addr: CORE_1_MESSAGE_ADDR,
    core_1_message_max: CORE_1_MESSAGE_MAX,
    core_1_message_phase: CORE_1_MESSAGE_PHASE,
    _reserved75: [u8; 0x34],
    core_1_world_trigger_addr: CORE_1_WORLD_TRIGGER_ADDR,
    core_1_world_prepare: CORE_1_WORLD_PREPARE,
    core_1_world_update: CORE_1_WORLD_UPDATE,
    core_1_world_cancel: CORE_1_WORLD_CANCEL,
    core_1_world_iram0: CORE_1_WORLD_IRAM0,
    core_1_world_dram0_pif: CORE_1_WORLD_DRAM0_PIF,
    core_1_world_phase: CORE_1_WORLD_PHASE,
    _reserved82: [u8; 0x24],
    core_1_nmi_mask_enable: CORE_1_NMI_MASK_ENABLE,
    core_1_nmi_mask_trigger_addr: CORE_1_NMI_MASK_TRIGGER_ADDR,
    core_1_nmi_mask_disable: CORE_1_NMI_MASK_DISABLE,
    core_1_nmi_mask_cancle: CORE_1_NMI_MASK_CANCLE,
    core_1_nmi_mask: CORE_1_NMI_MASK,
    core_1_nmi_mask_phase: CORE_1_NMI_MASK_PHASE,
}
impl RegisterBlock {
    ///0x00 - Core_0 Entry 1 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_1_addr(&self) -> &CORE_0_ENTRY_1_ADDR {
        &self.core_0_entry_1_addr
    }
    ///0x04 - Core_0 Entry 2 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_2_addr(&self) -> &CORE_0_ENTRY_2_ADDR {
        &self.core_0_entry_2_addr
    }
    ///0x08 - Core_0 Entry 3 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_3_addr(&self) -> &CORE_0_ENTRY_3_ADDR {
        &self.core_0_entry_3_addr
    }
    ///0x0c - Core_0 Entry 4 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_4_addr(&self) -> &CORE_0_ENTRY_4_ADDR {
        &self.core_0_entry_4_addr
    }
    ///0x10 - Core_0 Entry 5 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_5_addr(&self) -> &CORE_0_ENTRY_5_ADDR {
        &self.core_0_entry_5_addr
    }
    ///0x14 - Core_0 Entry 6 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_6_addr(&self) -> &CORE_0_ENTRY_6_ADDR {
        &self.core_0_entry_6_addr
    }
    ///0x18 - Core_0 Entry 7 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_7_addr(&self) -> &CORE_0_ENTRY_7_ADDR {
        &self.core_0_entry_7_addr
    }
    ///0x1c - Core_0 Entry 8 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_8_addr(&self) -> &CORE_0_ENTRY_8_ADDR {
        &self.core_0_entry_8_addr
    }
    ///0x20 - Core_0 Entry 9 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_9_addr(&self) -> &CORE_0_ENTRY_9_ADDR {
        &self.core_0_entry_9_addr
    }
    ///0x24 - Core_0 Entry 10 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_10_addr(&self) -> &CORE_0_ENTRY_10_ADDR {
        &self.core_0_entry_10_addr
    }
    ///0x28 - Core_0 Entry 11 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_11_addr(&self) -> &CORE_0_ENTRY_11_ADDR {
        &self.core_0_entry_11_addr
    }
    ///0x2c - Core_0 Entry 12 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_12_addr(&self) -> &CORE_0_ENTRY_12_ADDR {
        &self.core_0_entry_12_addr
    }
    ///0x30 - Core_0 Entry 13 address configuration Register
    #[inline(always)]
    pub const fn core_0_entry_13_addr(&self) -> &CORE_0_ENTRY_13_ADDR {
        &self.core_0_entry_13_addr
    }
    ///0x7c - Core_0 Entry check configuration Register
    #[inline(always)]
    pub const fn core_0_entry_check(&self) -> &CORE_0_ENTRY_CHECK {
        &self.core_0_entry_check
    }
    ///0x80 - Status register of world switch of entry 1
    #[inline(always)]
    pub const fn core_0_statustable1(&self) -> &CORE_0_STATUSTABLE1 {
        &self.core_0_statustable1
    }
    ///0x84 - Status register of world switch of entry 2
    #[inline(always)]
    pub const fn core_0_statustable2(&self) -> &CORE_0_STATUSTABLE2 {
        &self.core_0_statustable2
    }
    ///0x88 - Status register of world switch of entry 3
    #[inline(always)]
    pub const fn core_0_statustable3(&self) -> &CORE_0_STATUSTABLE3 {
        &self.core_0_statustable3
    }
    ///0x8c - Status register of world switch of entry 4
    #[inline(always)]
    pub const fn core_0_statustable4(&self) -> &CORE_0_STATUSTABLE4 {
        &self.core_0_statustable4
    }
    ///0x90 - Status register of world switch of entry 5
    #[inline(always)]
    pub const fn core_0_statustable5(&self) -> &CORE_0_STATUSTABLE5 {
        &self.core_0_statustable5
    }
    ///0x94 - Status register of world switch of entry 6
    #[inline(always)]
    pub const fn core_0_statustable6(&self) -> &CORE_0_STATUSTABLE6 {
        &self.core_0_statustable6
    }
    ///0x98 - Status register of world switch of entry 7
    #[inline(always)]
    pub const fn core_0_statustable7(&self) -> &CORE_0_STATUSTABLE7 {
        &self.core_0_statustable7
    }
    ///0x9c - Status register of world switch of entry 8
    #[inline(always)]
    pub const fn core_0_statustable8(&self) -> &CORE_0_STATUSTABLE8 {
        &self.core_0_statustable8
    }
    ///0xa0 - Status register of world switch of entry 9
    #[inline(always)]
    pub const fn core_0_statustable9(&self) -> &CORE_0_STATUSTABLE9 {
        &self.core_0_statustable9
    }
    ///0xa4 - Status register of world switch of entry 10
    #[inline(always)]
    pub const fn core_0_statustable10(&self) -> &CORE_0_STATUSTABLE10 {
        &self.core_0_statustable10
    }
    ///0xa8 - Status register of world switch of entry 11
    #[inline(always)]
    pub const fn core_0_statustable11(&self) -> &CORE_0_STATUSTABLE11 {
        &self.core_0_statustable11
    }
    ///0xac - Status register of world switch of entry 12
    #[inline(always)]
    pub const fn core_0_statustable12(&self) -> &CORE_0_STATUSTABLE12 {
        &self.core_0_statustable12
    }
    ///0xb0 - Status register of world switch of entry 13
    #[inline(always)]
    pub const fn core_0_statustable13(&self) -> &CORE_0_STATUSTABLE13 {
        &self.core_0_statustable13
    }
    ///0xfc - Status register of statustable current
    #[inline(always)]
    pub const fn core_0_statustable_current(&self) -> &CORE_0_STATUSTABLE_CURRENT {
        &self.core_0_statustable_current
    }
    ///0x100 - Clear writer_buffer write address configuration register
    #[inline(always)]
    pub const fn core_0_message_addr(&self) -> &CORE_0_MESSAGE_ADDR {
        &self.core_0_message_addr
    }
    ///0x104 - Clear writer_buffer write number configuration register
    #[inline(always)]
    pub const fn core_0_message_max(&self) -> &CORE_0_MESSAGE_MAX {
        &self.core_0_message_max
    }
    ///0x108 - Clear writer_buffer status register
    #[inline(always)]
    pub const fn core_0_message_phase(&self) -> &CORE_0_MESSAGE_PHASE {
        &self.core_0_message_phase
    }
    ///0x140 - Core_0 trigger address configuration Register
    #[inline(always)]
    pub const fn core_0_world_trigger_addr(&self) -> &CORE_0_WORLD_TRIGGER_ADDR {
        &self.core_0_world_trigger_addr
    }
    ///0x144 - Core_0 prepare world configuration Register
    #[inline(always)]
    pub const fn core_0_world_prepare(&self) -> &CORE_0_WORLD_PREPARE {
        &self.core_0_world_prepare
    }
    ///0x148 - Core_0 configuration update register
    #[inline(always)]
    pub const fn core_0_world_update(&self) -> &CORE_0_WORLD_UPDATE {
        &self.core_0_world_update
    }
    ///0x14c - Core_0 configuration cancel register
    #[inline(always)]
    pub const fn core_0_world_cancel(&self) -> &CORE_0_WORLD_CANCEL {
        &self.core_0_world_cancel
    }
    ///0x150 - Core_0 Iram0 world register
    #[inline(always)]
    pub const fn core_0_world_iram0(&self) -> &CORE_0_WORLD_IRAM0 {
        &self.core_0_world_iram0
    }
    ///0x154 - Core_0 dram0 and PIF world register
    #[inline(always)]
    pub const fn core_0_world_dram0_pif(&self) -> &CORE_0_WORLD_DRAM0_PIF {
        &self.core_0_world_dram0_pif
    }
    ///0x158 - Core_0 world status register
    #[inline(always)]
    pub const fn core_0_world_phase(&self) -> &CORE_0_WORLD_PHASE {
        &self.core_0_world_phase
    }
    ///0x180 - Core_0 NMI mask enable register
    #[inline(always)]
    pub const fn core_0_nmi_mask_enable(&self) -> &CORE_0_NMI_MASK_ENABLE {
        &self.core_0_nmi_mask_enable
    }
    ///0x184 - Core_0 NMI mask trigger address register
    #[inline(always)]
    pub const fn core_0_nmi_mask_trigger_addr(&self) -> &CORE_0_NMI_MASK_TRIGGER_ADDR {
        &self.core_0_nmi_mask_trigger_addr
    }
    ///0x188 - Core_0 NMI mask disable register
    #[inline(always)]
    pub const fn core_0_nmi_mask_disable(&self) -> &CORE_0_NMI_MASK_DISABLE {
        &self.core_0_nmi_mask_disable
    }
    ///0x18c - Core_0 NMI mask disable register
    #[inline(always)]
    pub const fn core_0_nmi_mask_cancle(&self) -> &CORE_0_NMI_MASK_CANCLE {
        &self.core_0_nmi_mask_cancle
    }
    ///0x190 - Core_0 NMI mask register
    #[inline(always)]
    pub const fn core_0_nmi_mask(&self) -> &CORE_0_NMI_MASK {
        &self.core_0_nmi_mask
    }
    ///0x194 - Core_0 NMI mask phase register
    #[inline(always)]
    pub const fn core_0_nmi_mask_phase(&self) -> &CORE_0_NMI_MASK_PHASE {
        &self.core_0_nmi_mask_phase
    }
    ///0x400 - Core_1 Entry 1 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_1_addr(&self) -> &CORE_1_ENTRY_1_ADDR {
        &self.core_1_entry_1_addr
    }
    ///0x404 - Core_1 Entry 2 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_2_addr(&self) -> &CORE_1_ENTRY_2_ADDR {
        &self.core_1_entry_2_addr
    }
    ///0x408 - Core_1 Entry 3 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_3_addr(&self) -> &CORE_1_ENTRY_3_ADDR {
        &self.core_1_entry_3_addr
    }
    ///0x40c - Core_1 Entry 4 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_4_addr(&self) -> &CORE_1_ENTRY_4_ADDR {
        &self.core_1_entry_4_addr
    }
    ///0x410 - Core_1 Entry 5 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_5_addr(&self) -> &CORE_1_ENTRY_5_ADDR {
        &self.core_1_entry_5_addr
    }
    ///0x414 - Core_1 Entry 6 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_6_addr(&self) -> &CORE_1_ENTRY_6_ADDR {
        &self.core_1_entry_6_addr
    }
    ///0x418 - Core_1 Entry 7 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_7_addr(&self) -> &CORE_1_ENTRY_7_ADDR {
        &self.core_1_entry_7_addr
    }
    ///0x41c - Core_1 Entry 8 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_8_addr(&self) -> &CORE_1_ENTRY_8_ADDR {
        &self.core_1_entry_8_addr
    }
    ///0x420 - Core_1 Entry 9 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_9_addr(&self) -> &CORE_1_ENTRY_9_ADDR {
        &self.core_1_entry_9_addr
    }
    ///0x424 - Core_1 Entry 10 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_10_addr(&self) -> &CORE_1_ENTRY_10_ADDR {
        &self.core_1_entry_10_addr
    }
    ///0x428 - Core_1 Entry 11 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_11_addr(&self) -> &CORE_1_ENTRY_11_ADDR {
        &self.core_1_entry_11_addr
    }
    ///0x42c - Core_1 Entry 12 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_12_addr(&self) -> &CORE_1_ENTRY_12_ADDR {
        &self.core_1_entry_12_addr
    }
    ///0x430 - Core_1 Entry 13 address configuration Register
    #[inline(always)]
    pub const fn core_1_entry_13_addr(&self) -> &CORE_1_ENTRY_13_ADDR {
        &self.core_1_entry_13_addr
    }
    ///0x47c - Core_1 Entry check configuration Register
    #[inline(always)]
    pub const fn core_1_entry_check(&self) -> &CORE_1_ENTRY_CHECK {
        &self.core_1_entry_check
    }
    ///0x480 - Status register of world switch of entry 1
    #[inline(always)]
    pub const fn core_1_statustable1(&self) -> &CORE_1_STATUSTABLE1 {
        &self.core_1_statustable1
    }
    ///0x484 - Status register of world switch of entry 2
    #[inline(always)]
    pub const fn core_1_statustable2(&self) -> &CORE_1_STATUSTABLE2 {
        &self.core_1_statustable2
    }
    ///0x488 - Status register of world switch of entry 3
    #[inline(always)]
    pub const fn core_1_statustable3(&self) -> &CORE_1_STATUSTABLE3 {
        &self.core_1_statustable3
    }
    ///0x48c - Status register of world switch of entry 4
    #[inline(always)]
    pub const fn core_1_statustable4(&self) -> &CORE_1_STATUSTABLE4 {
        &self.core_1_statustable4
    }
    ///0x490 - Status register of world switch of entry 5
    #[inline(always)]
    pub const fn core_1_statustable5(&self) -> &CORE_1_STATUSTABLE5 {
        &self.core_1_statustable5
    }
    ///0x494 - Status register of world switch of entry 6
    #[inline(always)]
    pub const fn core_1_statustable6(&self) -> &CORE_1_STATUSTABLE6 {
        &self.core_1_statustable6
    }
    ///0x498 - Status register of world switch of entry 7
    #[inline(always)]
    pub const fn core_1_statustable7(&self) -> &CORE_1_STATUSTABLE7 {
        &self.core_1_statustable7
    }
    ///0x49c - Status register of world switch of entry 8
    #[inline(always)]
    pub const fn core_1_statustable8(&self) -> &CORE_1_STATUSTABLE8 {
        &self.core_1_statustable8
    }
    ///0x4a0 - Status register of world switch of entry 9
    #[inline(always)]
    pub const fn core_1_statustable9(&self) -> &CORE_1_STATUSTABLE9 {
        &self.core_1_statustable9
    }
    ///0x4a4 - Status register of world switch of entry 10
    #[inline(always)]
    pub const fn core_1_statustable10(&self) -> &CORE_1_STATUSTABLE10 {
        &self.core_1_statustable10
    }
    ///0x4a8 - Status register of world switch of entry 11
    #[inline(always)]
    pub const fn core_1_statustable11(&self) -> &CORE_1_STATUSTABLE11 {
        &self.core_1_statustable11
    }
    ///0x4ac - Status register of world switch of entry 12
    #[inline(always)]
    pub const fn core_1_statustable12(&self) -> &CORE_1_STATUSTABLE12 {
        &self.core_1_statustable12
    }
    ///0x4b0 - Status register of world switch of entry 13
    #[inline(always)]
    pub const fn core_1_statustable13(&self) -> &CORE_1_STATUSTABLE13 {
        &self.core_1_statustable13
    }
    ///0x4fc - Status register of statustable current
    #[inline(always)]
    pub const fn core_1_statustable_current(&self) -> &CORE_1_STATUSTABLE_CURRENT {
        &self.core_1_statustable_current
    }
    ///0x500 - Clear writer_buffer write address configuration register
    #[inline(always)]
    pub const fn core_1_message_addr(&self) -> &CORE_1_MESSAGE_ADDR {
        &self.core_1_message_addr
    }
    ///0x504 - Clear writer_buffer write number configuration register
    #[inline(always)]
    pub const fn core_1_message_max(&self) -> &CORE_1_MESSAGE_MAX {
        &self.core_1_message_max
    }
    ///0x508 - Clear writer_buffer status register
    #[inline(always)]
    pub const fn core_1_message_phase(&self) -> &CORE_1_MESSAGE_PHASE {
        &self.core_1_message_phase
    }
    ///0x540 - Core_1 trigger address configuration Register
    #[inline(always)]
    pub const fn core_1_world_trigger_addr(&self) -> &CORE_1_WORLD_TRIGGER_ADDR {
        &self.core_1_world_trigger_addr
    }
    ///0x544 - Core_1 prepare world configuration Register
    #[inline(always)]
    pub const fn core_1_world_prepare(&self) -> &CORE_1_WORLD_PREPARE {
        &self.core_1_world_prepare
    }
    ///0x548 - Core_1 configuration update register
    #[inline(always)]
    pub const fn core_1_world_update(&self) -> &CORE_1_WORLD_UPDATE {
        &self.core_1_world_update
    }
    ///0x54c - Core_1 configuration cancel register
    #[inline(always)]
    pub const fn core_1_world_cancel(&self) -> &CORE_1_WORLD_CANCEL {
        &self.core_1_world_cancel
    }
    ///0x550 - Core_1 Iram0 world register
    #[inline(always)]
    pub const fn core_1_world_iram0(&self) -> &CORE_1_WORLD_IRAM0 {
        &self.core_1_world_iram0
    }
    ///0x554 - Core_1 dram0 and PIF world register
    #[inline(always)]
    pub const fn core_1_world_dram0_pif(&self) -> &CORE_1_WORLD_DRAM0_PIF {
        &self.core_1_world_dram0_pif
    }
    ///0x558 - Core_0 world status register
    #[inline(always)]
    pub const fn core_1_world_phase(&self) -> &CORE_1_WORLD_PHASE {
        &self.core_1_world_phase
    }
    ///0x580 - Core_1 NMI mask enable register
    #[inline(always)]
    pub const fn core_1_nmi_mask_enable(&self) -> &CORE_1_NMI_MASK_ENABLE {
        &self.core_1_nmi_mask_enable
    }
    ///0x584 - Core_1 NMI mask trigger addr register
    #[inline(always)]
    pub const fn core_1_nmi_mask_trigger_addr(&self) -> &CORE_1_NMI_MASK_TRIGGER_ADDR {
        &self.core_1_nmi_mask_trigger_addr
    }
    ///0x588 - Core_1 NMI mask disable register
    #[inline(always)]
    pub const fn core_1_nmi_mask_disable(&self) -> &CORE_1_NMI_MASK_DISABLE {
        &self.core_1_nmi_mask_disable
    }
    ///0x58c - Core_1 NMI mask disable register
    #[inline(always)]
    pub const fn core_1_nmi_mask_cancle(&self) -> &CORE_1_NMI_MASK_CANCLE {
        &self.core_1_nmi_mask_cancle
    }
    ///0x590 - Core_1 NMI mask register
    #[inline(always)]
    pub const fn core_1_nmi_mask(&self) -> &CORE_1_NMI_MASK {
        &self.core_1_nmi_mask
    }
    ///0x594 - Core_1 NMI mask phase register
    #[inline(always)]
    pub const fn core_1_nmi_mask_phase(&self) -> &CORE_1_NMI_MASK_PHASE {
        &self.core_1_nmi_mask_phase
    }
}
/**Core_0_ENTRY_1_ADDR (rw) register accessor: Core_0 Entry 1 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_1_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_1_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_1_addr`] module*/
#[doc(alias = "Core_0_ENTRY_1_ADDR")]
pub type CORE_0_ENTRY_1_ADDR = crate::Reg<core_0_entry_1_addr::CORE_0_ENTRY_1_ADDR_SPEC>;
///Core_0 Entry 1 address configuration Register
pub mod core_0_entry_1_addr;
/**Core_0_ENTRY_2_ADDR (rw) register accessor: Core_0 Entry 2 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_2_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_2_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_2_addr`] module*/
#[doc(alias = "Core_0_ENTRY_2_ADDR")]
pub type CORE_0_ENTRY_2_ADDR = crate::Reg<core_0_entry_2_addr::CORE_0_ENTRY_2_ADDR_SPEC>;
///Core_0 Entry 2 address configuration Register
pub mod core_0_entry_2_addr;
/**Core_0_ENTRY_3_ADDR (rw) register accessor: Core_0 Entry 3 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_3_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_3_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_3_addr`] module*/
#[doc(alias = "Core_0_ENTRY_3_ADDR")]
pub type CORE_0_ENTRY_3_ADDR = crate::Reg<core_0_entry_3_addr::CORE_0_ENTRY_3_ADDR_SPEC>;
///Core_0 Entry 3 address configuration Register
pub mod core_0_entry_3_addr;
/**Core_0_ENTRY_4_ADDR (rw) register accessor: Core_0 Entry 4 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_4_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_4_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_4_addr`] module*/
#[doc(alias = "Core_0_ENTRY_4_ADDR")]
pub type CORE_0_ENTRY_4_ADDR = crate::Reg<core_0_entry_4_addr::CORE_0_ENTRY_4_ADDR_SPEC>;
///Core_0 Entry 4 address configuration Register
pub mod core_0_entry_4_addr;
/**Core_0_ENTRY_5_ADDR (rw) register accessor: Core_0 Entry 5 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_5_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_5_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_5_addr`] module*/
#[doc(alias = "Core_0_ENTRY_5_ADDR")]
pub type CORE_0_ENTRY_5_ADDR = crate::Reg<core_0_entry_5_addr::CORE_0_ENTRY_5_ADDR_SPEC>;
///Core_0 Entry 5 address configuration Register
pub mod core_0_entry_5_addr;
/**Core_0_ENTRY_6_ADDR (rw) register accessor: Core_0 Entry 6 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_6_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_6_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_6_addr`] module*/
#[doc(alias = "Core_0_ENTRY_6_ADDR")]
pub type CORE_0_ENTRY_6_ADDR = crate::Reg<core_0_entry_6_addr::CORE_0_ENTRY_6_ADDR_SPEC>;
///Core_0 Entry 6 address configuration Register
pub mod core_0_entry_6_addr;
/**Core_0_ENTRY_7_ADDR (rw) register accessor: Core_0 Entry 7 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_7_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_7_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_7_addr`] module*/
#[doc(alias = "Core_0_ENTRY_7_ADDR")]
pub type CORE_0_ENTRY_7_ADDR = crate::Reg<core_0_entry_7_addr::CORE_0_ENTRY_7_ADDR_SPEC>;
///Core_0 Entry 7 address configuration Register
pub mod core_0_entry_7_addr;
/**Core_0_ENTRY_8_ADDR (rw) register accessor: Core_0 Entry 8 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_8_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_8_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_8_addr`] module*/
#[doc(alias = "Core_0_ENTRY_8_ADDR")]
pub type CORE_0_ENTRY_8_ADDR = crate::Reg<core_0_entry_8_addr::CORE_0_ENTRY_8_ADDR_SPEC>;
///Core_0 Entry 8 address configuration Register
pub mod core_0_entry_8_addr;
/**Core_0_ENTRY_9_ADDR (rw) register accessor: Core_0 Entry 9 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_9_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_9_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_9_addr`] module*/
#[doc(alias = "Core_0_ENTRY_9_ADDR")]
pub type CORE_0_ENTRY_9_ADDR = crate::Reg<core_0_entry_9_addr::CORE_0_ENTRY_9_ADDR_SPEC>;
///Core_0 Entry 9 address configuration Register
pub mod core_0_entry_9_addr;
/**Core_0_ENTRY_10_ADDR (rw) register accessor: Core_0 Entry 10 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_10_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_10_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_10_addr`] module*/
#[doc(alias = "Core_0_ENTRY_10_ADDR")]
pub type CORE_0_ENTRY_10_ADDR = crate::Reg<
    core_0_entry_10_addr::CORE_0_ENTRY_10_ADDR_SPEC,
>;
///Core_0 Entry 10 address configuration Register
pub mod core_0_entry_10_addr;
/**Core_0_ENTRY_11_ADDR (rw) register accessor: Core_0 Entry 11 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_11_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_11_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_11_addr`] module*/
#[doc(alias = "Core_0_ENTRY_11_ADDR")]
pub type CORE_0_ENTRY_11_ADDR = crate::Reg<
    core_0_entry_11_addr::CORE_0_ENTRY_11_ADDR_SPEC,
>;
///Core_0 Entry 11 address configuration Register
pub mod core_0_entry_11_addr;
/**Core_0_ENTRY_12_ADDR (rw) register accessor: Core_0 Entry 12 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_12_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_12_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_12_addr`] module*/
#[doc(alias = "Core_0_ENTRY_12_ADDR")]
pub type CORE_0_ENTRY_12_ADDR = crate::Reg<
    core_0_entry_12_addr::CORE_0_ENTRY_12_ADDR_SPEC,
>;
///Core_0 Entry 12 address configuration Register
pub mod core_0_entry_12_addr;
/**Core_0_ENTRY_13_ADDR (rw) register accessor: Core_0 Entry 13 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_13_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_13_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_13_addr`] module*/
#[doc(alias = "Core_0_ENTRY_13_ADDR")]
pub type CORE_0_ENTRY_13_ADDR = crate::Reg<
    core_0_entry_13_addr::CORE_0_ENTRY_13_ADDR_SPEC,
>;
///Core_0 Entry 13 address configuration Register
pub mod core_0_entry_13_addr;
/**Core_0_ENTRY_CHECK (rw) register accessor: Core_0 Entry check configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_entry_check::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_entry_check::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_entry_check`] module*/
#[doc(alias = "Core_0_ENTRY_CHECK")]
pub type CORE_0_ENTRY_CHECK = crate::Reg<core_0_entry_check::CORE_0_ENTRY_CHECK_SPEC>;
///Core_0 Entry check configuration Register
pub mod core_0_entry_check;
/**Core_0_STATUSTABLE1 (rw) register accessor: Status register of world switch of entry 1

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable1`] module*/
#[doc(alias = "Core_0_STATUSTABLE1")]
pub type CORE_0_STATUSTABLE1 = crate::Reg<core_0_statustable1::CORE_0_STATUSTABLE1_SPEC>;
///Status register of world switch of entry 1
pub mod core_0_statustable1;
/**Core_0_STATUSTABLE2 (rw) register accessor: Status register of world switch of entry 2

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable2`] module*/
#[doc(alias = "Core_0_STATUSTABLE2")]
pub type CORE_0_STATUSTABLE2 = crate::Reg<core_0_statustable2::CORE_0_STATUSTABLE2_SPEC>;
///Status register of world switch of entry 2
pub mod core_0_statustable2;
/**Core_0_STATUSTABLE3 (rw) register accessor: Status register of world switch of entry 3

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable3`] module*/
#[doc(alias = "Core_0_STATUSTABLE3")]
pub type CORE_0_STATUSTABLE3 = crate::Reg<core_0_statustable3::CORE_0_STATUSTABLE3_SPEC>;
///Status register of world switch of entry 3
pub mod core_0_statustable3;
/**Core_0_STATUSTABLE4 (rw) register accessor: Status register of world switch of entry 4

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable4::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable4::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable4`] module*/
#[doc(alias = "Core_0_STATUSTABLE4")]
pub type CORE_0_STATUSTABLE4 = crate::Reg<core_0_statustable4::CORE_0_STATUSTABLE4_SPEC>;
///Status register of world switch of entry 4
pub mod core_0_statustable4;
/**Core_0_STATUSTABLE5 (rw) register accessor: Status register of world switch of entry 5

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable5::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable5::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable5`] module*/
#[doc(alias = "Core_0_STATUSTABLE5")]
pub type CORE_0_STATUSTABLE5 = crate::Reg<core_0_statustable5::CORE_0_STATUSTABLE5_SPEC>;
///Status register of world switch of entry 5
pub mod core_0_statustable5;
/**Core_0_STATUSTABLE6 (rw) register accessor: Status register of world switch of entry 6

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable6::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable6::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable6`] module*/
#[doc(alias = "Core_0_STATUSTABLE6")]
pub type CORE_0_STATUSTABLE6 = crate::Reg<core_0_statustable6::CORE_0_STATUSTABLE6_SPEC>;
///Status register of world switch of entry 6
pub mod core_0_statustable6;
/**Core_0_STATUSTABLE7 (rw) register accessor: Status register of world switch of entry 7

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable7::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable7::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable7`] module*/
#[doc(alias = "Core_0_STATUSTABLE7")]
pub type CORE_0_STATUSTABLE7 = crate::Reg<core_0_statustable7::CORE_0_STATUSTABLE7_SPEC>;
///Status register of world switch of entry 7
pub mod core_0_statustable7;
/**Core_0_STATUSTABLE8 (rw) register accessor: Status register of world switch of entry 8

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable8::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable8::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable8`] module*/
#[doc(alias = "Core_0_STATUSTABLE8")]
pub type CORE_0_STATUSTABLE8 = crate::Reg<core_0_statustable8::CORE_0_STATUSTABLE8_SPEC>;
///Status register of world switch of entry 8
pub mod core_0_statustable8;
/**Core_0_STATUSTABLE9 (rw) register accessor: Status register of world switch of entry 9

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable9::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable9::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable9`] module*/
#[doc(alias = "Core_0_STATUSTABLE9")]
pub type CORE_0_STATUSTABLE9 = crate::Reg<core_0_statustable9::CORE_0_STATUSTABLE9_SPEC>;
///Status register of world switch of entry 9
pub mod core_0_statustable9;
/**Core_0_STATUSTABLE10 (rw) register accessor: Status register of world switch of entry 10

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable10::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable10::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable10`] module*/
#[doc(alias = "Core_0_STATUSTABLE10")]
pub type CORE_0_STATUSTABLE10 = crate::Reg<
    core_0_statustable10::CORE_0_STATUSTABLE10_SPEC,
>;
///Status register of world switch of entry 10
pub mod core_0_statustable10;
/**Core_0_STATUSTABLE11 (rw) register accessor: Status register of world switch of entry 11

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable11::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable11::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable11`] module*/
#[doc(alias = "Core_0_STATUSTABLE11")]
pub type CORE_0_STATUSTABLE11 = crate::Reg<
    core_0_statustable11::CORE_0_STATUSTABLE11_SPEC,
>;
///Status register of world switch of entry 11
pub mod core_0_statustable11;
/**Core_0_STATUSTABLE12 (rw) register accessor: Status register of world switch of entry 12

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable12::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable12::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable12`] module*/
#[doc(alias = "Core_0_STATUSTABLE12")]
pub type CORE_0_STATUSTABLE12 = crate::Reg<
    core_0_statustable12::CORE_0_STATUSTABLE12_SPEC,
>;
///Status register of world switch of entry 12
pub mod core_0_statustable12;
/**Core_0_STATUSTABLE13 (rw) register accessor: Status register of world switch of entry 13

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable13::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable13::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable13`] module*/
#[doc(alias = "Core_0_STATUSTABLE13")]
pub type CORE_0_STATUSTABLE13 = crate::Reg<
    core_0_statustable13::CORE_0_STATUSTABLE13_SPEC,
>;
///Status register of world switch of entry 13
pub mod core_0_statustable13;
/**Core_0_STATUSTABLE_CURRENT (rw) register accessor: Status register of statustable current

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_statustable_current::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_statustable_current::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_statustable_current`] module*/
#[doc(alias = "Core_0_STATUSTABLE_CURRENT")]
pub type CORE_0_STATUSTABLE_CURRENT = crate::Reg<
    core_0_statustable_current::CORE_0_STATUSTABLE_CURRENT_SPEC,
>;
///Status register of statustable current
pub mod core_0_statustable_current;
/**Core_0_MESSAGE_ADDR (rw) register accessor: Clear writer_buffer write address configuration register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_message_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_message_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_message_addr`] module*/
#[doc(alias = "Core_0_MESSAGE_ADDR")]
pub type CORE_0_MESSAGE_ADDR = crate::Reg<core_0_message_addr::CORE_0_MESSAGE_ADDR_SPEC>;
///Clear writer_buffer write address configuration register
pub mod core_0_message_addr;
/**Core_0_MESSAGE_MAX (rw) register accessor: Clear writer_buffer write number configuration register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_message_max::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_message_max::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_message_max`] module*/
#[doc(alias = "Core_0_MESSAGE_MAX")]
pub type CORE_0_MESSAGE_MAX = crate::Reg<core_0_message_max::CORE_0_MESSAGE_MAX_SPEC>;
///Clear writer_buffer write number configuration register
pub mod core_0_message_max;
/**Core_0_MESSAGE_PHASE (r) register accessor: Clear writer_buffer status register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_message_phase::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_message_phase`] module*/
#[doc(alias = "Core_0_MESSAGE_PHASE")]
pub type CORE_0_MESSAGE_PHASE = crate::Reg<
    core_0_message_phase::CORE_0_MESSAGE_PHASE_SPEC,
>;
///Clear writer_buffer status register
pub mod core_0_message_phase;
/**Core_0_World_TRIGGER_ADDR (rw) register accessor: Core_0 trigger address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_world_trigger_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_world_trigger_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_world_trigger_addr`] module*/
#[doc(alias = "Core_0_World_TRIGGER_ADDR")]
pub type CORE_0_WORLD_TRIGGER_ADDR = crate::Reg<
    core_0_world_trigger_addr::CORE_0_WORLD_TRIGGER_ADDR_SPEC,
>;
///Core_0 trigger address configuration Register
pub mod core_0_world_trigger_addr;
/**Core_0_World_PREPARE (rw) register accessor: Core_0 prepare world configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_world_prepare::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_world_prepare::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_world_prepare`] module*/
#[doc(alias = "Core_0_World_PREPARE")]
pub type CORE_0_WORLD_PREPARE = crate::Reg<
    core_0_world_prepare::CORE_0_WORLD_PREPARE_SPEC,
>;
///Core_0 prepare world configuration Register
pub mod core_0_world_prepare;
/**Core_0_World_UPDATE (w) register accessor: Core_0 configuration update register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_world_update::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_world_update`] module*/
#[doc(alias = "Core_0_World_UPDATE")]
pub type CORE_0_WORLD_UPDATE = crate::Reg<core_0_world_update::CORE_0_WORLD_UPDATE_SPEC>;
///Core_0 configuration update register
pub mod core_0_world_update;
/**Core_0_World_Cancel (w) register accessor: Core_0 configuration cancel register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_world_cancel::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_world_cancel`] module*/
#[doc(alias = "Core_0_World_Cancel")]
pub type CORE_0_WORLD_CANCEL = crate::Reg<core_0_world_cancel::CORE_0_WORLD_CANCEL_SPEC>;
///Core_0 configuration cancel register
pub mod core_0_world_cancel;
/**Core_0_World_IRam0 (rw) register accessor: Core_0 Iram0 world register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_world_iram0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_world_iram0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_world_iram0`] module*/
#[doc(alias = "Core_0_World_IRam0")]
pub type CORE_0_WORLD_IRAM0 = crate::Reg<core_0_world_iram0::CORE_0_WORLD_IRAM0_SPEC>;
///Core_0 Iram0 world register
pub mod core_0_world_iram0;
/**Core_0_World_DRam0_PIF (rw) register accessor: Core_0 dram0 and PIF world register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_world_dram0_pif::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_world_dram0_pif::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_world_dram0_pif`] module*/
#[doc(alias = "Core_0_World_DRam0_PIF")]
pub type CORE_0_WORLD_DRAM0_PIF = crate::Reg<
    core_0_world_dram0_pif::CORE_0_WORLD_DRAM0_PIF_SPEC,
>;
///Core_0 dram0 and PIF world register
pub mod core_0_world_dram0_pif;
/**Core_0_World_Phase (r) register accessor: Core_0 world status register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_world_phase::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_world_phase`] module*/
#[doc(alias = "Core_0_World_Phase")]
pub type CORE_0_WORLD_PHASE = crate::Reg<core_0_world_phase::CORE_0_WORLD_PHASE_SPEC>;
///Core_0 world status register
pub mod core_0_world_phase;
/**Core_0_NMI_MASK_ENABLE (w) register accessor: Core_0 NMI mask enable register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_nmi_mask_enable::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_nmi_mask_enable`] module*/
#[doc(alias = "Core_0_NMI_MASK_ENABLE")]
pub type CORE_0_NMI_MASK_ENABLE = crate::Reg<
    core_0_nmi_mask_enable::CORE_0_NMI_MASK_ENABLE_SPEC,
>;
///Core_0 NMI mask enable register
pub mod core_0_nmi_mask_enable;
/**Core_0_NMI_MASK_TRIGGER_ADDR (rw) register accessor: Core_0 NMI mask trigger address register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_nmi_mask_trigger_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_nmi_mask_trigger_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_nmi_mask_trigger_addr`] module*/
#[doc(alias = "Core_0_NMI_MASK_TRIGGER_ADDR")]
pub type CORE_0_NMI_MASK_TRIGGER_ADDR = crate::Reg<
    core_0_nmi_mask_trigger_addr::CORE_0_NMI_MASK_TRIGGER_ADDR_SPEC,
>;
///Core_0 NMI mask trigger address register
pub mod core_0_nmi_mask_trigger_addr;
/**Core_0_NMI_MASK_DISABLE (w) register accessor: Core_0 NMI mask disable register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_nmi_mask_disable::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_nmi_mask_disable`] module*/
#[doc(alias = "Core_0_NMI_MASK_DISABLE")]
pub type CORE_0_NMI_MASK_DISABLE = crate::Reg<
    core_0_nmi_mask_disable::CORE_0_NMI_MASK_DISABLE_SPEC,
>;
///Core_0 NMI mask disable register
pub mod core_0_nmi_mask_disable;
/**Core_0_NMI_MASK_CANCLE (w) register accessor: Core_0 NMI mask disable register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_nmi_mask_cancle::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_nmi_mask_cancle`] module*/
#[doc(alias = "Core_0_NMI_MASK_CANCLE")]
pub type CORE_0_NMI_MASK_CANCLE = crate::Reg<
    core_0_nmi_mask_cancle::CORE_0_NMI_MASK_CANCLE_SPEC,
>;
///Core_0 NMI mask disable register
pub mod core_0_nmi_mask_cancle;
/**Core_0_NMI_MASK (rw) register accessor: Core_0 NMI mask register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_nmi_mask::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_nmi_mask::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_nmi_mask`] module*/
#[doc(alias = "Core_0_NMI_MASK")]
pub type CORE_0_NMI_MASK = crate::Reg<core_0_nmi_mask::CORE_0_NMI_MASK_SPEC>;
///Core_0 NMI mask register
pub mod core_0_nmi_mask;
/**Core_0_NMI_MASK_PHASE (r) register accessor: Core_0 NMI mask phase register

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_nmi_mask_phase::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_0_nmi_mask_phase`] module*/
#[doc(alias = "Core_0_NMI_MASK_PHASE")]
pub type CORE_0_NMI_MASK_PHASE = crate::Reg<
    core_0_nmi_mask_phase::CORE_0_NMI_MASK_PHASE_SPEC,
>;
///Core_0 NMI mask phase register
pub mod core_0_nmi_mask_phase;
/**Core_1_ENTRY_1_ADDR (rw) register accessor: Core_1 Entry 1 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_1_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_1_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_1_addr`] module*/
#[doc(alias = "Core_1_ENTRY_1_ADDR")]
pub type CORE_1_ENTRY_1_ADDR = crate::Reg<core_1_entry_1_addr::CORE_1_ENTRY_1_ADDR_SPEC>;
///Core_1 Entry 1 address configuration Register
pub mod core_1_entry_1_addr;
/**Core_1_ENTRY_2_ADDR (rw) register accessor: Core_1 Entry 2 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_2_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_2_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_2_addr`] module*/
#[doc(alias = "Core_1_ENTRY_2_ADDR")]
pub type CORE_1_ENTRY_2_ADDR = crate::Reg<core_1_entry_2_addr::CORE_1_ENTRY_2_ADDR_SPEC>;
///Core_1 Entry 2 address configuration Register
pub mod core_1_entry_2_addr;
/**Core_1_ENTRY_3_ADDR (rw) register accessor: Core_1 Entry 3 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_3_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_3_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_3_addr`] module*/
#[doc(alias = "Core_1_ENTRY_3_ADDR")]
pub type CORE_1_ENTRY_3_ADDR = crate::Reg<core_1_entry_3_addr::CORE_1_ENTRY_3_ADDR_SPEC>;
///Core_1 Entry 3 address configuration Register
pub mod core_1_entry_3_addr;
/**Core_1_ENTRY_4_ADDR (rw) register accessor: Core_1 Entry 4 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_4_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_4_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_4_addr`] module*/
#[doc(alias = "Core_1_ENTRY_4_ADDR")]
pub type CORE_1_ENTRY_4_ADDR = crate::Reg<core_1_entry_4_addr::CORE_1_ENTRY_4_ADDR_SPEC>;
///Core_1 Entry 4 address configuration Register
pub mod core_1_entry_4_addr;
/**Core_1_ENTRY_5_ADDR (rw) register accessor: Core_1 Entry 5 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_5_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_5_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_5_addr`] module*/
#[doc(alias = "Core_1_ENTRY_5_ADDR")]
pub type CORE_1_ENTRY_5_ADDR = crate::Reg<core_1_entry_5_addr::CORE_1_ENTRY_5_ADDR_SPEC>;
///Core_1 Entry 5 address configuration Register
pub mod core_1_entry_5_addr;
/**Core_1_ENTRY_6_ADDR (rw) register accessor: Core_1 Entry 6 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_6_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_6_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_6_addr`] module*/
#[doc(alias = "Core_1_ENTRY_6_ADDR")]
pub type CORE_1_ENTRY_6_ADDR = crate::Reg<core_1_entry_6_addr::CORE_1_ENTRY_6_ADDR_SPEC>;
///Core_1 Entry 6 address configuration Register
pub mod core_1_entry_6_addr;
/**Core_1_ENTRY_7_ADDR (rw) register accessor: Core_1 Entry 7 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_7_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_7_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_7_addr`] module*/
#[doc(alias = "Core_1_ENTRY_7_ADDR")]
pub type CORE_1_ENTRY_7_ADDR = crate::Reg<core_1_entry_7_addr::CORE_1_ENTRY_7_ADDR_SPEC>;
///Core_1 Entry 7 address configuration Register
pub mod core_1_entry_7_addr;
/**Core_1_ENTRY_8_ADDR (rw) register accessor: Core_1 Entry 8 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_8_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_8_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_8_addr`] module*/
#[doc(alias = "Core_1_ENTRY_8_ADDR")]
pub type CORE_1_ENTRY_8_ADDR = crate::Reg<core_1_entry_8_addr::CORE_1_ENTRY_8_ADDR_SPEC>;
///Core_1 Entry 8 address configuration Register
pub mod core_1_entry_8_addr;
/**Core_1_ENTRY_9_ADDR (rw) register accessor: Core_1 Entry 9 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_9_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_9_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_9_addr`] module*/
#[doc(alias = "Core_1_ENTRY_9_ADDR")]
pub type CORE_1_ENTRY_9_ADDR = crate::Reg<core_1_entry_9_addr::CORE_1_ENTRY_9_ADDR_SPEC>;
///Core_1 Entry 9 address configuration Register
pub mod core_1_entry_9_addr;
/**Core_1_ENTRY_10_ADDR (rw) register accessor: Core_1 Entry 10 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_10_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_10_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_10_addr`] module*/
#[doc(alias = "Core_1_ENTRY_10_ADDR")]
pub type CORE_1_ENTRY_10_ADDR = crate::Reg<
    core_1_entry_10_addr::CORE_1_ENTRY_10_ADDR_SPEC,
>;
///Core_1 Entry 10 address configuration Register
pub mod core_1_entry_10_addr;
/**Core_1_ENTRY_11_ADDR (rw) register accessor: Core_1 Entry 11 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_11_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_11_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_11_addr`] module*/
#[doc(alias = "Core_1_ENTRY_11_ADDR")]
pub type CORE_1_ENTRY_11_ADDR = crate::Reg<
    core_1_entry_11_addr::CORE_1_ENTRY_11_ADDR_SPEC,
>;
///Core_1 Entry 11 address configuration Register
pub mod core_1_entry_11_addr;
/**Core_1_ENTRY_12_ADDR (rw) register accessor: Core_1 Entry 12 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_12_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_12_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_12_addr`] module*/
#[doc(alias = "Core_1_ENTRY_12_ADDR")]
pub type CORE_1_ENTRY_12_ADDR = crate::Reg<
    core_1_entry_12_addr::CORE_1_ENTRY_12_ADDR_SPEC,
>;
///Core_1 Entry 12 address configuration Register
pub mod core_1_entry_12_addr;
/**Core_1_ENTRY_13_ADDR (rw) register accessor: Core_1 Entry 13 address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_13_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_13_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_13_addr`] module*/
#[doc(alias = "Core_1_ENTRY_13_ADDR")]
pub type CORE_1_ENTRY_13_ADDR = crate::Reg<
    core_1_entry_13_addr::CORE_1_ENTRY_13_ADDR_SPEC,
>;
///Core_1 Entry 13 address configuration Register
pub mod core_1_entry_13_addr;
/**Core_1_ENTRY_CHECK (rw) register accessor: Core_1 Entry check configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_entry_check::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_entry_check::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_entry_check`] module*/
#[doc(alias = "Core_1_ENTRY_CHECK")]
pub type CORE_1_ENTRY_CHECK = crate::Reg<core_1_entry_check::CORE_1_ENTRY_CHECK_SPEC>;
///Core_1 Entry check configuration Register
pub mod core_1_entry_check;
/**Core_1_STATUSTABLE1 (rw) register accessor: Status register of world switch of entry 1

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable1`] module*/
#[doc(alias = "Core_1_STATUSTABLE1")]
pub type CORE_1_STATUSTABLE1 = crate::Reg<core_1_statustable1::CORE_1_STATUSTABLE1_SPEC>;
///Status register of world switch of entry 1
pub mod core_1_statustable1;
/**Core_1_STATUSTABLE2 (rw) register accessor: Status register of world switch of entry 2

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable2`] module*/
#[doc(alias = "Core_1_STATUSTABLE2")]
pub type CORE_1_STATUSTABLE2 = crate::Reg<core_1_statustable2::CORE_1_STATUSTABLE2_SPEC>;
///Status register of world switch of entry 2
pub mod core_1_statustable2;
/**Core_1_STATUSTABLE3 (rw) register accessor: Status register of world switch of entry 3

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable3`] module*/
#[doc(alias = "Core_1_STATUSTABLE3")]
pub type CORE_1_STATUSTABLE3 = crate::Reg<core_1_statustable3::CORE_1_STATUSTABLE3_SPEC>;
///Status register of world switch of entry 3
pub mod core_1_statustable3;
/**Core_1_STATUSTABLE4 (rw) register accessor: Status register of world switch of entry 4

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable4::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable4::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable4`] module*/
#[doc(alias = "Core_1_STATUSTABLE4")]
pub type CORE_1_STATUSTABLE4 = crate::Reg<core_1_statustable4::CORE_1_STATUSTABLE4_SPEC>;
///Status register of world switch of entry 4
pub mod core_1_statustable4;
/**Core_1_STATUSTABLE5 (rw) register accessor: Status register of world switch of entry 5

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable5::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable5::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable5`] module*/
#[doc(alias = "Core_1_STATUSTABLE5")]
pub type CORE_1_STATUSTABLE5 = crate::Reg<core_1_statustable5::CORE_1_STATUSTABLE5_SPEC>;
///Status register of world switch of entry 5
pub mod core_1_statustable5;
/**Core_1_STATUSTABLE6 (rw) register accessor: Status register of world switch of entry 6

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable6::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable6::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable6`] module*/
#[doc(alias = "Core_1_STATUSTABLE6")]
pub type CORE_1_STATUSTABLE6 = crate::Reg<core_1_statustable6::CORE_1_STATUSTABLE6_SPEC>;
///Status register of world switch of entry 6
pub mod core_1_statustable6;
/**Core_1_STATUSTABLE7 (rw) register accessor: Status register of world switch of entry 7

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable7::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable7::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable7`] module*/
#[doc(alias = "Core_1_STATUSTABLE7")]
pub type CORE_1_STATUSTABLE7 = crate::Reg<core_1_statustable7::CORE_1_STATUSTABLE7_SPEC>;
///Status register of world switch of entry 7
pub mod core_1_statustable7;
/**Core_1_STATUSTABLE8 (rw) register accessor: Status register of world switch of entry 8

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable8::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable8::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable8`] module*/
#[doc(alias = "Core_1_STATUSTABLE8")]
pub type CORE_1_STATUSTABLE8 = crate::Reg<core_1_statustable8::CORE_1_STATUSTABLE8_SPEC>;
///Status register of world switch of entry 8
pub mod core_1_statustable8;
/**Core_1_STATUSTABLE9 (rw) register accessor: Status register of world switch of entry 9

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable9::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable9::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable9`] module*/
#[doc(alias = "Core_1_STATUSTABLE9")]
pub type CORE_1_STATUSTABLE9 = crate::Reg<core_1_statustable9::CORE_1_STATUSTABLE9_SPEC>;
///Status register of world switch of entry 9
pub mod core_1_statustable9;
/**Core_1_STATUSTABLE10 (rw) register accessor: Status register of world switch of entry 10

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable10::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable10::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable10`] module*/
#[doc(alias = "Core_1_STATUSTABLE10")]
pub type CORE_1_STATUSTABLE10 = crate::Reg<
    core_1_statustable10::CORE_1_STATUSTABLE10_SPEC,
>;
///Status register of world switch of entry 10
pub mod core_1_statustable10;
/**Core_1_STATUSTABLE11 (rw) register accessor: Status register of world switch of entry 11

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable11::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable11::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable11`] module*/
#[doc(alias = "Core_1_STATUSTABLE11")]
pub type CORE_1_STATUSTABLE11 = crate::Reg<
    core_1_statustable11::CORE_1_STATUSTABLE11_SPEC,
>;
///Status register of world switch of entry 11
pub mod core_1_statustable11;
/**Core_1_STATUSTABLE12 (rw) register accessor: Status register of world switch of entry 12

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable12::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable12::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable12`] module*/
#[doc(alias = "Core_1_STATUSTABLE12")]
pub type CORE_1_STATUSTABLE12 = crate::Reg<
    core_1_statustable12::CORE_1_STATUSTABLE12_SPEC,
>;
///Status register of world switch of entry 12
pub mod core_1_statustable12;
/**Core_1_STATUSTABLE13 (rw) register accessor: Status register of world switch of entry 13

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable13::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable13::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable13`] module*/
#[doc(alias = "Core_1_STATUSTABLE13")]
pub type CORE_1_STATUSTABLE13 = crate::Reg<
    core_1_statustable13::CORE_1_STATUSTABLE13_SPEC,
>;
///Status register of world switch of entry 13
pub mod core_1_statustable13;
/**Core_1_STATUSTABLE_CURRENT (rw) register accessor: Status register of statustable current

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_statustable_current::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_statustable_current::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_statustable_current`] module*/
#[doc(alias = "Core_1_STATUSTABLE_CURRENT")]
pub type CORE_1_STATUSTABLE_CURRENT = crate::Reg<
    core_1_statustable_current::CORE_1_STATUSTABLE_CURRENT_SPEC,
>;
///Status register of statustable current
pub mod core_1_statustable_current;
/**Core_1_MESSAGE_ADDR (rw) register accessor: Clear writer_buffer write address configuration register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_message_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_message_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_message_addr`] module*/
#[doc(alias = "Core_1_MESSAGE_ADDR")]
pub type CORE_1_MESSAGE_ADDR = crate::Reg<core_1_message_addr::CORE_1_MESSAGE_ADDR_SPEC>;
///Clear writer_buffer write address configuration register
pub mod core_1_message_addr;
/**Core_1_MESSAGE_MAX (rw) register accessor: Clear writer_buffer write number configuration register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_message_max::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_message_max::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_message_max`] module*/
#[doc(alias = "Core_1_MESSAGE_MAX")]
pub type CORE_1_MESSAGE_MAX = crate::Reg<core_1_message_max::CORE_1_MESSAGE_MAX_SPEC>;
///Clear writer_buffer write number configuration register
pub mod core_1_message_max;
/**Core_1_MESSAGE_PHASE (r) register accessor: Clear writer_buffer status register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_message_phase::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_message_phase`] module*/
#[doc(alias = "Core_1_MESSAGE_PHASE")]
pub type CORE_1_MESSAGE_PHASE = crate::Reg<
    core_1_message_phase::CORE_1_MESSAGE_PHASE_SPEC,
>;
///Clear writer_buffer status register
pub mod core_1_message_phase;
/**Core_1_World_TRIGGER_ADDR (rw) register accessor: Core_1 trigger address configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_world_trigger_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_world_trigger_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_world_trigger_addr`] module*/
#[doc(alias = "Core_1_World_TRIGGER_ADDR")]
pub type CORE_1_WORLD_TRIGGER_ADDR = crate::Reg<
    core_1_world_trigger_addr::CORE_1_WORLD_TRIGGER_ADDR_SPEC,
>;
///Core_1 trigger address configuration Register
pub mod core_1_world_trigger_addr;
/**Core_1_World_PREPARE (rw) register accessor: Core_1 prepare world configuration Register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_world_prepare::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_world_prepare::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_world_prepare`] module*/
#[doc(alias = "Core_1_World_PREPARE")]
pub type CORE_1_WORLD_PREPARE = crate::Reg<
    core_1_world_prepare::CORE_1_WORLD_PREPARE_SPEC,
>;
///Core_1 prepare world configuration Register
pub mod core_1_world_prepare;
/**Core_1_World_UPDATE (w) register accessor: Core_1 configuration update register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_world_update::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_world_update`] module*/
#[doc(alias = "Core_1_World_UPDATE")]
pub type CORE_1_WORLD_UPDATE = crate::Reg<core_1_world_update::CORE_1_WORLD_UPDATE_SPEC>;
///Core_1 configuration update register
pub mod core_1_world_update;
/**Core_1_World_Cancel (w) register accessor: Core_1 configuration cancel register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_world_cancel::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_world_cancel`] module*/
#[doc(alias = "Core_1_World_Cancel")]
pub type CORE_1_WORLD_CANCEL = crate::Reg<core_1_world_cancel::CORE_1_WORLD_CANCEL_SPEC>;
///Core_1 configuration cancel register
pub mod core_1_world_cancel;
/**Core_1_World_IRam0 (rw) register accessor: Core_1 Iram0 world register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_world_iram0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_world_iram0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_world_iram0`] module*/
#[doc(alias = "Core_1_World_IRam0")]
pub type CORE_1_WORLD_IRAM0 = crate::Reg<core_1_world_iram0::CORE_1_WORLD_IRAM0_SPEC>;
///Core_1 Iram0 world register
pub mod core_1_world_iram0;
/**Core_1_World_DRam0_PIF (rw) register accessor: Core_1 dram0 and PIF world register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_world_dram0_pif::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_world_dram0_pif::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_world_dram0_pif`] module*/
#[doc(alias = "Core_1_World_DRam0_PIF")]
pub type CORE_1_WORLD_DRAM0_PIF = crate::Reg<
    core_1_world_dram0_pif::CORE_1_WORLD_DRAM0_PIF_SPEC,
>;
///Core_1 dram0 and PIF world register
pub mod core_1_world_dram0_pif;
/**Core_1_World_Phase (r) register accessor: Core_0 world status register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_world_phase::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_world_phase`] module*/
#[doc(alias = "Core_1_World_Phase")]
pub type CORE_1_WORLD_PHASE = crate::Reg<core_1_world_phase::CORE_1_WORLD_PHASE_SPEC>;
///Core_0 world status register
pub mod core_1_world_phase;
/**Core_1_NMI_MASK_ENABLE (w) register accessor: Core_1 NMI mask enable register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_nmi_mask_enable::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_nmi_mask_enable`] module*/
#[doc(alias = "Core_1_NMI_MASK_ENABLE")]
pub type CORE_1_NMI_MASK_ENABLE = crate::Reg<
    core_1_nmi_mask_enable::CORE_1_NMI_MASK_ENABLE_SPEC,
>;
///Core_1 NMI mask enable register
pub mod core_1_nmi_mask_enable;
/**Core_1_NMI_MASK_TRIGGER_ADDR (rw) register accessor: Core_1 NMI mask trigger addr register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_nmi_mask_trigger_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_nmi_mask_trigger_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_nmi_mask_trigger_addr`] module*/
#[doc(alias = "Core_1_NMI_MASK_TRIGGER_ADDR")]
pub type CORE_1_NMI_MASK_TRIGGER_ADDR = crate::Reg<
    core_1_nmi_mask_trigger_addr::CORE_1_NMI_MASK_TRIGGER_ADDR_SPEC,
>;
///Core_1 NMI mask trigger addr register
pub mod core_1_nmi_mask_trigger_addr;
/**Core_1_NMI_MASK_DISABLE (w) register accessor: Core_1 NMI mask disable register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_nmi_mask_disable::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_nmi_mask_disable`] module*/
#[doc(alias = "Core_1_NMI_MASK_DISABLE")]
pub type CORE_1_NMI_MASK_DISABLE = crate::Reg<
    core_1_nmi_mask_disable::CORE_1_NMI_MASK_DISABLE_SPEC,
>;
///Core_1 NMI mask disable register
pub mod core_1_nmi_mask_disable;
/**Core_1_NMI_MASK_CANCLE (w) register accessor: Core_1 NMI mask disable register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_nmi_mask_cancle::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_nmi_mask_cancle`] module*/
#[doc(alias = "Core_1_NMI_MASK_CANCLE")]
pub type CORE_1_NMI_MASK_CANCLE = crate::Reg<
    core_1_nmi_mask_cancle::CORE_1_NMI_MASK_CANCLE_SPEC,
>;
///Core_1 NMI mask disable register
pub mod core_1_nmi_mask_cancle;
/**Core_1_NMI_MASK (rw) register accessor: Core_1 NMI mask register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_nmi_mask::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_1_nmi_mask::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_nmi_mask`] module*/
#[doc(alias = "Core_1_NMI_MASK")]
pub type CORE_1_NMI_MASK = crate::Reg<core_1_nmi_mask::CORE_1_NMI_MASK_SPEC>;
///Core_1 NMI mask register
pub mod core_1_nmi_mask;
/**Core_1_NMI_MASK_PHASE (r) register accessor: Core_1 NMI mask phase register

You can [`read`](crate::generic::Reg::read) this register and get [`core_1_nmi_mask_phase::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@core_1_nmi_mask_phase`] module*/
#[doc(alias = "Core_1_NMI_MASK_PHASE")]
pub type CORE_1_NMI_MASK_PHASE = crate::Reg<
    core_1_nmi_mask_phase::CORE_1_NMI_MASK_PHASE_SPEC,
>;
///Core_1 NMI mask phase register
pub mod core_1_nmi_mask_phase;
