/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [5:0] celloutsig_0_45z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [7:0] celloutsig_0_52z;
  wire [6:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = !(celloutsig_0_1z[1] ? celloutsig_0_8z[1] : celloutsig_0_33z);
  assign celloutsig_0_35z = !(celloutsig_0_22z[11] ? celloutsig_0_27z[1] : celloutsig_0_13z[5]);
  assign celloutsig_0_9z = !(celloutsig_0_5z ? celloutsig_0_2z[1] : celloutsig_0_2z[0]);
  assign celloutsig_0_10z = !(celloutsig_0_2z[2] ? celloutsig_0_0z : celloutsig_0_9z);
  assign celloutsig_0_0z = ~(in_data[54] | in_data[75]);
  assign celloutsig_0_33z = ~(celloutsig_0_1z[0] | celloutsig_0_31z[3]);
  assign celloutsig_0_50z = ~(celloutsig_0_29z | celloutsig_0_1z[2]);
  assign celloutsig_1_12z = ~(celloutsig_1_3z | celloutsig_1_8z[5]);
  assign celloutsig_1_14z = ~(celloutsig_1_10z | in_data[130]);
  assign celloutsig_0_29z = ~(_00_ | celloutsig_0_23z[4]);
  assign celloutsig_0_41z = ~((celloutsig_0_15z[3] | celloutsig_0_9z) & celloutsig_0_13z[3]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z[2] | celloutsig_0_0z) & celloutsig_0_4z[7]);
  assign celloutsig_1_13z = ~((celloutsig_1_9z | celloutsig_1_9z) & in_data[172]);
  assign celloutsig_0_7z = in_data[77] ^ celloutsig_0_6z[1];
  assign celloutsig_0_11z = celloutsig_0_9z ^ celloutsig_0_4z[5];
  reg [8:0] _17_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _17_ <= 9'h000;
    else _17_ <= { celloutsig_1_17z[1], celloutsig_1_4z };
  assign out_data[104:96] = _17_;
  reg [6:0] _18_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _18_ <= 7'h00;
    else _18_ <= celloutsig_0_19z[9:3];
  assign { _01_[10:7], _00_, _01_[5:4] } = _18_;
  assign celloutsig_0_53z = { in_data[60:56], celloutsig_0_41z, celloutsig_0_0z } / { 1'h1, celloutsig_0_35z, celloutsig_0_31z };
  assign celloutsig_1_1z = celloutsig_1_0z[9:5] / { 1'h1, celloutsig_1_0z[11:8] };
  assign celloutsig_0_23z = celloutsig_0_22z[12:4] / { 1'h1, celloutsig_0_15z[2], celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_1_5z = celloutsig_1_4z[4:0] === celloutsig_1_0z[11:7];
  assign celloutsig_1_18z = in_data[139:137] === { celloutsig_1_15z[1], celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_0_18z = { celloutsig_0_2z[0], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_5z } === { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_54z = { celloutsig_0_19z[9:8], celloutsig_0_0z, celloutsig_0_27z } <= { celloutsig_0_52z[3:2], celloutsig_0_34z, celloutsig_0_27z };
  assign celloutsig_0_14z = { in_data[67:55], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z } <= { in_data[47:35], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_12z[2:1], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } <= { celloutsig_0_12z[2], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_44z = celloutsig_0_4z[3] & ~(celloutsig_0_30z);
  assign celloutsig_0_31z = { celloutsig_0_12z[4:3], celloutsig_0_1z } * { _01_[8:7], _00_, _01_[5:4] };
  assign celloutsig_1_2z = in_data[102:97] != celloutsig_1_0z[8:3];
  assign celloutsig_1_6z = { in_data[171:165], celloutsig_1_2z, celloutsig_1_3z } != in_data[155:147];
  assign celloutsig_0_1z = - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = in_data[160:140] !== { celloutsig_1_4z[1:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_28z = ~ { celloutsig_0_3z[2], celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_16z = celloutsig_0_8z[2] & in_data[92];
  assign celloutsig_0_45z = { in_data[82:78], celloutsig_0_11z } >> { celloutsig_0_23z[1], celloutsig_0_1z, celloutsig_0_44z, celloutsig_0_41z };
  assign celloutsig_1_4z = { celloutsig_1_0z[12:6], celloutsig_1_2z } >> { in_data[147:141], celloutsig_1_2z };
  assign celloutsig_1_15z = celloutsig_1_7z[8:6] >> { celloutsig_1_4z[1], celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_2z = celloutsig_0_1z >> in_data[37:35];
  assign celloutsig_0_27z = { celloutsig_0_23z[1], celloutsig_0_5z, celloutsig_0_6z } >> { _01_[9:7], _00_, _01_[5], celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[138:125] << in_data[135:122];
  assign celloutsig_1_7z = { in_data[119:112], celloutsig_1_5z } << { celloutsig_1_1z[4:1], celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z } << celloutsig_1_0z[13:7];
  assign celloutsig_0_3z = in_data[26:24] << celloutsig_0_1z;
  assign celloutsig_0_4z = { celloutsig_0_3z[1:0], celloutsig_0_2z, celloutsig_0_3z } <<< { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_52z = { in_data[93:92], celloutsig_0_45z } <<< { _01_[10:7], _00_, _01_[5:4], celloutsig_0_50z };
  assign celloutsig_1_17z = celloutsig_1_1z[4:1] <<< in_data[169:166];
  assign celloutsig_0_8z = { celloutsig_0_3z[1:0], celloutsig_0_7z } <<< celloutsig_0_3z;
  assign celloutsig_0_15z = { celloutsig_0_3z[2:1], celloutsig_0_0z, celloutsig_0_14z } <<< { celloutsig_0_6z[2:0], celloutsig_0_10z };
  assign celloutsig_0_6z = { celloutsig_0_4z[6], celloutsig_0_2z } ^ { celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_12z = celloutsig_0_4z[4:0] ^ { in_data[84:83], celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_12z[3:1], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z } ^ { celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_19z = in_data[70:58] ^ { celloutsig_0_12z[4:3], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_4z[3:1], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z } ^ { celloutsig_0_1z[1], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z[11] & celloutsig_1_2z) | in_data[151]);
  assign celloutsig_1_10z = ~((celloutsig_1_7z[2] & celloutsig_1_5z) | in_data[179]);
  assign celloutsig_0_30z = ~((celloutsig_0_28z[3] & celloutsig_0_0z) | celloutsig_0_15z[1]);
  assign { _01_[12:11], _01_[6], _01_[3:0] } = { celloutsig_0_1z[2:1], _00_, celloutsig_0_3z, celloutsig_0_14z };
  assign { out_data[128], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
