#define SD2_BASE 0xd4281000
#define ROM_BASE 0xffe00000
    {"ROM_BASE",                                ROM_BASE, 4}, 




/*

#define SD3_BASE 0xd427e000
    {"SD3_SYS_ADDR_LOW",                        SD3_BASE+0x000, 2},
    {"SD3_SYS_ADDR_HIGH",                       SD3_BASE+0x002, 2},
    {"SD3_BLOCK_SIZE",                          SD3_BASE+0x004, 2},
    {"SD3_BLOCK_COUNT",                         SD3_BASE+0x006, 2},
    {"SD3_ARG",                                 SD3_BASE+0x008, 2},
    {"SD3_ARG_LOW",                             SD3_BASE+0x008, 2},
    {"SD3_ARG_HIGH",                            SD3_BASE+0x00a, 2},
    {"SD3_TRANSFER_MODE",                       SD3_BASE+0x00c, 2},
    {"SD3_CMD",                                 SD3_BASE+0x00e, 2},
    {"SD3_RESP_0",                              SD3_BASE+0x010, 2},
    {"SD3_RESP_1",                              SD3_BASE+0x012, 2},
    {"SD3_RESP_2",                              SD3_BASE+0x014, 2},
    {"SD3_RESP_3",                              SD3_BASE+0x016, 2},
    {"SD3_RESP_4",                              SD3_BASE+0x018, 2},
    {"SD3_RESP_5",                              SD3_BASE+0x01a, 2},
    {"SD3_RESP_6",                              SD3_BASE+0x01c, 2},
    {"SD3_RESP_7",                              SD3_BASE+0x01e, 2},
    {"SD3_BUFFER_DATA_PORT_0",                  SD3_BASE+0x020, 2},
    {"SD3_BUFFER_DATA_PORT_1",                  SD3_BASE+0x022, 2},
    {"SD3_PRESENT_STATE_1",                     SD3_BASE+0x024, 2},
    {"SD3_PRESENT_STATE_2",                     SD3_BASE+0x026, 2},
    {"SD3_HOST_CTRL",                           SD3_BASE+0x028, 2},
    {"SD3_BLOCK_GAP_CTRL",                      SD3_BASE+0x02a, 2},
    {"SD3_CLOCK_CTRL",                          SD3_BASE+0x02c, 2},
    {"SD3_TIMEOUT_CTRL_SW_RESET",               SD3_BASE+0x02e, 2},
    {"SD3_NORMAL_INT_STATUS",                   SD3_BASE+0x030, 2},
    {"SD3_ERROR_INT_STATUS",                    SD3_BASE+0x032, 2},
    {"SD3_NORMAL_INT_STATUS_EN",                SD3_BASE+0x034, 2},
    {"SD3_ERROR_INT_STATUS_EN",                 SD3_BASE+0x036, 2},
    {"SD3_NORMAL_INT_STATUS_INT_EN",            SD3_BASE+0x038, 2},
    {"SD3_ERROR_INT_STATUS_INT_EN",             SD3_BASE+0x03a, 2},
    {"SD3_AUTO_CMD12_ERROR_STATUS",             SD3_BASE+0x03c, 2},
    {"SD3_CAPABILITIES_1",                      SD3_BASE+0x040, 2},
    {"SD3_MAX_CURRENT_1",                       SD3_BASE+0x048, 2},
    {"SD3_MAX_CURRENT_2",                       SD3_BASE+0x04a, 2},
    {"SD3_FORCE_EVENT_AUTO_CMD12_ERROR",        SD3_BASE+0x050, 2},
    {"SD3_FORCE_EVENT_FOR_ERROR_STATUS",        SD3_BASE+0x052, 2},
    {"SD3_ADMA_ERROR_STATUS",                   SD3_BASE+0x054, 2},
    {"SD3_ADMA_SYS_ADDR_1",                     SD3_BASE+0x058, 2},
    {"SD3_ADMA_SYS_ADDR_2",                     SD3_BASE+0x05a, 2},
    {"SD3_ADMA_SYS_ADDR_3",                     SD3_BASE+0x05c, 2},
    {"SD3_ADMA_SYS_ADDR_4",                     SD3_BASE+0x05e, 2},
    {"SD3_FIFO_PARAM",                          SD3_BASE+0x0e0, 2},
    {"SD3_SPI_MODE",                            SD3_BASE+0x0e4, 2},
    {"SD3_CLOCK_AND_BURST_SIZE_SETUP",          SD3_BASE+0x0e6, 2},
    {"SD3_CE_ATA_1",                            SD3_BASE+0x0e8, 2},
    {"SD3_CE_ATA_2",                            SD3_BASE+0x0ea, 2},
    {"SD3_PAD_IO_SETUP",                        SD3_BASE+0x0ec, 2},
    {"SD3_SLOT_INT_STATUS",                     SD3_BASE+0x0fc, 2},
    //{"SD3_HOST_CTRL_VER",                       SD3_BASE+0x0fe, 2},

	

#define SD4_BASE 0xd427f000
    {"SD4_SYS_ADDR_LOW",                        SD4_BASE+0x000, 2},
    {"SD4_SYS_ADDR_HIGH",                       SD4_BASE+0x002, 2},
    {"SD4_BLOCK_SIZE",                          SD4_BASE+0x004, 2},
    {"SD4_BLOCK_COUNT",                         SD4_BASE+0x006, 2},
    {"SD4_ARG",                                 SD4_BASE+0x008, 2},
    {"SD4_ARG_LOW",                             SD4_BASE+0x008, 2},
    {"SD4_ARG_HIGH",                            SD4_BASE+0x00a, 2},
    {"SD4_TRANSFER_MODE",                       SD4_BASE+0x00c, 2},
    {"SD4_CMD",                                 SD4_BASE+0x00e, 2},
    {"SD4_RESP_0",                              SD4_BASE+0x010, 2},
    {"SD4_RESP_1",                              SD4_BASE+0x012, 2},
    {"SD4_RESP_2",                              SD4_BASE+0x014, 2},
    {"SD4_RESP_3",                              SD4_BASE+0x016, 2},
    {"SD4_RESP_4",                              SD4_BASE+0x018, 2},
    {"SD4_RESP_5",                              SD4_BASE+0x01a, 2},
    {"SD4_RESP_6",                              SD4_BASE+0x01c, 2},
    {"SD4_RESP_7",                              SD4_BASE+0x01e, 2},
    {"SD4_BUFFER_DATA_PORT_0",                  SD4_BASE+0x020, 2},
    {"SD4_BUFFER_DATA_PORT_1",                  SD4_BASE+0x022, 2},
    {"SD4_PRESENT_STATE_1",                     SD4_BASE+0x024, 2},
    {"SD4_PRESENT_STATE_2",                     SD4_BASE+0x026, 2},
    {"SD4_HOST_CTRL",                           SD4_BASE+0x028, 2},
    {"SD4_BLOCK_GAP_CTRL",                      SD4_BASE+0x02a, 2},
    {"SD4_CLOCK_CTRL",                          SD4_BASE+0x02c, 2},
    {"SD4_TIMEOUT_CTRL_SW_RESET",               SD4_BASE+0x02e, 2},
    {"SD4_NORMAL_INT_STATUS",                   SD4_BASE+0x030, 2},
    {"SD4_ERROR_INT_STATUS",                    SD4_BASE+0x032, 2},
    {"SD4_NORMAL_INT_STATUS_EN",                SD4_BASE+0x034, 2},
    {"SD4_ERROR_INT_STATUS_EN",                 SD4_BASE+0x036, 2},
    {"SD4_NORMAL_INT_STATUS_INT_EN",            SD4_BASE+0x038, 2},
    {"SD4_ERROR_INT_STATUS_INT_EN",             SD4_BASE+0x03a, 2},
    {"SD4_AUTO_CMD12_ERROR_STATUS",             SD4_BASE+0x03c, 2},
    {"SD4_CAPABILITIES_1",                      SD4_BASE+0x040, 2},
    {"SD4_MAX_CURRENT_1",                       SD4_BASE+0x048, 2},
    {"SD4_MAX_CURRENT_2",                       SD4_BASE+0x04a, 2},
    {"SD4_FORCE_EVENT_AUTO_CMD12_ERROR",        SD4_BASE+0x050, 2},
    {"SD4_FORCE_EVENT_FOR_ERROR_STATUS",        SD4_BASE+0x052, 2},
    {"SD4_ADMA_ERROR_STATUS",                   SD4_BASE+0x054, 2},
    {"SD4_ADMA_SYS_ADDR_1",                     SD4_BASE+0x058, 2},
    {"SD4_ADMA_SYS_ADDR_2",                     SD4_BASE+0x05a, 2},
    {"SD4_ADMA_SYS_ADDR_3",                     SD4_BASE+0x05c, 2},
    {"SD4_ADMA_SYS_ADDR_4",                     SD4_BASE+0x05e, 2},
    {"SD4_FIFO_PARAM",                          SD4_BASE+0x0e0, 2},
    {"SD4_SPI_MODE",                            SD4_BASE+0x0e4, 2},
    {"SD4_CLOCK_AND_BURST_SIZE_SETUP",          SD4_BASE+0x0e6, 2},
    {"SD4_CE_ATA_1",                            SD4_BASE+0x0e8, 2},
    {"SD4_CE_ATA_2",                            SD4_BASE+0x0ea, 2},
    {"SD4_PAD_IO_SETUP",                        SD4_BASE+0x0ec, 2},
    {"SD4_SLOT_INT_STATUS",                     SD4_BASE+0x0fc, 2},
    //{"SD4_HOST_CTRL_VER",                       SD4_BASE+0x0fe, 2},


#define SD1_BASE 0xd4280000
    {"SD1_SYS_ADDR_LOW",                        SD1_BASE+0x000, 2},
    {"SD1_SYS_ADDR_HIGH",                       SD1_BASE+0x002, 2},
    {"SD1_BLOCK_SIZE",                          SD1_BASE+0x004, 2},
    {"SD1_BLOCK_COUNT",                         SD1_BASE+0x006, 2},
    {"SD1_ARG",                                 SD1_BASE+0x008, 2},
    {"SD1_ARG_LOW",                             SD1_BASE+0x008, 2},
    {"SD1_ARG_HIGH",                            SD1_BASE+0x00a, 2},
    {"SD1_TRANSFER_MODE",                       SD1_BASE+0x00c, 2},
    {"SD1_CMD",                                 SD1_BASE+0x00e, 2},
    {"SD1_RESP_0",                              SD1_BASE+0x010, 2},
    {"SD1_RESP_1",                              SD1_BASE+0x012, 2},
    {"SD1_RESP_2",                              SD1_BASE+0x014, 2},
    {"SD1_RESP_3",                              SD1_BASE+0x016, 2},
    {"SD1_RESP_4",                              SD1_BASE+0x018, 2},
    {"SD1_RESP_5",                              SD1_BASE+0x01a, 2},
    {"SD1_RESP_6",                              SD1_BASE+0x01c, 2},
    {"SD1_RESP_7",                              SD1_BASE+0x01e, 2},
    {"SD1_BUFFER_DATA_PORT_0",                  SD1_BASE+0x020, 2},
    {"SD1_BUFFER_DATA_PORT_1",                  SD1_BASE+0x022, 2},
    {"SD1_PRESENT_STATE_1",                     SD1_BASE+0x024, 2},
    {"SD1_PRESENT_STATE_2",                     SD1_BASE+0x026, 2},
    {"SD1_HOST_CTRL",                           SD1_BASE+0x028, 2},
    {"SD1_BLOCK_GAP_CTRL",                      SD1_BASE+0x02a, 2},
    {"SD1_CLOCK_CTRL",                          SD1_BASE+0x02c, 2},
    {"SD1_TIMEOUT_CTRL_SW_RESET",               SD1_BASE+0x02e, 2},
    {"SD1_NORMAL_INT_STATUS",                   SD1_BASE+0x030, 2},
    {"SD1_ERROR_INT_STATUS",                    SD1_BASE+0x032, 2},
    {"SD1_NORMAL_INT_STATUS_EN",                SD1_BASE+0x034, 2},
    {"SD1_ERROR_INT_STATUS_EN",                 SD1_BASE+0x036, 2},
    {"SD1_NORMAL_INT_STATUS_INT_EN",            SD1_BASE+0x038, 2},
    {"SD1_ERROR_INT_STATUS_INT_EN",             SD1_BASE+0x03a, 2},
    {"SD1_AUTO_CMD12_ERROR_STATUS",             SD1_BASE+0x03c, 2},
    {"SD1_CAPABILITIES_1",                      SD1_BASE+0x040, 2},
    {"SD1_MAX_CURRENT_1",                       SD1_BASE+0x048, 2},
    {"SD1_MAX_CURRENT_2",                       SD1_BASE+0x04a, 2},
    {"SD1_FORCE_EVENT_AUTO_CMD12_ERROR",        SD1_BASE+0x050, 2},
    {"SD1_FORCE_EVENT_FOR_ERROR_STATUS",        SD1_BASE+0x052, 2},
    {"SD1_ADMA_ERROR_STATUS",                   SD1_BASE+0x054, 2},
    {"SD1_ADMA_SYS_ADDR_1",                     SD1_BASE+0x058, 2},
    {"SD1_ADMA_SYS_ADDR_2",                     SD1_BASE+0x05a, 2},
    {"SD1_ADMA_SYS_ADDR_3",                     SD1_BASE+0x05c, 2},
    {"SD1_ADMA_SYS_ADDR_4",                     SD1_BASE+0x05e, 2},
    {"SD1_FIFO_PARAM",                          SD1_BASE+0x0e0, 2},
    {"SD1_SPI_MODE",                            SD1_BASE+0x0e4, 2},
    {"SD1_CLOCK_AND_BURST_SIZE_SETUP",          SD1_BASE+0x0e6, 2},
    {"SD1_CE_ATA_1",                            SD1_BASE+0x0e8, 2},
    {"SD1_CE_ATA_2",                            SD1_BASE+0x0ea, 2},
    {"SD1_PAD_IO_SETUP",                        SD1_BASE+0x0ec, 2},
    {"SD1_SLOT_INT_STATUS",                     SD1_BASE+0x0fc, 2},
    //{"SD1_HOST_CTRL_VER",                       SD1_BASE+0x0fe, 2},

#define SD2_BASE 0xd4281000
    {"SD2_SYS_ADDR_LOW",                        SD2_BASE+0x000, 2},
    {"SD2_SYS_ADDR_HIGH",                       SD2_BASE+0x002, 2},
    {"SD2_BLOCK_SIZE",                          SD2_BASE+0x004, 2},
    {"SD2_BLOCK_COUNT",                         SD2_BASE+0x006, 2},
    {"SD2_ARG",                                 SD2_BASE+0x008, 2},
    {"SD2_ARG_LOW",                             SD2_BASE+0x008, 2},
    {"SD2_ARG_HIGH",                            SD2_BASE+0x00a, 2},
    {"SD2_TRANSFER_MODE",                       SD2_BASE+0x00c, 2},
    {"SD2_CMD",                                 SD2_BASE+0x00e, 2},
    {"SD2_RESP_0",                              SD2_BASE+0x010, 2},
    {"SD2_RESP_1",                              SD2_BASE+0x012, 2},
    {"SD2_RESP_2",                              SD2_BASE+0x014, 2},
    {"SD2_RESP_3",                              SD2_BASE+0x016, 2},
    {"SD2_RESP_4",                              SD2_BASE+0x018, 2},
    {"SD2_RESP_5",                              SD2_BASE+0x01a, 2},
    {"SD2_RESP_6",                              SD2_BASE+0x01c, 2},
    {"SD2_RESP_7",                              SD2_BASE+0x01e, 2},
    {"SD2_BUFFER_DATA_PORT_0",                  SD2_BASE+0x020, 2},
    {"SD2_BUFFER_DATA_PORT_1",                  SD2_BASE+0x022, 2},
    {"SD2_PRESENT_STATE_1",                     SD2_BASE+0x024, 2},
    {"SD2_PRESENT_STATE_2",                     SD2_BASE+0x026, 2},
    {"SD2_HOST_CTRL",                           SD2_BASE+0x028, 2},
    {"SD2_BLOCK_GAP_CTRL",                      SD2_BASE+0x02a, 2},
    {"SD2_CLOCK_CTRL",                          SD2_BASE+0x02c, 2},
    {"SD2_TIMEOUT_CTRL_SW_RESET",               SD2_BASE+0x02e, 2},
    {"SD2_NORMAL_INT_STATUS",                   SD2_BASE+0x030, 2},
    {"SD2_ERROR_INT_STATUS",                    SD2_BASE+0x032, 2},
    {"SD2_NORMAL_INT_STATUS_EN",                SD2_BASE+0x034, 2},
    {"SD2_ERROR_INT_STATUS_EN",                 SD2_BASE+0x036, 2},
    {"SD2_NORMAL_INT_STATUS_INT_EN",            SD2_BASE+0x038, 2},
    {"SD2_ERROR_INT_STATUS_INT_EN",             SD2_BASE+0x03a, 2},
    {"SD2_AUTO_CMD12_ERROR_STATUS",             SD2_BASE+0x03c, 2},
    {"SD2_CAPABILITIES_1",                      SD2_BASE+0x040, 2},
    {"SD2_MAX_CURRENT_1",                       SD2_BASE+0x048, 2},
    {"SD2_MAX_CURRENT_2",                       SD2_BASE+0x04a, 2},
    {"SD2_FORCE_EVENT_AUTO_CMD12_ERROR",        SD2_BASE+0x050, 2},
    {"SD2_FORCE_EVENT_FOR_ERROR_STATUS",        SD2_BASE+0x052, 2},
    {"SD2_ADMA_ERROR_STATUS",                   SD2_BASE+0x054, 2},
    {"SD2_ADMA_SYS_ADDR_1",                     SD2_BASE+0x058, 2},
    {"SD2_ADMA_SYS_ADDR_2",                     SD2_BASE+0x05a, 2},
    {"SD2_ADMA_SYS_ADDR_3",                     SD2_BASE+0x05c, 2},
    {"SD2_ADMA_SYS_ADDR_4",                     SD2_BASE+0x05e, 2},
    {"SD2_FIFO_PARAM",                          SD2_BASE+0x0e0, 2},
    {"SD2_SPI_MODE",                            SD2_BASE+0x0e4, 2},
    {"SD2_CLOCK_AND_BURST_SIZE_SETUP",          SD2_BASE+0x0e6, 2},
    {"SD2_CE_ATA_1",                            SD2_BASE+0x0e8, 2},
    {"SD2_CE_ATA_2",                            SD2_BASE+0x0ea, 2},
    {"SD2_PAD_IO_SETUP",                        SD2_BASE+0x0ec, 2},
    {"SD2_SLOT_INT_STATUS",                     SD2_BASE+0x0fc, 2},
    //{"SD2_HOST_CTRL_VER",                       SD2_BASE+0x0fe, 2},
	*/

#define DDR_BASE 0xb0000000
    {"MEM_ID_REV",                              DDR_BASE+0x000, 4},
    {"CONFIG_REG_ADDR_DEC",                     DDR_BASE+0x010, 4},
    {"SDRAM_CONFIG_0_0",                        DDR_BASE+0x020, 4},
    {"SDRAM_CONFIG_0_1",                        DDR_BASE+0x030, 4},
    {"SDRAM_TIMING_1",                          DDR_BASE+0x050, 4},
    {"SDRAM_TIMING_2",                          DDR_BASE+0x060, 4},
    {"SDRAM_CNTRL_1",                           DDR_BASE+0x080, 4},
    {"SDRAM_CNTRL_2",                           DDR_BASE+0x090, 4},
    {"ERROR_STATUS",                            DDR_BASE+0x0d0, 4},
    {"SDRAM_CNTRL_3",                           DDR_BASE+0x0f0, 4},
    {"MMAP0_0",                                 DDR_BASE+0x100, 4},
    {"MMAP0_1",                                 DDR_BASE+0x110, 4},
    {"USER_INITIATED_COMMAND",                  DDR_BASE+0x120, 4},
    {"PHY_CNTRL_3",                             DDR_BASE+0x140, 4},
    {"SDRAM_TIMING_3",                          DDR_BASE+0x190, 4},
    {"SDRAM_CNTRL_4",                           DDR_BASE+0x1a0, 4},
    {"DRAM_STATUS",                             DDR_BASE+0x1b0, 4},
    {"SDRAM_TIMING_4",                          DDR_BASE+0x1c0, 4},
    {"PHY_CNTRL_7",                             DDR_BASE+0x1d0, 4},
    {"PHY_CNTRL_8",                             DDR_BASE+0x1e0, 4},
    {"PHY_CNTRL_9",                             DDR_BASE+0x1f0, 4},
    {"PHY_CNTRL_10",                            DDR_BASE+0x200, 4},
    {"PHY_CNTRL_11",                            DDR_BASE+0x210, 4},
    {"PHY_CNTRL_12",                            DDR_BASE+0x220, 4},
    {"PHY_CNTRL_13",                            DDR_BASE+0x230, 4},
    {"PHY_CNTRL_14",                            DDR_BASE+0x240, 4},
    {"SDRAM_CNTRL_5",                           DDR_BASE+0x280, 4},
    {"TEST_MODE_0",                             DDR_BASE+0x4c0, 4},
    {"TEST_MODE_1",                             DDR_BASE+0x4d0, 4},
    {"MCB_ARB_WT_1",                            DDR_BASE+0x510, 4},
    {"MCB_ARB_WT_2",                            DDR_BASE+0x520, 4},
    {"MCB_ARB_WT_3",                            DDR_BASE+0x530, 4},
    {"MCB_CNTRL_4",                             DDR_BASE+0x540, 4},
    {"SDRAM_TIMING_5",                          DDR_BASE+0x650, 4},
    {"SDRAM_TIMING_6",                          DDR_BASE+0x660, 4},
    {"SDRAM_CNTRL_6",                           DDR_BASE+0x760, 4},
    {"SDRAM_CNTRL_7",                           DDR_BASE+0x770, 4},
    {"SDRAM_CNTRL_13",                          DDR_BASE+0x7d0, 4},
    {"SDRAM_CNTRL_14",                          DDR_BASE+0x7e0, 4},
    {"PHY_DLL_CNTRL_1",                         DDR_BASE+0xe10, 4},
    {"PHY_CNTRL_TEST",                          DDR_BASE+0xe80, 4},
    {"PERF_COUNT_CNTRL_0",                      DDR_BASE+0xf00, 4},
    {"PERF_COUNT_CNTRL_1",                      DDR_BASE+0xf10, 4},
    {"PERF_COUNT_STAT",                         DDR_BASE+0xf20, 4},
    {"PERF_COUNT_SET",                          DDR_BASE+0xf40, 4},
    {"PERF_COUNT",                              DDR_BASE+0xf50, 4},



#define G2D_BASE 0xc0400000
    #warning No G2D registers


#define ETHERNET_BASE 0xc0800000
    {"ETHERNET_PHY_ADDRESS",                        ETHERNET_BASE+0x0000, 4},
    {"ETHERNET_SMI",                                ETHERNET_BASE+0x0010, 4},
    {"ETHERNET_PORT_CONFIGURATION",                 ETHERNET_BASE+0x0400, 4},
    {"ETHERNET_PORT_CONFIGURATION_EXTEND",          ETHERNET_BASE+0x0408, 4},
    {"ETHERNET_PORT_COMMAND",                       ETHERNET_BASE+0x0410, 4},
    {"ETHERNET_PORT_STATUS",                        ETHERNET_BASE+0x0418, 4},
    {"ETHERNET_SERIAL_PARAMETERS",                  ETHERNET_BASE+0x0420, 4},
    {"ETHERNET_HASH_TABLE_POINTER",                 ETHERNET_BASE+0x0428, 4},
    {"ETHERNET_FLOW_CONTROL_SOURCE_ADDRESS_LOW",    ETHERNET_BASE+0x0430, 4},
    {"ETHERNET_FLOW_CONTROL_SOURCE_ADDRESS_HIGH",   ETHERNET_BASE+0x0438, 4},
    {"ETHERNET_SDMA_CONFIGURATION",                 ETHERNET_BASE+0x0440, 4},
    {"ETHERNET_SDMA_COMMAND",                       ETHERNET_BASE+0x0448, 4},
    {"ETHERNET_INTERRUPT_CAUSE",                    ETHERNET_BASE+0x0450, 4},
    {"ETHERNET_INTERRUPT_WRITE_TO_CLEAR",           ETHERNET_BASE+0x0454, 4},
    {"ETHERNET_INTERRUPT_MASK",                     ETHERNET_BASE+0x0458, 4},
    {"ETHERNET_0_IP_DIFFERENTIATED_SERVICES_CODE_POINT_TO_PRIORITY_0_LOW", ETHERNET_BASE+0x0460, 4},
    {"ETHERNET_0_IP_DIFFERENTIATED_SERVICES_CODE_POINT_TO_PRIORITY_0_HIGH", ETHERNET_BASE+0x0464, 4},
    {"ETHERNET_0_IP_DIFFERENTIATED_SERVICES_CODE_POINT_TO_PRIORITY_1_LOW", ETHERNET_BASE+0x0468, 4},
    {"ETHERNET_0_IP_DIFFERENTIATED_SERVICES_CODE_POINT_TO_PRIORITY_1_HIGH", ETHERNET_BASE+0x046c, 4},
    {"ETHERNET_0_VLAN_PRIORITY_TAG_TO_PRIORITY",    ETHERNET_BASE+0x0470, 4},
    {"ETHERNET_FIRST_RX_DESCRIPTOR_POINTER_0",      ETHERNET_BASE+0x0480, 4},
    {"ETHERNET_FIRST_RX_DESCRIPTOR_POINTER_1",      ETHERNET_BASE+0x0484, 4},
    {"ETHERNET_FIRST_RX_DESCRIPTOR_POINTER_2",      ETHERNET_BASE+0x0488, 4},
    {"ETHERNET_FIRST_RX_DESCRIPTOR_POINTER_3",      ETHERNET_BASE+0x048c, 4},
    {"ETHERNET_CURRENT_RX_DESCRPPTOR_POINTER_0",    ETHERNET_BASE+0x04a0, 4},
    {"ETHERNET_CURRENT_RX_DESCRPPTOR_POINTER_1",    ETHERNET_BASE+0x04a4, 4},
    {"ETHERNET_CURRENT_RX_DESCRPPTOR_POINTER_2",    ETHERNET_BASE+0x04a8, 4},
    {"ETHERNET_CURRENT_RX_DESCRPPTOR_POINTER_3",    ETHERNET_BASE+0x04ac, 4},
    {"ETHERNET_CURRENT_TX_DESCRPPTOR_POINTER_0",    ETHERNET_BASE+0x04e0, 4},
    {"ETHERNET_CURRENT_TX_DESCRIPTOR_POINTER_1",    ETHERNET_BASE+0x04e4, 4},
    {"ETHERNET_BYTES_RECEIVED",                     ETHERNET_BASE+0x0500, 4},
    {"ETHERNET_BYTES_SENT",                         ETHERNET_BASE+0x0504, 4},
    {"ETHERNET_FRAMES_RECEIVED",                    ETHERNET_BASE+0x0508, 4},
    {"ETHERNET_FRAMES_SENT",                        ETHERNET_BASE+0x050c, 4},
    {"ETHERNET_TOTAL_BYTES_RECEIVED",               ETHERNET_BASE+0x0510, 4},
    {"ETHERNET_TOTAL_FRAMES_RECEIVED",              ETHERNET_BASE+0x0514, 4},
    {"ETHERNET_BROADCAST_FRAMES_RECEIVED",          ETHERNET_BASE+0x0518, 4},
    {"ETHERNET_MULTICAST_FRAMES_RECEIVED",          ETHERNET_BASE+0x051c, 4},
    {"ETHERNET_CRC_ERROR",                          ETHERNET_BASE+0x0520, 4},
    {"ETHERNET_OVERSIZE_FRAMES",                    ETHERNET_BASE+0x0524, 4},
    {"ETHERNET_FRAGMENTS",                          ETHERNET_BASE+0x0528, 4},
    {"ETHERNET_JABBER",                             ETHERNET_BASE+0x052c, 4},
    {"ETHERNET_COLLISION",                          ETHERNET_BASE+0x0530, 4},
    {"ETHERNET_LATE_COLLISION",                     ETHERNET_BASE+0x0534, 4},
    {"ETHERNET_FRAMES_64BYTES",                     ETHERNET_BASE+0x0538, 4},
    {"ETHERNET_FRAMES_65_127BYTES",                 ETHERNET_BASE+0x053c, 4},
    {"ETHERNET_FRAMES_128_255BYTES",                ETHERNET_BASE+0x0540, 4},
    {"ETHERNET_FRAMES_256_511BYTES",                ETHERNET_BASE+0x0544, 4},
    {"ETHERNET_FRAMES_512_1023BYTES",               ETHERNET_BASE+0x0548, 4},
    {"ETHERNET_FRAMES_1024_MAXFRAMESIZEBYTES",      ETHERNET_BASE+0x054c, 4},
    {"ETHERNET_RX_ERROR",                           ETHERNET_BASE+0x0550, 4},
    {"ETHERNET_OUT_MULTICAST_FRAMES",               ETHERNET_BASE+0x0554, 4},
    {"ETHERNET_OUT_UNICAST_FRAMES",                 ETHERNET_BASE+0x0558, 4},
    {"ETHERNET_UNDERSIZE_FRAMES",                   ETHERNET_BASE+0x055c, 4},
    {"ETHERNET_BYTES_RECEIVED",                     ETHERNET_BASE+0x0560, 4},


#define CMU_BASE 0xc0802000
    {"SOURCE_VIDEO_FRAME_0_RGB_STARTING_ADDRESS",               CMU_BASE+0x000, 4},
    {"SOURCE_VIDEO_FRAME_1_RGB_STARTING_ADDRESS",               CMU_BASE+0x004, 4},
    {"SOURCE_VIDEO_FRAME_0_SIZE",                               CMU_BASE+0x008, 4},
    {"SOURCE_VIDEO_FRAME_1_SIZE",                               CMU_BASE+0x00c, 4},
    {"DESTINATION_FRAME_0_DISPLAY_SCREEN_STARTING_ADDRESS",     CMU_BASE+0x010, 4},
    {"DESTINATION_FRAME_1_DISPLAY_SCREEN_STARTING_ADDRESS",     CMU_BASE+0x014, 4},
    {"DESTINATION_FRAME_0_DISPLAY_SCREEN_SIZE",                 CMU_BASE+0x018, 4},
    {"DESTINATION_FRAME_1_DISPLAY_SCREEN_SIZE",                 CMU_BASE+0x01c, 4},
    {"DESTINATION_FRAME_0_VDEO_STARTING_POINT_ON_SCREEN",       CMU_BASE+0x020, 4},
    {"DESTINATION_FRAME_1_VDEO_STARTING_POINT_ON_SCREEN",       CMU_BASE+0x024, 4},
    {"DESTINATION_FRAME_0_VIDEO_SIZE",                          CMU_BASE+0x028, 4},
    {"DESTINATION_FRAME_1_VIDEO_SIZE",                          CMU_BASE+0x02c, 4},
    {"RX_DMA_CONTROL_0",                                        CMU_BASE+0x030, 4},
    {"RX_DMA_CONTROL_1",                                        CMU_BASE+0x034, 4},
    {"TX_DMA_CONTROL_0",                                        CMU_BASE+0x038, 4},
    {"TX_DMA_CONTROL_1",                                        CMU_BASE+0x03c, 4},
    {"DMA_GLOBAL_CONTROL",                                      CMU_BASE+0x040, 4},
    {"CMU_INTERRUPT_MASK",                                      CMU_BASE+0x044, 4},
    {"CMU_INTERRUPT_CLEAR_SELECT",                              CMU_BASE+0x048, 4},
    {"CMU_INTERRUPT_STATUS_MASK",                               CMU_BASE+0x04c, 4},
    {"CMU_INTERRUPT_STATUS",                                    CMU_BASE+0x050, 4},
    {"SRAM_WTC_RTC_TIMING_PARAMETER",                           CMU_BASE+0x054, 4},
    {"DATA_PATH_DOUBLE_BUFFERING_TRIGGER",                      CMU_BASE+0x058, 4},


#warning PCIE registers have yet to be populated
#define PCIE_DMA_BASE 0xd1200000
#define PCIE_REG_CTRL_BASE 0xd1201000
#define PCIE_PHY_BASE 0xd1202000
#define PCIE_DBI_BASE 0xd1203000
#define PCIE_AXI_FABRIC_BASE 0xd1204000





#define DMA_BASE 0xd4000000
    {"DMA_CSRx0",                               DMA_BASE+0x0000, 4},
    {"DMA_CSRx1",                               DMA_BASE+0x0004, 4},
    {"DMA_CSRx2",                               DMA_BASE+0x0008, 4},
    {"DMA_CSRx3",                               DMA_BASE+0x000c, 4},
    {"DMA_CSRx4",                               DMA_BASE+0x0010, 4},
    {"DMA_CSRx5",                               DMA_BASE+0x0014, 4},
    {"DMA_CSRx6",                               DMA_BASE+0x0018, 4},
    {"DMA_CSRx7",                               DMA_BASE+0x001c, 4},
    {"DMA_CSRx8",                               DMA_BASE+0x0020, 4},
    {"DMA_CSRx9",                               DMA_BASE+0x0024, 4},
    {"DMA_CSRx10",                              DMA_BASE+0x0028, 4},
    {"DMA_CSRx11",                              DMA_BASE+0x002c, 4},
    {"DMA_CSRx12",                              DMA_BASE+0x0030, 4},
    {"DMA_CSRx13",                              DMA_BASE+0x0034, 4},
    {"DMA_CSRx14",                              DMA_BASE+0x0038, 4},
    {"DMA_CSRx15",                              DMA_BASE+0x003c, 4},
    {"DMA_CSRx16",                              DMA_BASE+0x0040, 4},
    {"DMA_CSRx17",                              DMA_BASE+0x0044, 4},
    {"DMA_CSRx18",                              DMA_BASE+0x0048, 4},
    {"DMA_CSRx19",                              DMA_BASE+0x004c, 4},
    {"DMA_CSRx20",                              DMA_BASE+0x0050, 4},
    {"DMA_CSRx21",                              DMA_BASE+0x0054, 4},
    {"DMA_CSRx22",                              DMA_BASE+0x0058, 4},
    {"DMA_CSRx23",                              DMA_BASE+0x005c, 4},
    {"DMA_CSRx24",                              DMA_BASE+0x0060, 4},
    {"DMA_CSRx25",                              DMA_BASE+0x0064, 4},
    {"DMA_CSRx26",                              DMA_BASE+0x0068, 4},
    {"DMA_CSRx27",                              DMA_BASE+0x006c, 4},
    {"DMA_CSRx28",                              DMA_BASE+0x0070, 4},
    {"DMA_CSRx28",                              DMA_BASE+0x0074, 4},
    {"DMA_CSRx30",                              DMA_BASE+0x0078, 4},
    {"DMA_CSRx31",                              DMA_BASE+0x007c, 4},
    {"DMA_ALGN",                                DMA_BASE+0x00a0, 4},
    {"DMA_PCSR",                                DMA_BASE+0x00a4, 4},
    {"DMA_RQSR0",                               DMA_BASE+0x00e0, 4},
    {"DMA_INT",                                 DMA_BASE+0x00f0, 4},
    {"DMA_RCMR0",                               DMA_BASE+0x0100, 4},
    {"DMA_RCMR1",                               DMA_BASE+0x0104, 4},
    {"DMA_RCMR2",                               DMA_BASE+0x0108, 4},
    {"DMA_RCMR3",                               DMA_BASE+0x010c, 4},
    {"DMA_RCMR4",                               DMA_BASE+0x0110, 4},
    {"DMA_RCMR5",                               DMA_BASE+0x0114, 4},
    {"DMA_RCMR6",                               DMA_BASE+0x0118, 4},
    {"DMA_RCMR7",                               DMA_BASE+0x011c, 4},
    {"DMA_RCMR8",                               DMA_BASE+0x0120, 4},
    {"DMA_RCMR9",                               DMA_BASE+0x0124, 4},
    {"DMA_RCMR10",                              DMA_BASE+0x0128, 4},
    {"DMA_RCMR11",                              DMA_BASE+0x012c, 4},
    {"DMA_RCMR12",                              DMA_BASE+0x0130, 4},
    {"DMA_RCMR13",                              DMA_BASE+0x0134, 4},
    {"DMA_RCMR14",                              DMA_BASE+0x0138, 4},
    {"DMA_RCMR15",                              DMA_BASE+0x013c, 4},
    {"DMA_RCMR16",                              DMA_BASE+0x0140, 4},
    {"DMA_RCMR17",                              DMA_BASE+0x0144, 4},
    {"DMA_RCMR18",                              DMA_BASE+0x0148, 4},
    {"DMA_RCMR19",                              DMA_BASE+0x014c, 4},
    {"DMA_RCMR20",                              DMA_BASE+0x0150, 4},
    {"DMA_RCMR21",                              DMA_BASE+0x0154, 4},
    {"DMA_RCMR22",                              DMA_BASE+0x0158, 4},
    {"DMA_RCMR23",                              DMA_BASE+0x015c, 4},
    {"DMA_RCMR24",                              DMA_BASE+0x0160, 4},
    {"DMA_RCMR25",                              DMA_BASE+0x0164, 4},
    {"DMA_RCMR26",                              DMA_BASE+0x0168, 4},
    {"DMA_RCMR27",                              DMA_BASE+0x016c, 4},
    {"DMA_RCMR28",                              DMA_BASE+0x0170, 4},
    {"DMA_RCMR29",                              DMA_BASE+0x0174, 4},
    {"DMA_RCMR30",                              DMA_BASE+0x0178, 4},
    {"DMA_RCMR31",                              DMA_BASE+0x017c, 4},
    {"DMA_RCMR32",                              DMA_BASE+0x0180, 4},
    {"DMA_RCMR33",                              DMA_BASE+0x0184, 4},
    {"DMA_RCMR34",                              DMA_BASE+0x0188, 4},
    {"DMA_RCMR35",                              DMA_BASE+0x018c, 4},
    {"DMA_RCMR36",                              DMA_BASE+0x0190, 4},
    {"DMA_RCMR37",                              DMA_BASE+0x0194, 4},
    {"DMA_RCMR38",                              DMA_BASE+0x0198, 4},
    {"DMA_RCMR39",                              DMA_BASE+0x019c, 4},
    {"DMA_RCMR40",                              DMA_BASE+0x01a0, 4},
    {"DMA_RCMR41",                              DMA_BASE+0x01a4, 4},
    {"DMA_RCMR42",                              DMA_BASE+0x01a8, 4},
    {"DMA_RCMR43",                              DMA_BASE+0x01ac, 4},
    {"DMA_RCMR44",                              DMA_BASE+0x01b0, 4},
    {"DMA_RCMR45",                              DMA_BASE+0x01b4, 4},
    {"DMA_RCMR46",                              DMA_BASE+0x01b8, 4},
    {"DMA_RCMR47",                              DMA_BASE+0x01bc, 4},
    {"DMA_RCMR48",                              DMA_BASE+0x01c0, 4},
    {"DMA_RCMR49",                              DMA_BASE+0x01c4, 4},
    {"DMA_RCMR50",                              DMA_BASE+0x01c8, 4},
    {"DMA_RCMR51",                              DMA_BASE+0x01cc, 4},
    {"DMA_RCMR52",                              DMA_BASE+0x01d0, 4},
    {"DMA_RCMR53",                              DMA_BASE+0x01d4, 4},
    {"DMA_RCMR54",                              DMA_BASE+0x01d8, 4},
    {"DMA_RCMR55",                              DMA_BASE+0x01dc, 4},
    {"DMA_RCMR56",                              DMA_BASE+0x01e0, 4},
    {"DMA_RCMR57",                              DMA_BASE+0x01e4, 4},
    {"DMA_RCMR58",                              DMA_BASE+0x01e8, 4},
    {"DMA_RCMR59",                              DMA_BASE+0x01ec, 4},
    {"DMA_RCMR60",                              DMA_BASE+0x01f0, 4},
    {"DMA_RCMR61",                              DMA_BASE+0x01f4, 4},
    {"DMA_RCMR62",                              DMA_BASE+0x01f8, 4},
    {"DMA_RCMR63",                              DMA_BASE+0x01fc, 4},
    {"DMA_DADR0",                               DMA_BASE+0x2000, 4},
    {"DMA_SADR0",                               DMA_BASE+0x0204, 4},
    {"DMA_TADR0",                               DMA_BASE+0x0208, 4},
    {"DMA_CMD0",                                DMA_BASE+0x020c, 4},
    {"DMA_DADR1",                               DMA_BASE+0x2010, 4},
    {"DMA_SADR1",                               DMA_BASE+0x0214, 4},
    {"DMA_TADR1",                               DMA_BASE+0x0218, 4},
    {"DMA_CMD1",                                DMA_BASE+0x021c, 4},
    {"DMA_DADR2",                               DMA_BASE+0x2020, 4},
    {"DMA_SADR2",                               DMA_BASE+0x0224, 4},
    {"DMA_TADR2",                               DMA_BASE+0x0228, 4},
    {"DMA_CMD2",                                DMA_BASE+0x022c, 4},
    {"DMA_DADR3",                               DMA_BASE+0x2030, 4},
    {"DMA_SADR3",                               DMA_BASE+0x0234, 4},
    {"DMA_TADR3",                               DMA_BASE+0x0238, 4},
    {"DMA_CMD3",                                DMA_BASE+0x023c, 4},
    {"DMA_DADR4",                               DMA_BASE+0x2040, 4},
    {"DMA_SADR4",                               DMA_BASE+0x0244, 4},
    {"DMA_TADR4",                               DMA_BASE+0x0248, 4},
    {"DMA_CMD4",                                DMA_BASE+0x024c, 4},
    {"DMA_DADR5",                               DMA_BASE+0x2050, 4},
    {"DMA_SADR5",                               DMA_BASE+0x0254, 4},
    {"DMA_TADR5",                               DMA_BASE+0x0258, 4},
    {"DMA_CMD5",                                DMA_BASE+0x025c, 4},
    {"DMA_DADR6",                               DMA_BASE+0x2060, 4},
    {"DMA_SADR6",                               DMA_BASE+0x0264, 4},
    {"DMA_TADR6",                               DMA_BASE+0x0268, 4},
    {"DMA_CMD6",                                DMA_BASE+0x026c, 4},
    {"DMA_DADR7",                               DMA_BASE+0x2070, 4},
    {"DMA_SADR7",                               DMA_BASE+0x0274, 4},
    {"DMA_TADR7",                               DMA_BASE+0x0278, 4},
    {"DMA_CMD7",                                DMA_BASE+0x027c, 4},
    {"DMA_DADR8",                               DMA_BASE+0x2080, 4},
    {"DMA_SADR8",                               DMA_BASE+0x0284, 4},
    {"DMA_TADR8",                               DMA_BASE+0x0288, 4},
    {"DMA_CMD8",                                DMA_BASE+0x028c, 4},
    {"DMA_DADR9",                               DMA_BASE+0x2090, 4},
    {"DMA_SADR9",                               DMA_BASE+0x0294, 4},
    {"DMA_TADR9",                               DMA_BASE+0x0298, 4},
    {"DMA_CMD9",                                DMA_BASE+0x029c, 4},
    {"DMA_DADR10",                              DMA_BASE+0x20a0, 4},
    {"DMA_SADR10",                              DMA_BASE+0x02a4, 4},
    {"DMA_TADR10",                              DMA_BASE+0x02a8, 4},
    {"DMA_CMD10",                               DMA_BASE+0x02ac, 4},
    {"DMA_DADR11",                              DMA_BASE+0x20b0, 4},
    {"DMA_SADR11",                              DMA_BASE+0x02b4, 4},
    {"DMA_TADR11",                              DMA_BASE+0x02b8, 4},
    {"DMA_CMD11",                               DMA_BASE+0x02bc, 4},
    {"DMA_DADR12",                              DMA_BASE+0x20c0, 4},
    {"DMA_SADR12",                              DMA_BASE+0x02c4, 4},
    {"DMA_TADR12",                              DMA_BASE+0x02c8, 4},
    {"DMA_CMD12",                               DMA_BASE+0x02cc, 4},
    {"DMA_DADR13",                              DMA_BASE+0x20d0, 4},
    {"DMA_SADR13",                              DMA_BASE+0x02d4, 4},
    {"DMA_TADR13",                              DMA_BASE+0x02d8, 4},
    {"DMA_CMD13",                               DMA_BASE+0x02dc, 4},
    {"DMA_DADR14",                              DMA_BASE+0x20e0, 4},
    {"DMA_SADR14",                              DMA_BASE+0x02e4, 4},
    {"DMA_TADR14",                              DMA_BASE+0x02e8, 4},
    {"DMA_CMD14",                               DMA_BASE+0x02ec, 4},
    {"DMA_DADR15",                              DMA_BASE+0x20f0, 4},
    {"DMA_SADR15",                              DMA_BASE+0x02f4, 4},
    {"DMA_TADR15",                              DMA_BASE+0x02f8, 4},
    {"DMA_CMD15",                               DMA_BASE+0x02fc, 4},
    {"DMA_DADR16",                              DMA_BASE+0x2300, 4},
    {"DMA_SADR16",                              DMA_BASE+0x0304, 4},
    {"DMA_TADR16",                              DMA_BASE+0x0308, 4},
    {"DMA_CMD16",                               DMA_BASE+0x030c, 4},
    {"DMA_DADR17",                              DMA_BASE+0x2310, 4},
    {"DMA_SADR17",                              DMA_BASE+0x0314, 4},
    {"DMA_TADR17",                              DMA_BASE+0x0318, 4},
    {"DMA_CMD17",                               DMA_BASE+0x031c, 4},
    {"DMA_DADR18",                              DMA_BASE+0x2320, 4},
    {"DMA_SADR18",                              DMA_BASE+0x0324, 4},
    {"DMA_TADR18",                              DMA_BASE+0x0328, 4},
    {"DMA_CMD18",                               DMA_BASE+0x032c, 4},
    {"DMA_DADR19",                              DMA_BASE+0x2330, 4},
    {"DMA_SADR19",                              DMA_BASE+0x0334, 4},
    {"DMA_TADR19",                              DMA_BASE+0x0338, 4},
    {"DMA_CMD19",                               DMA_BASE+0x033c, 4},
    {"DMA_DADR20",                              DMA_BASE+0x2340, 4},
    {"DMA_SADR20",                              DMA_BASE+0x0344, 4},
    {"DMA_TADR20",                              DMA_BASE+0x0348, 4},
    {"DMA_CMD20",                               DMA_BASE+0x034c, 4},
    {"DMA_DADR21",                              DMA_BASE+0x2350, 4},
    {"DMA_SADR21",                              DMA_BASE+0x0354, 4},
    {"DMA_TADR21",                              DMA_BASE+0x0358, 4},
    {"DMA_CMD21",                               DMA_BASE+0x035c, 4},
    {"DMA_DADR22",                              DMA_BASE+0x2360, 4},
    {"DMA_SADR22",                              DMA_BASE+0x0364, 4},
    {"DMA_TADR22",                              DMA_BASE+0x0368, 4},
    {"DMA_CMD22",                               DMA_BASE+0x036c, 4},
    {"DMA_DADR23",                              DMA_BASE+0x2370, 4},
    {"DMA_SADR23",                              DMA_BASE+0x0374, 4},
    {"DMA_TADR23",                              DMA_BASE+0x0378, 4},
    {"DMA_CMD23",                               DMA_BASE+0x037c, 4},
    {"DMA_DADR24",                              DMA_BASE+0x2380, 4},
    {"DMA_SADR24",                              DMA_BASE+0x0384, 4},
    {"DMA_TADR24",                              DMA_BASE+0x0388, 4},
    {"DMA_CMD24",                               DMA_BASE+0x038c, 4},
    {"DMA_DADR25",                              DMA_BASE+0x2390, 4},
    {"DMA_SADR25",                              DMA_BASE+0x0394, 4},
    {"DMA_TADR25",                              DMA_BASE+0x0398, 4},
    {"DMA_CMD25",                               DMA_BASE+0x039c, 4},
    {"DMA_DADR26",                              DMA_BASE+0x23a0, 4},
    {"DMA_SADR26",                              DMA_BASE+0x03a4, 4},
    {"DMA_TADR26",                              DMA_BASE+0x03a8, 4},
    {"DMA_CMD26",                               DMA_BASE+0x03ac, 4},
    {"DMA_DADR27",                              DMA_BASE+0x23b0, 4},
    {"DMA_SADR27",                              DMA_BASE+0x03b4, 4},
    {"DMA_TADR27",                              DMA_BASE+0x03b8, 4},
    {"DMA_CMD27",                               DMA_BASE+0x03bc, 4},
    {"DMA_DADR28",                              DMA_BASE+0x23c0, 4},
    {"DMA_SADR28",                              DMA_BASE+0x03c4, 4},
    {"DMA_TADR28",                              DMA_BASE+0x03c8, 4},
    {"DMA_CMD28",                               DMA_BASE+0x03cc, 4},
    {"DMA_DADR29",                              DMA_BASE+0x23d0, 4},
    {"DMA_SADR29",                              DMA_BASE+0x03d4, 4},
    {"DMA_TADR29",                              DMA_BASE+0x03d8, 4},
    {"DMA_CMD29",                               DMA_BASE+0x03dc, 4},
    {"DMA_DADR30",                              DMA_BASE+0x23e0, 4},
    {"DMA_SADR30",                              DMA_BASE+0x03e4, 4},
    {"DMA_TADR30",                              DMA_BASE+0x03e8, 4},
    {"DMA_CMD30",                               DMA_BASE+0x03ec, 4},
    {"DMA_DADR31",                              DMA_BASE+0x23f0, 4},
    {"DMA_SADR31",                              DMA_BASE+0x03f4, 4},
    {"DMA_TADR31",                              DMA_BASE+0x03f8, 4},
    {"DMA_CMD31",                               DMA_BASE+0x03fc, 4},
    {"DMA_RCMR64",                              DMA_BASE+0x1100, 4},
    {"DMA_RCMR65",                              DMA_BASE+0x1104, 4},
    {"DMA_RCMR66",                              DMA_BASE+0x1108, 4},
    {"DMA_RCMR67",                              DMA_BASE+0x110c, 4},
    {"DMA_RCMR68",                              DMA_BASE+0x1110, 4},
    {"DMA_RCMR69",                              DMA_BASE+0x1114, 4},
    {"DMA_RCMR70",                              DMA_BASE+0x1118, 4},
    {"DMA_RCMR71",                              DMA_BASE+0x111c, 4},
    {"DMA_RCMR72",                              DMA_BASE+0x1120, 4},
    {"DMA_RCMR73",                              DMA_BASE+0x1124, 4},
    {"DMA_RCMR74",                              DMA_BASE+0x1128, 4},
    {"DMA_RCMR75",                              DMA_BASE+0x112c, 4},
    {"DMA_RCMR76",                              DMA_BASE+0x1130, 4},
    {"DMA_RCMR77",                              DMA_BASE+0x1134, 4},
    {"DMA_RCMR78",                              DMA_BASE+0x1138, 4},
    {"DMA_RCMR79",                              DMA_BASE+0x113c, 4},
    {"DMA_RCMR80",                              DMA_BASE+0x1140, 4},
    {"DMA_RCMR81",                              DMA_BASE+0x1144, 4},
    {"DMA_RCMR82",                              DMA_BASE+0x1148, 4},
    {"DMA_RCMR83",                              DMA_BASE+0x114c, 4},
    {"DMA_RCMR84",                              DMA_BASE+0x1150, 4},
    {"DMA_RCMR85",                              DMA_BASE+0x1154, 4},
    {"DMA_RCMR86",                              DMA_BASE+0x1158, 4},
    {"DMA_RCMR87",                              DMA_BASE+0x115c, 4},
    {"DMA_RCMR88",                              DMA_BASE+0x1160, 4},
    {"DMA_RCMR89",                              DMA_BASE+0x1164, 4},
    {"DMA_RCMR90",                              DMA_BASE+0x1168, 4},
    {"DMA_RCMR91",                              DMA_BASE+0x116c, 4},
    {"DMA_RCMR92",                              DMA_BASE+0x1170, 4},
    {"DMA_RCMR93",                              DMA_BASE+0x1174, 4},
    {"DMA_RCMR94",                              DMA_BASE+0x1178, 4},
    {"DMA_RCMR95",                              DMA_BASE+0x117c, 4},
    {"DMA_RCMR96",                              DMA_BASE+0x1180, 4},
    {"DMA_RCMR97",                              DMA_BASE+0x1184, 4},
    {"DMA_RCMR98",                              DMA_BASE+0x1188, 4},
    {"DMA_RCMR99",                              DMA_BASE+0x118c, 4},






#define RTC_BASE 0xd4010000
    {"RTC_CNR",                               RTC_BASE+0x000, 4},
    {"RTC_AR",                                RTC_BASE+0x004, 4},
    {"RTC_SR",                                RTC_BASE+0x008, 4},
    {"RTC_TR",                                RTC_BASE+0x00c, 4},
    {"RTC_PR",                                RTC_BASE+0x010, 4},
    {"RTC_BR0",                               RTC_BASE+0x014, 4},
    {"RTC_BR1",                               RTC_BASE+0x018, 4},
    {"RTC_BR2",                               RTC_BASE+0x01c, 4},
    {"RTC_BR3",                               RTC_BASE+0x020, 4},
    {"RTC_BR4",                               RTC_BASE+0x024, 4},


#define TWSI_BASE 0xd4011000
    {"TWSI_BMR",                              TWSI_BASE+0x000, 4},
    {"TWSI_DBR",                              TWSI_BASE+0x008, 4},
    {"TWSI_CR",                               TWSI_BASE+0x010, 4},
    {"TWSI_SR",                               TWSI_BASE+0x018, 4},
    {"TWSI_SAR",                              TWSI_BASE+0x020, 4},
    {"TWSI_LCR",                              TWSI_BASE+0x028, 4},
    {"TWSI_IWCR",                             TWSI_BASE+0x030, 4},
    {"TWSI_WFIFO",                            TWSI_BASE+0x040, 4},
    {"TWSI_WFIFO_WPTR",                       TWSI_BASE+0x044, 4},
    {"TWSI_WFIFO_RPTR",                       TWSI_BASE+0x048, 4},
    {"TWSI_RFIFO",                            TWSI_BASE+0x050, 4},
    {"TWSI_RFIFO_WPTR",                       TWSI_BASE+0x054, 4},
    {"TWSI_RFIFO_RPTR",                       TWSI_BASE+0x058, 4},

#define ONEW_BASE 0xd4011800
    {"ONEW_W1CMDR",                           ONEW_BASE+0x00, 4},
    {"ONEW_W1TRR",                            ONEW_BASE+0x04, 4},
    {"ONEW_W1INTR",                           ONEW_BASE+0x08, 4},
    {"ONEW_W1IER",                            ONEW_BASE+0x0c, 4},
    {"ONEW_W1CDR",                            ONEW_BASE+0x10, 4},


#define KEYPAD_BASE 0xd4012000
    {"KPC_PC",                                KEYPAD_BASE+0x000, 4},
    {"KPC_DK",                                KEYPAD_BASE+0x008, 4},
    {"KPC_REC",                               KEYPAD_BASE+0x010, 4},
    {"KPC_MK",                                KEYPAD_BASE+0x018, 4},
    {"KPC_AS",                                KEYPAD_BASE+0x020, 4},
    {"KPC_ASMKP0",                            KEYPAD_BASE+0x028, 4},
    {"KPC_ASMKP1",                            KEYPAD_BASE+0x030, 4},
    {"KPC_ASMKP2",                            KEYPAD_BASE+0x038, 4},
    {"KPC_ASMKP3",                            KEYPAD_BASE+0x040, 4},
    {"KPC_KDI",                               KEYPAD_BASE+0x048, 4},


#define JTAG_BASE 0xd4013100
    {"JTAGSW_EN",                             JTAG_BASE+0x00, 4},
    {"JTAGSW_CTRL",                           JTAG_BASE+0x04, 4},
    {"JTAGSW_DATA",                           JTAG_BASE+0x08, 4},


#define TMR_BASE 0xd4014000
    {"TMR_CCR",                                 TMR_BASE+0x000, 4},
    {"TMR_T1_M0",                               TMR_BASE+0x004, 4},
    {"TMR_T1_M1",                               TMR_BASE+0x008, 4},
    {"TMR_T1_M2",                               TMR_BASE+0x00c, 4},
    {"TMR_T2_M0",                               TMR_BASE+0x010, 4},
    {"TMR_T2_M1",                               TMR_BASE+0x014, 4},
    {"TMR_T2_M2",                               TMR_BASE+0x018, 4},
    {"TMR_T3_M0",                               TMR_BASE+0x01c, 4},
    {"TMR_T3_M1",                               TMR_BASE+0x020, 4},
    {"TMR_T3_M2",                               TMR_BASE+0x024, 4},
    {"TMR_CR1",                                 TMR_BASE+0x028, 4},
    {"TMR_CR2",                                 TMR_BASE+0x02c, 4},
    {"TMR_CR3",                                 TMR_BASE+0x030, 4},
    {"TMR_SRN1",                                TMR_BASE+0x034, 4},
    {"TMR_SRN2",                                TMR_BASE+0x038, 4},
    {"TMR_SRN3",                                TMR_BASE+0x03c, 4},
    {"TMR_IER1",                                TMR_BASE+0x040, 4},
    {"TMR_IER2",                                TMR_BASE+0x044, 4},
    {"TMR_IER3",                                TMR_BASE+0x048, 4},
    {"TMR_PLVR1",                               TMR_BASE+0x04c, 4},
    {"TMR_PLVR2",                               TMR_BASE+0x050, 4},
    {"TMR_PLVR3",                               TMR_BASE+0x054, 4},
    {"TMR_PLCR1",                               TMR_BASE+0x058, 4},
    {"TMR_PLCR2",                               TMR_BASE+0x05c, 4},
    {"TMR_PLCR3",                               TMR_BASE+0x060, 4},
    {"TMR_WMER",                                TMR_BASE+0x064, 4},
    {"TMR_WMR",                                 TMR_BASE+0x068, 4},
    {"TMR_WVR",                                 TMR_BASE+0x06c, 4},
    {"TMR_WSR",                                 TMR_BASE+0x070, 4},
    {"TMR_ICR1",                                TMR_BASE+0x074, 4},
    {"TMR_ICR2",                                TMR_BASE+0x078, 4},
    {"TMR_ICR3",                                TMR_BASE+0x07c, 4},
    {"TMR_WICR",                                TMR_BASE+0x080, 4},
    {"TMR_CER",                                 TMR_BASE+0x084, 4},
    {"TMR_CMR",                                 TMR_BASE+0x088, 4},
    {"TMR_ILR1",                                TMR_BASE+0x08c, 4},
    {"TMR_ILR2",                                TMR_BASE+0x090, 4},
    {"TMR_ILR3",                                TMR_BASE+0x094, 4},
    {"TMR_WCR",                                 TMR_BASE+0x098, 4},
    {"TMR_WFAR",                                TMR_BASE+0x09c, 4},
    {"TMR_WSAR",                                TMR_BASE+0x0a0, 4},
    {"TMR_CVWR",                                TMR_BASE+0x0a4, 4},


#define APB1_BASE 0xd4015000
    {"APBC_UART1_CLK_RST",                      APB1_BASE+0x000, 4},
    {"APBC_UART2_CLK_RST",                      APB1_BASE+0x004, 4},
    {"APBC_GPIO_CLK_RST",                       APB1_BASE+0x008, 4},
    {"APBC_PWM1_CLK_RST",                       APB1_BASE+0x00c, 4},
    {"APBC_PWM2_CLK_RST",                       APB1_BASE+0x010, 4},
    {"APBC_PWM3_CLK_RST",                       APB1_BASE+0x014, 4},
    {"APBC_PWM4_CLK_RST",                       APB1_BASE+0x018, 4},
    {"APBC_RTC_CLK_RST",                        APB1_BASE+0x028, 4},
    {"APBC_TWSI0_CLK_RST",                      APB1_BASE+0x02c, 4},
    {"APBC_KPC_CLK_RST",                        APB1_BASE+0x030, 4},
    {"APBC_TIMERS_CLK_RST",                     APB1_BASE+0x034, 4},
    {"APBC_AIB_CLK_RST",                        APB1_BASE+0x03c, 4},
    {"APBC_SW_JTAG_CLK_RST",                    APB1_BASE+0x040, 4},
    {"APBC_TIMER1_CLK_RST",                     APB1_BASE+0x044, 4},
    {"APBC_ONEWIRE_CLK_RST",                    APB1_BASE+0x048, 4},
    {"APBC_ASFAR_CLK_RST",                      APB1_BASE+0x050, 4},
    {"APBC_ASSAR_CLK_RST",                      APB1_BASE+0x054, 4},
    {"APBC_PWR_TWSI_CLK_RST",                   APB1_BASE+0x06c, 4},
    {"APBC_UART3_CLK_RST",                      APB1_BASE+0x070, 4},
    {"APBC_TIMER2_CLK_RST",                     APB1_BASE+0x07c, 4},
    {"APBC_AC97_CLK_RST",                       APB1_BASE+0x084, 4},

#define APB2_BASE 0xd4015800
    {"APBC_SSP1_CLK_RST",                       APB2_BASE+0x01c, 4},
    {"APBC_SSP2_CLK_RST",                       APB2_BASE+0x020, 4},
    {"APBC_SSP3_CLK_RST",                       APB2_BASE+0x04c, 4},
    {"APBC_SSP4_CLK_RST",                       APB2_BASE+0x058, 4},
    {"APBC_SSP5_CLK_RST",                       APB2_BASE+0x05c, 4},


#define UART1_BASE 0xd4017000
    {"UART1_RBR",                              UART1_BASE+0x000, 4},
    {"UART1_THR",                              UART1_BASE+0x000, 4},
    {"UART1_DLH",                              UART1_BASE+0x004, 4},
    {"UART1_IER",                              UART1_BASE+0x004, 4},
    {"UART1_IIR",                              UART1_BASE+0x008, 4},
    {"UART1_FCR",                              UART1_BASE+0x008, 4},
    {"UART1_LCR",                              UART1_BASE+0x00c, 4},
    {"UART1_MCR",                              UART1_BASE+0x010, 4},
    {"UART1_LSR",                              UART1_BASE+0x014, 4},
    {"UART1_MSR",                              UART1_BASE+0x018, 4},
    {"UART1_SCR",                              UART1_BASE+0x01c, 4},
    {"UART1_ISR",                              UART1_BASE+0x020, 4},
    {"UART1_FOR",                              UART1_BASE+0x024, 4},
    {"UART1_ABR",                              UART1_BASE+0x028, 4},
    {"UART1_ACR",                              UART1_BASE+0x02c, 4},


#define UART2_BASE 0xd4018000
    {"UART2_RBR",                              UART2_BASE+0x000, 4},
    {"UART2_THR",                              UART2_BASE+0x000, 4},
    {"UART2_DLH",                              UART2_BASE+0x004, 4},
    {"UART2_IER",                              UART2_BASE+0x004, 4},
    {"UART2_IIR",                              UART2_BASE+0x008, 4},
    {"UART2_FCR",                              UART2_BASE+0x008, 4},
    {"UART2_LCR",                              UART2_BASE+0x00c, 4},
    {"UART2_MCR",                              UART2_BASE+0x010, 4},
    {"UART2_LSR",                              UART2_BASE+0x014, 4},
    {"UART2_MSR",                              UART2_BASE+0x018, 4},
    {"UART2_SCR",                              UART2_BASE+0x01c, 4},
    {"UART2_ISR",                              UART2_BASE+0x020, 4},
    {"UART2_FOR",                              UART2_BASE+0x024, 4},
    {"UART2_ABR",                              UART2_BASE+0x028, 4},
    {"UART2_ACR",                              UART2_BASE+0x02c, 4},


#define UART3_BASE 0xd4026000
    {"UART3_RBR",                              UART3_BASE+0x000, 4},
    {"UART3_THR",                              UART3_BASE+0x000, 4},
    {"UART3_DLH",                              UART3_BASE+0x004, 4},
    {"UART3_IER",                              UART3_BASE+0x004, 4},
    {"UART3_IIR",                              UART3_BASE+0x008, 4},
    {"UART3_FCR",                              UART3_BASE+0x008, 4},
    {"UART3_LCR",                              UART3_BASE+0x00c, 4},
    {"UART3_MCR",                              UART3_BASE+0x010, 4},
    {"UART3_LSR",                              UART3_BASE+0x014, 4},
    {"UART3_MSR",                              UART3_BASE+0x018, 4},
    {"UART3_SCR",                              UART3_BASE+0x01c, 4},
    {"UART3_ISR",                              UART3_BASE+0x020, 4},
    {"UART3_FOR",                              UART3_BASE+0x024, 4},
    {"UART3_ABR",                              UART3_BASE+0x028, 4},
    {"UART3_ACR",                              UART3_BASE+0x02c, 4},



#define GPIO1_BASE 0xd4019000
    {"GPIO1_PLR",                              GPIO1_BASE+0x00, 4},
    {"GPIO1_PDR",                              GPIO1_BASE+0x0c, 4},
    {"GPIO1_PSR",                              GPIO1_BASE+0x18, 4},
    {"GPIO1_PCR",                              GPIO1_BASE+0x24, 4},
    {"GPIO1_RER",                              GPIO1_BASE+0x30, 4},
    {"GPIO1_FERx",                             GPIO1_BASE+0x3c, 4},
    {"GPIO1_EDR",                              GPIO1_BASE+0x48, 4},
    {"GPIO1_SDR",                              GPIO1_BASE+0x54, 4},
    {"GPIO1_CDR",                              GPIO1_BASE+0x60, 4},
    {"GPIO1_SRERx",                            GPIO1_BASE+0x6c, 4},
    {"GPIO1_CRERx",                            GPIO1_BASE+0x78, 4},
    {"GPIO1_SFER",                             GPIO1_BASE+0x84, 4},
    {"GPIO1_CFER",                             GPIO1_BASE+0x90, 4},
    {"APMASK1",                                GPIO1_BASE+0x9c, 4},
    {"CPMASK1",                                GPIO1_BASE+0xa8, 4},

#define GPIO2_BASE 0xd4019004
    {"GPIO2_PLR",                              GPIO2_BASE+0x00, 4},
    {"GPIO2_PDR",                              GPIO2_BASE+0x0c, 4},
    {"GPIO2_PSR",                              GPIO2_BASE+0x18, 4},
    {"GPIO2_PCR",                              GPIO2_BASE+0x24, 4},
    {"GPIO2_RER",                              GPIO2_BASE+0x30, 4},
    {"GPIO2_FERx",                             GPIO2_BASE+0x3c, 4},
    {"GPIO2_EDR",                              GPIO2_BASE+0x48, 4},
    {"GPIO2_SDR",                              GPIO2_BASE+0x54, 4},
    {"GPIO2_CDR",                              GPIO2_BASE+0x60, 4},
    {"GPIO2_SRERx",                            GPIO2_BASE+0x6c, 4},
    {"GPIO2_CRERx",                            GPIO2_BASE+0x78, 4},
    {"GPIO2_SFER",                             GPIO2_BASE+0x84, 4},
    {"GPIO2_CFER",                             GPIO2_BASE+0x90, 4},
    {"APMASK2",                                GPIO2_BASE+0x9c, 4},
    {"CPMASK2",                                GPIO2_BASE+0xa8, 4},

#define GPIO3_BASE 0xd4019008
    {"GPIO3_PLR",                              GPIO3_BASE+0x00, 4},
    {"GPIO3_PDR",                              GPIO3_BASE+0x0c, 4},
    {"GPIO3_PSR",                              GPIO3_BASE+0x18, 4},
    {"GPIO3_PCR",                              GPIO3_BASE+0x24, 4},
    {"GPIO3_RER",                              GPIO3_BASE+0x30, 4},
    {"GPIO3_FERx",                             GPIO3_BASE+0x3c, 4},
    {"GPIO3_EDR",                              GPIO3_BASE+0x48, 4},
    {"GPIO3_SDR",                              GPIO3_BASE+0x54, 4},
    {"GPIO3_CDR",                              GPIO3_BASE+0x60, 4},
    {"GPIO3_SRERx",                            GPIO3_BASE+0x6c, 4},
    {"GPIO3_CRERx",                            GPIO3_BASE+0x78, 4},
    {"GPIO3_SFER",                             GPIO3_BASE+0x84, 4},
    {"GPIO3_CFER",                             GPIO3_BASE+0x90, 4},
    {"APMASK3",                                GPIO3_BASE+0x9c, 4},
    {"CPMASK3",                                GPIO3_BASE+0xa8, 4},

#define GPIO4_BASE 0xd4019100
    {"GPIO4_PLR",                              GPIO4_BASE+0x00, 4},
    {"GPIO4_PDR",                              GPIO4_BASE+0x0c, 4},
    {"GPIO4_PSR",                              GPIO4_BASE+0x18, 4},
    {"GPIO4_PCR",                              GPIO4_BASE+0x24, 4},
    {"GPIO4_RER",                              GPIO4_BASE+0x30, 4},
    {"GPIO4_FERx",                             GPIO4_BASE+0x3c, 4},
    {"GPIO4_EDR",                              GPIO4_BASE+0x48, 4},
    {"GPIO4_SDR",                              GPIO4_BASE+0x54, 4},
    {"GPIO4_CDR",                              GPIO4_BASE+0x60, 4},
    {"GPIO4_SRERx",                            GPIO4_BASE+0x6c, 4},
    {"GPIO4_CRERx",                            GPIO4_BASE+0x78, 4},
    {"GPIO4_SFER",                             GPIO4_BASE+0x84, 4},
    {"GPIO4_CFER",                             GPIO4_BASE+0x90, 4},
    {"APMASK4",                                GPIO4_BASE+0x9c, 4},
    {"CPMASK4",                                GPIO4_BASE+0xa8, 4},

#define GPIO_EDGE_BASE 0xd4019800
    {"GPIOE_RER0",                              GPIO_EDGE_BASE+0x00, 4},
    {"GPIOE_RER1",                              GPIO_EDGE_BASE+0x04, 4},
    {"GPIOE_RER2",                              GPIO_EDGE_BASE+0x08, 4},
    {"GPIOE_RER3",                              GPIO_EDGE_BASE+0x0c, 4},


#define PWM0_BASE 0xd401a000
    {"PWM0_CRX",                                PWM0_BASE+0x00, 4},
    {"PWM0_DCR",                                PWM0_BASE+0x04, 4},
    {"PWM0_PCR",                                PWM0_BASE+0x08, 4},

#define PWM1_BASE 0xd401a400
    {"PWM1_CRX",                                PWM1_BASE+0x00, 4},
    {"PWM1_DCR",                                PWM1_BASE+0x04, 4},
    {"PWM1_PCR",                                PWM1_BASE+0x08, 4},

#define PWM2_BASE 0xd401a800
    {"PWM2_CRX",                                PWM2_BASE+0x00, 4},
    {"PWM2_DCR",                                PWM2_BASE+0x04, 4},
    {"PWM2_PCR",                                PWM2_BASE+0x08, 4},

#define PWM3_BASE 0xd401ac00
    {"PWM3_CRX",                                PWM3_BASE+0x00, 4},
    {"PWM3_DCR",                                PWM3_BASE+0x04, 4},
    {"PWM3_PCR",                                PWM3_BASE+0x08, 4},

#define SSP1_BASE 0xd401b000
    {"SSP1_SSCR0",                             SSP1_BASE+0x000, 4},
    {"SSP1_SSCR1",                             SSP1_BASE+0x004, 4},
    {"SSP1_SSSR",                              SSP1_BASE+0x008, 4},
    {"SSP1_SSITR",                             SSP1_BASE+0x00c, 4},
    {"SSP1_SSDR",                              SSP1_BASE+0x010, 4},
    {"SSP1_SSTO",                              SSP1_BASE+0x028, 4},
    {"SSP1_SSPSP",                             SSP1_BASE+0x02c, 4},
    {"SSP1_SSTSA",                             SSP1_BASE+0x030, 4},
    {"SSP1_SSRSA",                             SSP1_BASE+0x034, 4},
    {"SSP1_SSTSS",                             SSP1_BASE+0x038, 4},
    {"SSP1_SSACD",                             SSP1_BASE+0x03c, 4},
    {"SSP1_SSACDD",                            SSP1_BASE+0x040, 4},


#define SSP2_BASE 0xd401c000
    {"SSP2_SSCR0",                             SSP2_BASE+0x000, 4},
    {"SSP2_SSCR1",                             SSP2_BASE+0x004, 4},
    {"SSP2_SSSR",                              SSP2_BASE+0x008, 4},
    {"SSP2_SSITR",                             SSP2_BASE+0x00c, 4},
    {"SSP2_SSDR",                              SSP2_BASE+0x010, 4},
    {"SSP2_SSTO",                              SSP2_BASE+0x028, 4},
    {"SSP2_SSPSP",                             SSP2_BASE+0x02c, 4},
    {"SSP2_SSTSA",                             SSP2_BASE+0x030, 4},
    {"SSP2_SSRSA",                             SSP2_BASE+0x034, 4},
    {"SSP2_SSTSS",                             SSP2_BASE+0x038, 4},
    {"SSP2_SSACD",                             SSP2_BASE+0x03c, 4},
    {"SSP2_SSACDD",                            SSP2_BASE+0x040, 4},


#define MFP_BASE 0xd401e000
    {"MFP_37",                                  MFP_BASE+0x000, 4},
    {"MFP_38",                                  MFP_BASE+0x004, 4},
    {"MFP_39",                                  MFP_BASE+0x008, 4},
    {"MFP_40",                                  MFP_BASE+0x00c, 4},
    {"MFP_41",                                  MFP_BASE+0x010, 4},
    {"MFP_42",                                  MFP_BASE+0x014, 4},
    {"MFP_43",                                  MFP_BASE+0x018, 4},
    {"MFP_44",                                  MFP_BASE+0x01c, 4},
    {"MFP_45",                                  MFP_BASE+0x020, 4},
    {"MFP_46",                                  MFP_BASE+0x024, 4},
    {"MFP_47",                                  MFP_BASE+0x028, 4},
    {"MFP_48",                                  MFP_BASE+0x02c, 4},
    {"MFP_49",                                  MFP_BASE+0x030, 4},
    {"MFP_50",                                  MFP_BASE+0x034, 4},
    {"MFP_51",                                  MFP_BASE+0x038, 4},
    {"MFP_52",                                  MFP_BASE+0x03c, 4},
    {"MFP_53",                                  MFP_BASE+0x040, 4},
    {"MFP_54",                                  MFP_BASE+0x044, 4},
    {"MFP_55",                                  MFP_BASE+0x048, 4},
    {"MFP_00",                                  MFP_BASE+0x04c, 4},
    {"MFP_01",                                  MFP_BASE+0x050, 4},
    {"MFP_02",                                  MFP_BASE+0x054, 4},
    {"MFP_03",                                  MFP_BASE+0x058, 4},
    {"MFP_04",                                  MFP_BASE+0x05c, 4},
    {"MFP_05",                                  MFP_BASE+0x060, 4},
    {"MFP_06",                                  MFP_BASE+0x064, 4},
    {"MFP_07",                                  MFP_BASE+0x068, 4},
    {"MFP_08",                                  MFP_BASE+0x06c, 4},
    {"MFP_09",                                  MFP_BASE+0x070, 4},
    {"MFP_10",                                  MFP_BASE+0x074, 4},
    {"MFP_11",                                  MFP_BASE+0x078, 4},
    {"MFP_12",                                  MFP_BASE+0x07c, 4},
    {"MFP_13",                                  MFP_BASE+0x080, 4},
    {"MFP_14",                                  MFP_BASE+0x084, 4},
    {"MFP_15",                                  MFP_BASE+0x088, 4},
    {"MFP_16",                                  MFP_BASE+0x08c, 4},
    {"MFP_17",                                  MFP_BASE+0x090, 4},
    {"MFP_18",                                  MFP_BASE+0x094, 4},
    {"MFP_k9",                                  MFP_BASE+0x098, 4},
    {"MFP_20",                                  MFP_BASE+0x09c, 4},
    {"MFP_21",                                  MFP_BASE+0x0a0, 4},
    {"MFP_22",                                  MFP_BASE+0x0a4, 4},
    {"MFP_23",                                  MFP_BASE+0x0a8, 4},
    {"MFP_24",                                  MFP_BASE+0x0ac, 4},
    {"MFP_25",                                  MFP_BASE+0x0b0, 4},
    {"MFP_26",                                  MFP_BASE+0x0b4, 4},
    {"MFP_27",                                  MFP_BASE+0x0b8, 4},
    {"MFP_28",                                  MFP_BASE+0x0bc, 4},
    {"MFP_29",                                  MFP_BASE+0x0c0, 4},
    {"MFP_30",                                  MFP_BASE+0x0c4, 4},
    {"MFP_31",                                  MFP_BASE+0x0c8, 4},
    {"MFP_32",                                  MFP_BASE+0x0cc, 4},
    {"MFP_33",                                  MFP_BASE+0x0d0, 4},
    {"MFP_34",                                  MFP_BASE+0x0d4, 4},
    {"MFP_35",                                  MFP_BASE+0x0d8, 4},
    {"MFP_36",                                  MFP_BASE+0x0dc, 4},
    {"MFP_56",                                  MFP_BASE+0x0e0, 4},
    {"MFP_57",                                  MFP_BASE+0x0e4, 4},
    {"MFP_58",                                  MFP_BASE+0x0e8, 4},
    {"MFP_59",                                  MFP_BASE+0x0ec, 4},
    {"MFP_60",                                  MFP_BASE+0x0f0, 4},
    {"MFP_61",                                  MFP_BASE+0x0f4, 4},
    {"MFP_62",                                  MFP_BASE+0x0f8, 4},
    {"MFP_63",                                  MFP_BASE+0x0fc, 4},
    {"MFP_64",                                  MFP_BASE+0x100, 4},
    {"MFP_65",                                  MFP_BASE+0x104, 4},
    {"MFP_66",                                  MFP_BASE+0x109, 4},
    {"MFP_67",                                  MFP_BASE+0x10c, 4},
    {"MFP_68",                                  MFP_BASE+0x110, 4},
    {"MFP_69",                                  MFP_BASE+0x114, 4},
    {"MFP_70",                                  MFP_BASE+0x118, 4},
    {"MFP_71",                                  MFP_BASE+0x11c, 4},
    {"MFP_72",                                  MFP_BASE+0x120, 4},
    {"MFP_73",                                  MFP_BASE+0x124, 4},
    {"MFP_74",                                  MFP_BASE+0x128, 4},
    {"MFP_75",                                  MFP_BASE+0x12c, 4},
    {"MFP_76",                                  MFP_BASE+0x130, 4},
    {"MFP_77",                                  MFP_BASE+0x134, 4},
    {"MFP_78",                                  MFP_BASE+0x138, 4},
    {"MFP_79",                                  MFP_BASE+0x13c, 4},
    {"MFP_80",                                  MFP_BASE+0x140, 4},
    {"MFP_81",                                  MFP_BASE+0x144, 4},
    {"MFP_82",                                  MFP_BASE+0x148, 4},
    {"MFP_83",                                  MFP_BASE+0x14c, 4},
    {"MFP_84",                                  MFP_BASE+0x150, 4},
    {"MFP_85",                                  MFP_BASE+0x154, 4},
    {"MFP_86",                                  MFP_BASE+0x158, 4},
    {"MFP_87",                                  MFP_BASE+0x15c, 4},
    {"MFP_88",                                  MFP_BASE+0x160, 4},
    {"MFP_89",                                  MFP_BASE+0x164, 4},
    {"MFP_90",                                  MFP_BASE+0x168, 4},
    {"MFP_91",                                  MFP_BASE+0x16c, 4},
    {"MFP_92",                                  MFP_BASE+0x170, 4},
    {"MFP_93",                                  MFP_BASE+0x174, 4},
    {"MFP_94",                                  MFP_BASE+0x178, 4},
    {"MFP_95",                                  MFP_BASE+0x17c, 4},
    {"MFP_96",                                  MFP_BASE+0x180, 4},
    {"MFP_97",                                  MFP_BASE+0x184, 4},
    {"MFP_98",                                  MFP_BASE+0x188, 4},
    {"MFP_99",                                  MFP_BASE+0x18c, 4},
    {"MFP_100",                                 MFP_BASE+0x190, 4},
    {"MFP_101",                                 MFP_BASE+0x194, 4},
    {"MFP_102",                                 MFP_BASE+0x198, 4},
    {"MFP_103",                                 MFP_BASE+0x19c, 4},
    {"MFP_104",                                 MFP_BASE+0x1a0, 4},
    {"MFP_105",                                 MFP_BASE+0x1a4, 4},
    {"MFP_106",                                 MFP_BASE+0x1a8, 4},
    {"MFP_107",                                 MFP_BASE+0x1ac, 4},
    {"MFP_108",                                 MFP_BASE+0x1b0, 4},
    {"MFP_109",                                 MFP_BASE+0x1b4, 4},
    {"MFP_110",                                 MFP_BASE+0x1b8, 4},
    {"MFP_111",                                 MFP_BASE+0x1bc, 4},
    {"MFP_112",                                 MFP_BASE+0x1c0, 4},
    {"MFP_113",                                 MFP_BASE+0x1c4, 4},
    {"MFP_114",                                 MFP_BASE+0x1c8, 4},
    {"MFP_115",                                 MFP_BASE+0x1cc, 4},
    {"MFP_116",                                 MFP_BASE+0x1d0, 4},
    {"MFP_117",                                 MFP_BASE+0x1d4, 4},
    {"MFP_118",                                 MFP_BASE+0x1d8, 4},
    {"MFP_119",                                 MFP_BASE+0x1dc, 4},
    {"MFP_120",                                 MFP_BASE+0x1e0, 4},
    {"MFP_121",                                 MFP_BASE+0x1e4, 4},
    {"MFP_122",                                 MFP_BASE+0x1e8, 4},
    {"PWR_SCL",                                 MFP_BASE+0x1ec, 4},
    {"PWR_SDA",                                 MFP_BASE+0x1f0, 4},
    {"PRI_TDI",                                 MFP_BASE+0x1f4, 4},
    {"PRI_TMS",                                 MFP_BASE+0x1f8, 4},
    {"PRI_TCK",                                 MFP_BASE+0x1fc, 4},
    {"PRI_TDO",                                 MFP_BASE+0x200, 4},
    {"PRI_TRST_N",                              MFP_BASE+0x204, 4},
    {"EXT_WAKEUP",                              MFP_BASE+0x208, 4},


#define SSP3_BASE 0xd401f000
    {"SSP3_SSCR0",                             SSP3_BASE+0x000, 4},
    {"SSP3_SSCR1",                             SSP3_BASE+0x004, 4},
    {"SSP3_SSSR",                              SSP3_BASE+0x008, 4},
    {"SSP3_SSITR",                             SSP3_BASE+0x00c, 4},
    {"SSP3_SSDR",                              SSP3_BASE+0x010, 4},
    {"SSP3_SSTO",                              SSP3_BASE+0x028, 4},
    {"SSP3_SSPSP",                             SSP3_BASE+0x02c, 4},
    {"SSP3_SSTSA",                             SSP3_BASE+0x030, 4},
    {"SSP3_SSRSA",                             SSP3_BASE+0x034, 4},
    {"SSP3_SSTSS",                             SSP3_BASE+0x038, 4},
    {"SSP3_SSACD",                             SSP3_BASE+0x03c, 4},
    {"SSP3_SSACDD",                            SSP3_BASE+0x040, 4},

#define SSP4_BASE 0xd4020000
    {"SSP4_SSCR0",                             SSP4_BASE+0x000, 4},
    {"SSP4_SSCR1",                             SSP4_BASE+0x004, 4},
    {"SSP4_SSSR",                              SSP4_BASE+0x008, 4},
    {"SSP4_SSITR",                             SSP4_BASE+0x00c, 4},
    {"SSP4_SSDR",                              SSP4_BASE+0x010, 4},
    {"SSP4_SSTO",                              SSP4_BASE+0x028, 4},
    {"SSP4_SSPSP",                             SSP4_BASE+0x02c, 4},
    {"SSP4_SSTSA",                             SSP4_BASE+0x030, 4},
    {"SSP4_SSRSA",                             SSP4_BASE+0x034, 4},
    {"SSP4_SSTSS",                             SSP4_BASE+0x038, 4},
    {"SSP4_SSACD",                             SSP4_BASE+0x03c, 4},
    {"SSP4_SSACDD",                            SSP4_BASE+0x040, 4},


#define SSP5_BASE 0xd4021000
    {"SSP5_SSCR0",                             SSP5_BASE+0x000, 4},
    {"SSP5_SSCR1",                             SSP5_BASE+0x004, 4},
    {"SSP5_SSSR",                              SSP5_BASE+0x008, 4},
    {"SSP5_SSITR",                             SSP5_BASE+0x00c, 4},
    {"SSP5_SSDR",                              SSP5_BASE+0x010, 4},
    {"SSP5_SSTO",                              SSP5_BASE+0x028, 4},
    {"SSP5_SSPSP",                             SSP5_BASE+0x02c, 4},
    {"SSP5_SSTSA",                             SSP5_BASE+0x030, 4},
    {"SSP5_SSRSA",                             SSP5_BASE+0x034, 4},
    {"SSP5_SSTSS",                             SSP5_BASE+0x038, 4},
    {"SSP5_SSACD",                             SSP5_BASE+0x03c, 4},
    {"SSP5_SSACDD",                            SSP5_BASE+0x040, 4},


#define TWSI5_BASE 0xd4025000
    {"TWSI5_BMR",                              TWSI5_BASE+0x000, 4},
    {"TWSI5_DBR",                              TWSI5_BASE+0x008, 4},
    {"TWSI5_CR",                               TWSI5_BASE+0x010, 4},
    {"TWSI5_SR",                               TWSI5_BASE+0x018, 4},
    {"TWSI5_SAR",                              TWSI5_BASE+0x020, 4},
    {"TWSI5_LCR",                              TWSI5_BASE+0x028, 4},
    {"TWSI5_IWCR",                             TWSI5_BASE+0x030, 4},
    {"TWSI5_WFIFO",                            TWSI5_BASE+0x040, 4},
    {"TWSI5_WFIFO_WPTR",                       TWSI5_BASE+0x044, 4},
    {"TWSI5_WFIFO_RPTR",                       TWSI5_BASE+0x048, 4},
    {"TWSI5_RFIFO",                            TWSI5_BASE+0x050, 4},
    {"TWSI5_RFIFO_WPTR",                       TWSI5_BASE+0x054, 4},
    {"TWSI5_RFIFO_RPTR",                       TWSI5_BASE+0x058, 4},



#define AC97_BASE 0xd402b000
    {"AC97_POCR",                             AC97_BASE+0x000, 4},
    {"AC_97_MCCR",                            AC97_BASE+0x008, 4},
    {"AC97_GCR",                              AC97_BASE+0x00c, 4},
    {"AC97_POSR",                             AC97_BASE+0x010, 4},
    {"AC97_PCMISR",                           AC97_BASE+0x014, 4},
    {"AC97_MCSR",                             AC97_BASE+0x018, 4},
    {"AC97_GSR",                              AC97_BASE+0x01c, 4},
    {"AC97_CAR",                              AC97_BASE+0x020, 4},
    {"AC97_PCSCR",                            AC97_BASE+0x024, 4},
    {"AC97_PCSSR",                            AC97_BASE+0x028, 4},
    {"AC97_PCSDR",                            AC97_BASE+0x02c, 4},
    {"AC97_PCCLCR",                           AC97_BASE+0x030, 4},
    {"AC97_PCCLSR",                           AC97_BASE+0x034, 4},
    {"AC97_PCCLDR",                           AC97_BASE+0x038, 4},
    {"AC97_PCDR",                             AC97_BASE+0x040, 4},
    {"AC97_MCDR",                             AC97_BASE+0x060, 4},
    {"AC97_MOCR",                             AC97_BASE+0x100, 4},
    {"AC97_MICR",                             AC97_BASE+0x108, 4},
    {"AC97_MOSR",                             AC97_BASE+0x110, 4},
    {"AC97_MISR",                             AC97_BASE+0x118, 4},
    {"AC97_MODR",                             AC97_BASE+0x140, 4},


#define PMU_BASE 0xd402f000
    #warning No PMU base


#define MPMU_BASE 0xd4050000
    {"MPMU_FCCR",                               MPMU_BASE+0x0008, 4},
    {"MPMU_POCR",                               MPMU_BASE+0x000c, 4},
    {"MPMU_POSR",                               MPMU_BASE+0x0010, 4},
    {"MPMU_SUCCR",                              MPMU_BASE+0x0014, 4},
    {"MPMU_OHCR",                               MPMU_BASE+0x001c, 4},
    {"MPMU_GPCR",                               MPMU_BASE+0x0030, 4},
    {"MPMU_PLL2CR",                             MPMU_BASE+0x0034, 4},
    {"MPMU_SCCR",                               MPMU_BASE+0x0038, 4},
    {"MPMU_PLL1_REG1",                          MPMU_BASE+0x0050, 4},
    {"MPMU_PLL1_REG2",                          MPMU_BASE+0x0054, 4},
    {"MPMU_PLL1_SSC",                           MPMU_BASE+0x0058, 4},
    {"MPMU_PLL2_REG1",                          MPMU_BASE+0x0060, 4},
    {"MPMU_PLL2_REG2",                          MPMU_BASE+0x0064, 4},
    {"MPMU_PLL2_SSC",                           MPMU_BASE+0x0068, 4},
    {"MPMU_TS",                                 MPMU_BASE+0x0080, 4},
    {"MPMU_WDTPCR",                             MPMU_BASE+0x0200, 4},
    {"MPMU_APCR",                               MPMU_BASE+0x1000, 4},
    {"MPMU_APSR",                               MPMU_BASE+0x1004, 4},
    {"MPMU_APRR",                               MPMU_BASE+0x1020, 4},
    {"MPMU_ACGR",                               MPMU_BASE+0x1024, 4},
    {"MPMU_ARSR",                               MPMU_BASE+0x1028, 4},
    {"MPMU_AWUCRS",                             MPMU_BASE+0x1048, 4},
    {"MPMU_AWUCRM",                             MPMU_BASE+0x104c, 4},
    {"MPMU_ASYSDR",                             MPMU_BASE+0x1050, 4},
    {"MPMU_SSPDR",                              MPMU_BASE+0x1054, 4},


#define FUSE_BASE 0xd4201000
    #define No FUSE registers


#define USB_PHY_SPH_BASE 0xd4206000
    {"USB_PHY_SPH_UTMI_REVISION",               USB_PHY_SPH_BASE+0x00, 4},
    {"USB_PHY_SPH_UTMI_CTRL",                   USB_PHY_SPH_BASE+0x04, 4},
    {"USB_PHY_SPH_UTMI_PLL",                    USB_PHY_SPH_BASE+0x08, 4},
    {"USB_PHY_SPH_UTMI_TX",                     USB_PHY_SPH_BASE+0x0c, 4},
    {"USB_PHY_SPH_UTMI_RX",                     USB_PHY_SPH_BASE+0x10, 4},
    {"USB_PHY_SPH_UTMI_IVREF",                  USB_PHY_SPH_BASE+0x14, 4},
    {"USB_PHY_SPH_UTMI_TEST_GRP_0",             USB_PHY_SPH_BASE+0x18, 4},
    {"USB_PHY_SPH_UTMI_TEST_GRP_1",             USB_PHY_SPH_BASE+0x1c, 4},
    {"USB_PHY_SPH_UTMI_TEST_GRP_2",             USB_PHY_SPH_BASE+0x20, 4},
    {"USB_PHY_SPH_UTMI_TEST_GRP_3",             USB_PHY_SPH_BASE+0x24, 4},
    {"USB_PHY_SPH_UTMI_TEST_GRP_4",             USB_PHY_SPH_BASE+0x28, 4},
    {"USB_PHY_SPH_UTMI_TEST_GRP_5",             USB_PHY_SPH_BASE+0x2c, 4},
    {"USB_PHY_SPH_UTMI_RESERVE",                USB_PHY_SPH_BASE+0x30, 4},
    {"USB_PHY_SPH_UTMI_USB_INT",                USB_PHY_SPH_BASE+0x34, 4},
    {"USB_PHY_SPH_UTMI_DBG_CTL",                USB_PHY_SPH_BASE+0x38, 4},
    {"USB_PHY_SPH_UTMI_OTG_ADDON",              USB_PHY_SPH_BASE+0x3c, 4},


#define USB_PHY_OTG_BASE 0xd4207000
    {"USB_PHY_OTG_UTMI_REVISION",               USB_PHY_OTG_BASE+0x00, 4},
    {"USB_PHY_OTG_UTMI_CTRL",                   USB_PHY_OTG_BASE+0x04, 4},
    {"USB_PHY_OTG_UTMI_PLL",                    USB_PHY_OTG_BASE+0x08, 4},
    {"USB_PHY_OTG_UTMI_TX",                     USB_PHY_OTG_BASE+0x0c, 4},
    {"USB_PHY_OTG_UTMI_RX",                     USB_PHY_OTG_BASE+0x10, 4},
    {"USB_PHY_OTG_UTMI_IVREF",                  USB_PHY_OTG_BASE+0x14, 4},
    {"USB_PHY_OTG_UTMI_TEST_GRP_0",             USB_PHY_OTG_BASE+0x18, 4},
    {"USB_PHY_OTG_UTMI_TEST_GRP_1",             USB_PHY_OTG_BASE+0x1c, 4},
    {"USB_PHY_OTG_UTMI_TEST_GRP_2",             USB_PHY_OTG_BASE+0x20, 4},
    {"USB_PHY_OTG_UTMI_TEST_GRP_3",             USB_PHY_OTG_BASE+0x24, 4},
    {"USB_PHY_OTG_UTMI_TEST_GRP_4",             USB_PHY_OTG_BASE+0x28, 4},
    {"USB_PHY_OTG_UTMI_TEST_GRP_5",             USB_PHY_OTG_BASE+0x2c, 4},
    {"USB_PHY_OTG_UTMI_RESERVE",                USB_PHY_OTG_BASE+0x30, 4},
    {"USB_PHY_OTG_UTMI_USB_INT",                USB_PHY_OTG_BASE+0x34, 4},
    {"USB_PHY_OTG_UTMI_DBG_CTL",                USB_PHY_OTG_BASE+0x38, 4},
    {"USB_PHY_OTG_UTMI_OTG_ADDON",              USB_PHY_OTG_BASE+0x3c, 4},


#define USB_OTG_BASE 0xd4208000
    {"USBOTG_ID",                                USB_OTG_BASE+0x000, 4},
    {"USBOTG_HWGENERAL",                         USB_OTG_BASE+0x004, 4},
    {"USBOTG_HWHOST",                            USB_OTG_BASE+0x008, 4},
    {"USBOTG_HWDEVICE",                          USB_OTG_BASE+0x00c, 4},
    {"USBOTG_HWTXBUF",                           USB_OTG_BASE+0x010, 4},
    {"USBOTG_HWRXBUF",                           USB_OTG_BASE+0x014, 4},
    {"USBOTG_GPTIMER0LD",                        USB_OTG_BASE+0x080, 4},
    {"USBOTG_SBUSCFG",                           USB_OTG_BASE+0x090, 4},
    {"USBOTG_CAPLENGTH",                         USB_OTG_BASE+0x100, 4},
//    {"USBOTG_HCIVERSION",                        USB_OTG_BASE+0x102, 4},
    {"USBOTG_HSCPARAMS",                         USB_OTG_BASE+0x104, 4},
    {"USBOTG_HCCPARAMS",                         USB_OTG_BASE+0x108, 4},
    {"USBOTG_DCIVERSION",                        USB_OTG_BASE+0x120, 4},
    {"USBOTG_DCCPARAMS",                         USB_OTG_BASE+0x124, 4},
    {"USBOTG_CMD",                               USB_OTG_BASE+0x140, 4},
    {"USBOTG_STS",                               USB_OTG_BASE+0x144, 4},
    {"USBOTG_INTR",                              USB_OTG_BASE+0x148, 4},
    {"USBOTG_FRINDEX",                           USB_OTG_BASE+0x14c, 4},
//    {"USBOTG_PERIODICLISTBASE",                  USB_OTG_BASE+0x154, 4},
    {"USBOTG_DEVICEADDR",                        USB_OTG_BASE+0x154, 4},
//    {"USBOTG_ASYNCLISTADDR",                     USB_OTG_BASE+0x158, 4},
    {"USBOTG_ENDPOINTLISTADDR",                  USB_OTG_BASE+0x158, 4},
    {"USBOTG_BURSTSIZE",                         USB_OTG_BASE+0x160, 4},
    {"USBOTG_TXFILLTUNING",                      USB_OTG_BASE+0x164, 4},
    {"USBOTG_ENDPTNAK",                          USB_OTG_BASE+0x178, 4},
    {"USBOTG_ENDPTNAKEN",                        USB_OTG_BASE+0x17c, 4},
    {"USBOTG_PORTSC",                            USB_OTG_BASE+0x184, 4},
    {"USBOTG_OTGSC",                             USB_OTG_BASE+0x1a4, 4},
    {"USBOTG_MODE",                              USB_OTG_BASE+0x1a8, 4},
    {"USBOTG_ENDPTSETUPSTAT",                    USB_OTG_BASE+0x1ac, 4},
    {"USBOTG_ENDPTPRIME",                        USB_OTG_BASE+0x1b0, 4},
    {"USBOTG_ENDPTFLUSH",                        USB_OTG_BASE+0x1b4, 4},
    {"USBOTG_ENDPTSTAT",                         USB_OTG_BASE+0x1b8, 4},
    {"USBOTG_ENDPTCOMPLETE",                     USB_OTG_BASE+0x1bc, 4},
    {"USBOTG_ENDPTCTRL0",                        USB_OTG_BASE+0x1c0, 4},

#define USB_SPH_BASE 0xd4209000
    {"USBSPH_ID",                                USB_SPH_BASE+0x000, 4},
    {"USBSPH_HWGENERAL",                         USB_SPH_BASE+0x004, 4},
    {"USBSPH_HWHOST",                            USB_SPH_BASE+0x008, 4},
    {"USBSPH_HWDEVICE",                          USB_SPH_BASE+0x00c, 4},
    {"USBSPH_HWTXBUF",                           USB_SPH_BASE+0x010, 4},
    {"USBSPH_HWRXBUF",                           USB_SPH_BASE+0x014, 4},
    {"USBSPH_SBUSCFG",                           USB_SPH_BASE+0x090, 4},
    {"USBSPH_GPTIMER0LD",                        USB_SPH_BASE+0x080, 4},
    {"USBSPH_CAPLENGTH",                         USB_SPH_BASE+0x100, 4},
//    {"USBSPH_HCIVERSION",                        USB_SPH_BASE+0x102, 4},
    {"USBSPH_HSCPARAMS",                         USB_SPH_BASE+0x104, 4},
    {"USBSPH_HCCPARAMS",                         USB_SPH_BASE+0x108, 4},
    {"USBSPH_DCIVERSION",                        USB_SPH_BASE+0x120, 4},
    {"USBSPH_DCCPARAMS",                         USB_SPH_BASE+0x124, 4},
    {"USBSPH_CMD",                               USB_SPH_BASE+0x140, 4},
    {"USBSPH_STS",                               USB_SPH_BASE+0x144, 4},
    {"USBSPH_INTR",                              USB_SPH_BASE+0x148, 4},
    {"USBSPH_FRINDEX",                           USB_SPH_BASE+0x14c, 4},
    {"USBSPH_PERIODICLISTBASE",                  USB_SPH_BASE+0x154, 4},
//    {"USBSPH_DEVICEADDR",                        USB_SPH_BASE+0x154, 4},
    {"USBSPH_ASYNCLISTADDR",                     USB_SPH_BASE+0x158, 4},
//    {"USBSPH_ENDPOINTLISTADDR",                  USB_SPH_BASE+0x158, 4},
    {"USBSPH_BURSTSIZE",                         USB_SPH_BASE+0x160, 4},
    {"USBSPH_TXFILLTUNING",                      USB_SPH_BASE+0x164, 4},
    {"USBSPH_ENDPTNAK",                          USB_SPH_BASE+0x178, 4},
    {"USBSPH_ENDPTNAKEN",                        USB_SPH_BASE+0x17c, 4},
    {"USBSPH_PORTSC",                            USB_SPH_BASE+0x184, 4},
    {"USBSPH_OTGSC",                             USB_SPH_BASE+0x1a4, 4},
    {"USBSPH_MODE",                              USB_SPH_BASE+0x1a8, 4},
    {"USBSPH_ENDPTSETUPSTAT",                    USB_SPH_BASE+0x1ac, 4},
    {"USBSPH_ENDPTPRIME",                        USB_SPH_BASE+0x1b0, 4},
    {"USBSPH_ENDPTFLUSH",                        USB_SPH_BASE+0x1b4, 4},
    {"USBSPH_ENDPTSTAT",                         USB_SPH_BASE+0x1b8, 4},
    {"USBSPH_ENDPTCOMPLETE",                     USB_SPH_BASE+0x1bc, 4},
    {"USBSPH_ENDPTCTRL0",                        USB_SPH_BASE+0x1c0, 4},

#define CCIC_BASE 0xd420a000
    {"CCIC_Y0_BASE_ADDR",                     CCIC_BASE+0x000, 4},
    {"CCIC_Y1_BASE_ADDR",                     CCIC_BASE+0x004, 4},
    {"CCIC_Y2_BASE_ADDR",                     CCIC_BASE+0x008, 4},
    {"CCIC_U0_BASE_ADDR",                     CCIC_BASE+0x00c, 4},
    {"CCIC_U1_BASE_ADDR",                     CCIC_BASE+0x010, 4},
    {"CCIC_U2_BASE_ADDR",                     CCIC_BASE+0x014, 4},
    {"CCIC_V0_BASE_ADDR",                     CCIC_BASE+0x018, 4},
    {"CCIC_V1_BASE_ADDR",                     CCIC_BASE+0x01c, 4},
    {"CCIC_V2_BASE_ADDR",                     CCIC_BASE+0x020, 4},
    {"CCIC_IMG_PITCH",                        CCIC_BASE+0x024, 4},
    {"CCIC_IRQ_RAW_STATUS",                   CCIC_BASE+0x028, 4},
    {"CCIC_IRQ_MASK",                         CCIC_BASE+0x02c, 4},
    {"CCIC_IRQ_STATUS",                       CCIC_BASE+0x030, 4},
    {"CCIC_IMG_SIZE",                         CCIC_BASE+0x034, 4},
    {"CCIC_IMG_OFFSET",                       CCIC_BASE+0x038, 4},
    {"CCIC_CTRL_0",                           CCIC_BASE+0x03c, 4},
    {"CCIC_CTRL_1",                           CCIC_BASE+0x040, 4},
    {"CCIC_CTRL_2",                           CCIC_BASE+0x044, 4},
    {"CCIC_LNNUM",                            CCIC_BASE+0x060, 4},
    {"CCIC_CLOCK_CTRL",                       CCIC_BASE+0x088, 4},
    {"CCIC_SRAM_TC0_TEST_ONLY",               CCIC_BASE+0x08c, 4},
    {"CCIC_SRAM_TC1_TEST_ONLY",               CCIC_BASE+0x090, 4},
    {"CCIC_GPR",                              CCIC_BASE+0x0b4, 4},
    {"CCIC_TWSI_CTRL_0",                      CCIC_BASE+0x0b8, 4},
    {"CCIC_TWSI_CTRL_1",                      CCIC_BASE+0x0bc, 4},
//    {"CCIC_CSI2_CTRL_0",                      CCIC_BASE+0x100, 4},
//    {"CCIC_CSI2_GSPFF",                       CCIC_BASE+0x110, 4},


#define LCD_BASE 0xd420b000
    {"LCD_SPU_DMA_START_ADDR_Y0",               LCD_BASE+0x0c0, 4},
    {"LCD_SPU_DMA_START_ADDR_U0",               LCD_BASE+0x0c4, 4},
    {"LCD_SPU_DMA_START_ADDR_V0",               LCD_BASE+0x0c8, 4},
    {"LCD_CFG_DMA_START_ADDR_0",                LCD_BASE+0x0cc, 4},
    {"LCD_SPU_DMA_START_ADDR_Y1",               LCD_BASE+0x0d0, 4},
    {"LCD_SPU_DMA_START_ADDR_U1",               LCD_BASE+0x0d4, 4},
    {"LCD_SPU_DMA_START_ADDR_V1",               LCD_BASE+0x0d8, 4},
    {"LCD_CFG_DMA_START_ADDR_1",                LCD_BASE+0x0dc, 4},
    {"LCD_SPU_DMA_PITCH_YC",                    LCD_BASE+0x0e0, 4},
    {"LCD_SPU_DMA_PITCH_UV",                    LCD_BASE+0x0e4, 4},
    {"LCD_SPUT_DMA_OVSA_HPXL_VLN",              LCD_BASE+0x0e8, 4},
    {"LCD_SPU_DMA_HPXL_VLN",                    LCD_BASE+0x0ec, 4},
    {"LCD_SPU_DZM_HPXL_VLN",                    LCD_BASE+0x0f0, 4},
    {"LCD_CFG_GRA_START_ADDR0",                 LCD_BASE+0x0f4, 4},
    {"LCD_CFG_GRA_START_ADDR1",                 LCD_BASE+0x0f8, 4},
    {"LCD_CFG_GRA_PITCH",                       LCD_BASE+0x0fc, 4},
    {"LCD_SPU_GRA_OVSA_HPXL_VLN",               LCD_BASE+0x100, 4},
    {"LCD_SPU_GRA_HPXL_VLN",                    LCD_BASE+0x104, 4},
    {"LCD_SPU_GZM_HPXL_VLN",                    LCD_BASE+0x108, 4},
    {"LCD_SPU_HWC_OVSA_HPXL_VLN",               LCD_BASE+0x10c, 4},
    {"LCD_SPU_HWC_HPXL_VLN",                    LCD_BASE+0x110, 4},
    {"LCD_SPUT_V_H_TOTAL",                      LCD_BASE+0x114, 4},
    {"LCD_SPU_V_H_ACTIVE",                      LCD_BASE+0x118, 4},
    {"LCD_SPU_H_PORCH",                         LCD_BASE+0x11c, 4},
    {"LCD_SPU_V_PORCH",                         LCD_BASE+0x120, 4},
    {"LCD_SPU_BLANKCOLOR",                      LCD_BASE+0x124, 4},
    {"LCD_SPU_ALPHA_COLOR1",                    LCD_BASE+0x128, 4},
    {"LCD_SPU_ALPHA_COLOR2",                    LCD_BASE+0x12c, 4},
    {"LCD_SPU_COLORKEY_Y",                      LCD_BASE+0x130, 4},
    {"LCD_SPU_COLORKEY_U",                      LCD_BASE+0x134, 4},
    {"LCD_SPU_COLORKEY_V",                      LCD_BASE+0x138, 4},
    {"LCD_SPU_SPI_RXDATA",                      LCD_BASE+0x140, 4},
    {"LCD_SPU_ISA_RXDATA",                      LCD_BASE+0x144, 4},
    {"LCD_SPU_DBG_ISA",                         LCD_BASE+0x148, 4},
    {"LCD_SPU_HWC_RDDAT",                       LCD_BASE+0x158, 4},
    {"LCD_SPU_GAMMA_RDDAT",                     LCD_BASE+0x15c, 4},
    {"LCD_SPU_PALETTE_RDDAT",                   LCD_BASE+0x160, 4},
    {"LCD_SPU_DBG_SLVTOP",                      LCD_BASE+0x170, 4},
    {"LCD_SPU_IOPAD_IN",                        LCD_BASE+0x178, 4},
    {"LCD_CFG_RDREG5F",                         LCD_BASE+0x17c, 4},
    {"LCD_SPU_SPI_CTRL",                        LCD_BASE+0x180, 4},
    {"LCD_SPU_SPI_TXDATA",                      LCD_BASE+0x184, 4},
    {"LCD_SPU_SMPN_CTRL",                       LCD_BASE+0x188, 4},
    {"LCD_SPU_SLV_PORT",                        LCD_BASE+0x18c, 4},
    {"LCD_SPU_DMA_CTRL0",                       LCD_BASE+0x190, 4},
    {"LCD_SPU_DMA_CTRL1",                       LCD_BASE+0x194, 4},
    {"LCD_SPU_SRAM_CTRL",                       LCD_BASE+0x198, 4},
    {"LCD_SPU_SRAM_WRDAT",                      LCD_BASE+0x19c, 4},
    {"LCD_SPU_SRAM_PARA0",                      LCD_BASE+0x1a0, 4},
    {"LCD_SPU_SRAM_PARA1",                      LCD_BASE+0x1a4, 4},
    {"LCD_CFG_SCLK_DIV",                        LCD_BASE+0x1a8, 4},
    {"LCD_SPU_CONTRAST",                        LCD_BASE+0x1ac, 4},
    {"LCD_SPU_SATURATION",                      LCD_BASE+0x1b0, 4},
    {"LCD_SPU_CBSH_HUE",                        LCD_BASE+0x1b4, 4},
    {"LCD_SPU_DUMB_CTRL",                       LCD_BASE+0x1b8, 4},
    {"SPU_IOPAD_CONTROL",                       LCD_BASE+0x1bc, 4},
    {"SPU_IRQ_ENA",                             LCD_BASE+0x1c0, 4},
    {"SPU_IRQ_ISR",                             LCD_BASE+0x1c4, 4},
    {"LCD_MISC_CNTL",                           LCD_BASE+0x1c8, 4},


#define FAB_BASE 0xd4210000
    {"FAB_TIMEOUT",                             FAB_BASE+0x0220, 4},
    {"FAB_TIMEOUT_STATUS",                      FAB_BASE+0x0240, 4},
    {"FAB_0_ARB_CTRL_READ_0",                   FAB_BASE+0x0408, 4},
    {"FAB_0_ARB_CTRL_WRITE_0",                  FAB_BASE+0x040c, 4},
    {"FAB_0_ARB_CTRL_READ_1",                   FAB_BASE+0x0428, 4},
    {"FAB_0_ARB_CTRL_WRITE_1",                  FAB_BASE+0x042c, 4},
    {"FAB_0_ARB_CTRL_READ_2",                   FAB_BASE+0x0448, 4},
    {"FAB_0_ARB_CTRL_WRITE_2",                  FAB_BASE+0x044c, 4},
    {"FAB_0_ARB_CTRL_READ_3",                   FAB_BASE+0x0468, 4},
    {"FAB_0_ARB_CTRL_WRITE_3",                  FAB_BASE+0x046c, 4},
    {"FAB_0_ARB_CTRL_READ_4",                   FAB_BASE+0x0488, 4},
    {"FAB_0_ARB_CTRL_WRITE_4",                  FAB_BASE+0x048c, 4},
    {"FAB_1_ARB_CTRL_READ_0",                   FAB_BASE+0x1408, 4},
    {"FAB_1_ARB_CTRL_WRITE_0",                  FAB_BASE+0x140c, 4},
    {"FAB_1_ARB_CTRL_READ_1",                   FAB_BASE+0x1428, 4},
    {"FAB_1_ARB_CTRL_WRITE_1",                  FAB_BASE+0x142c, 4},
    {"FAB_2_ARB_CTRL_READ_0",                   FAB_BASE+0x2408, 4},
    {"FAB_2_ARB_CTRL_WRITE_0",                  FAB_BASE+0x240c, 4},
    {"FAB_2_ARB_CTRL_READ_1",                   FAB_BASE+0x2428, 4},
    {"FAB_2_ARB_CTRL_WRITE_1",                  FAB_BASE+0x242c, 4},
    {"FAB_3_ARB_CTRL_READ_0",                   FAB_BASE+0x3408, 4},
    {"FAB_3_ARB_CTRL_WRITE_0",                  FAB_BASE+0x340c, 4},
    {"FAB_3_ARB_CTRL_READ_1",                   FAB_BASE+0x3428, 4},
    {"FAB_3_ARB_CTRL_WRITE_1",                  FAB_BASE+0x342c, 4},



#define ICU_BASE 0xd4282000
    {"ICU_INT_CONF0",                           ICU_BASE+0x000, 4},
    {"ICU_INT_CONF1",                           ICU_BASE+0x004, 4},
    {"ICU_INT_CONF2",                           ICU_BASE+0x008, 4},
    {"ICU_INT_CONF3",                           ICU_BASE+0x00c, 4},
    {"ICU_INT_CONF4",                           ICU_BASE+0x010, 4},
    {"ICU_INT_CONF5",                           ICU_BASE+0x014, 4},
    {"ICU_INT_CONF6",                           ICU_BASE+0x018, 4},
    {"ICU_INT_CONF7",                           ICU_BASE+0x01c, 4},
    {"ICU_INT_CONF8",                           ICU_BASE+0x020, 4},
    {"ICU_INT_CONF9",                           ICU_BASE+0x024, 4},
    {"ICU_INT_CONF10",                          ICU_BASE+0x028, 4},
    {"ICU_INT_CONF11",                          ICU_BASE+0x02c, 4},
    {"ICU_INT_CONF12",                          ICU_BASE+0x030, 4},
    {"ICU_INT_CONF13",                          ICU_BASE+0x034, 4},
    {"ICU_INT_CONF14",                          ICU_BASE+0x038, 4},
    {"ICU_INT_CONF15",                          ICU_BASE+0x03c, 4},
    {"ICU_INT_CONF16",                          ICU_BASE+0x040, 4},
    {"ICU_INT_CONF17",                          ICU_BASE+0x044, 4},
    {"ICU_INT_CONF18",                          ICU_BASE+0x048, 4},
    {"ICU_INT_CONF19",                          ICU_BASE+0x04c, 4},
    {"ICU_INT_CONF20",                          ICU_BASE+0x050, 4},
    {"ICU_INT_CONF21",                          ICU_BASE+0x054, 4},
    {"ICU_INT_CONF22",                          ICU_BASE+0x058, 4},
    {"ICU_INT_CONF23",                          ICU_BASE+0x05c, 4},
    {"ICU_INT_CONF24",                          ICU_BASE+0x060, 4},
    {"ICU_INT_CONF25",                          ICU_BASE+0x064, 4},
    {"ICU_INT_CONF26",                          ICU_BASE+0x068, 4},
    {"ICU_INT_CONF27",                          ICU_BASE+0x06c, 4},
    {"ICU_INT_CONF28",                          ICU_BASE+0x070, 4},
    {"ICU_INT_CONF29",                          ICU_BASE+0x074, 4},
    {"ICU_INT_CONF30",                          ICU_BASE+0x078, 4},
    {"ICU_INT_CONF31",                          ICU_BASE+0x07c, 4},
    {"ICU_INT_CONF32",                          ICU_BASE+0x080, 4},
    {"ICU_INT_CONF33",                          ICU_BASE+0x084, 4},
    {"ICU_INT_CONF34",                          ICU_BASE+0x088, 4},
    {"ICU_INT_CONF35",                          ICU_BASE+0x08c, 4},
    {"ICU_INT_CONF36",                          ICU_BASE+0x090, 4},
    {"ICU_INT_CONF37",                          ICU_BASE+0x094, 4},
    {"ICU_INT_CONF38",                          ICU_BASE+0x098, 4},
    {"ICU_INT_CONF39",                          ICU_BASE+0x09c, 4},
    {"ICU_INT_CONF40",                          ICU_BASE+0x0a0, 4},
    {"ICU_INT_CONF41",                          ICU_BASE+0x0a4, 4},
    {"ICU_INT_CONF42",                          ICU_BASE+0x0a8, 4},
    {"ICU_INT_CONF43",                          ICU_BASE+0x0ac, 4},
    {"ICU_INT_CONF44",                          ICU_BASE+0x0b0, 4},
    {"ICU_INT_CONF45",                          ICU_BASE+0x0b4, 4},
    {"ICU_INT_CONF46",                          ICU_BASE+0x0b8, 4},
    {"ICU_INT_CONF47",                          ICU_BASE+0x0bc, 4},
    {"ICU_INT_CONF48",                          ICU_BASE+0x0c0, 4},
    {"ICU_INT_CONF49",                          ICU_BASE+0x0c4, 4},
    {"ICU_INT_CONF50",                          ICU_BASE+0x0c8, 4},
    {"ICU_INT_CONF51",                          ICU_BASE+0x0cc, 4},
    {"ICU_INT_CONF52",                          ICU_BASE+0x0d0, 4},
    {"ICU_INT_CONF53",                          ICU_BASE+0x0d4, 4},
    {"ICU_INT_CONF54",                          ICU_BASE+0x0d8, 4},
    {"ICU_INT_CONF55",                          ICU_BASE+0x0dc, 4},
    {"ICU_INT_CONF56",                          ICU_BASE+0x0e0, 4},
    {"ICU_INT_CONF57",                          ICU_BASE+0x0e4, 4},
    {"ICU_INT_CONF58",                          ICU_BASE+0x0e8, 4},
    {"ICU_INT_CONF59",                          ICU_BASE+0x0ec, 4},
    {"ICU_INT_CONF60",                          ICU_BASE+0x0f0, 4},
    {"ICU_INT_CONF61",                          ICU_BASE+0x0f4, 4},
    {"ICU_INT_CONF62",                          ICU_BASE+0x0f8, 4},
    {"ICU_INT_CONF63",                          ICU_BASE+0x0fc, 4},
    {"ICU_FIQ_SELINT_NUM",                      ICU_BASE+0x108, 4},
    {"ICU_IRQ_SELINT_NUM",                      ICU_BASE+0x10c, 4},
    {"ICU_GBLIRQ_MSK",                          ICU_BASE+0x114, 4},
    {"ICU_DMA_INT_MSK",                         ICU_BASE+0x11c, 4},
    {"ICU_DMA_INT_STATUS",                      ICU_BASE+0x124, 4},
    {"ICU_INT_STATUS_0",                        ICU_BASE+0x128, 4},
    {"ICU_INT_STATUS_1",                        ICU_BASE+0x12c, 4},
    {"ICU_DDR_ARM_L2_INT_MSK",                  ICU_BASE+0x130, 4},
    {"ICU_DDR_ARM_L2_INT_STATUS",               ICU_BASE+0x134, 4},


#define APMU_BASE 0xd4282800
    {"APMU_CCR",                                APMU_BASE+0x004, 4},
    {"APMU_CCSR",                               APMU_BASE+0x00c, 4},
    {"APMU_FC_TIMER",                           APMU_BASE+0x010, 4},
    {"APMU_IDLE_CFG",                           APMU_BASE+0x018, 4},
    {"APMU_LCD_CLK_RES_CTRL",                   APMU_BASE+0x04c, 4},
    {"APMU_CCIC_CLK_RES_CTRL",                  APMU_BASE+0x050, 4},
    {"APMU_SD1_CLK_RES_CTRL",                   APMU_BASE+0x054, 4},
    {"APMU_SD2_CLK_RES_CTRL",                   APMU_BASE+0x058, 4},
    {"APMU_USB_CLK_RES_CTRL",                   APMU_BASE+0x05c, 4},
    {"APMU_NFC_CLK_RES_CTRL",                   APMU_BASE+0x060, 4},
    {"APMU_DMA_CLK_RES_CTRL",                   APMU_BASE+0x064, 4},
    {"APMU_BUS_CLK_RES_CTRL",                   APMU_BASE+0x06c, 4},
    {"APMU_WAKE_CLR",                           APMU_BASE+0x07c, 4},
    {"APMU_CORE_STATUS",                        APMU_BASE+0x090, 4},
    {"APMU_RES_FRM_SLP_CLR",                    APMU_BASE+0x094, 4},
    {"APMU_IMR",                                APMU_BASE+0x098, 4},
    {"APMU_IRWC",                               APMU_BASE+0x09c, 4},
    {"APMU_ISR",                                APMU_BASE+0x0a0, 4},
    {"APMU_DTC_CLK_RES_CTRL",                   APMU_BASE+0x0ac, 4},
    {"APMU_MC_HW_SLP_TYPE",                     APMU_BASE+0x0b0, 4},
    {"APMU_MC_SLP_REQ",                         APMU_BASE+0x0b4, 4},
    {"APMU_MC_SW_SLP_TYPE",                     APMU_BASE+0x0c0, 4},
    {"APMU_PLL_SEL_STATUS",                     APMU_BASE+0x0c4, 4},
    {"APMU_GC_CLK_RES_CTRL",                    APMU_BASE+0x0cc, 4},
    {"APMU_SMC_CLK_RES_CTRL",                   APMU_BASE+0x0d4, 4},
    {"APMU_XD_CLK_RES_CTRL",                    APMU_BASE+0x0dc, 4},
    {"APMU_SD3_CLK_RES_CTRL",                   APMU_BASE+0x0e0, 4},
    {"APMU_SD4_CLK_RES_CTRL",                   APMU_BASE+0x0e4, 4},
    {"APMU_CF_CLK_RES_CTRL",                    APMU_BASE+0x0f0, 4},
    {"APMU_MSP_CLK_RES_CTRL",                   APMU_BASE+0x0f4, 4},
    {"APMU_CMU_CLK_RES_CTRL",                   APMU_BASE+0x0f8, 4},
    {"APMU_FE_CLK_RES_CTRL",                    APMU_BASE+0x0fc, 4},


#define CPUIU_BASE 0xd4282c00
    {"CHIP_ID",                               CPUIU_BASE+0x00, 4},
    {"SHEEVA_CPU_CONF",                       CPUIU_BASE+0x08, 4},
    {"SHEEVA_CPU_SRAM_SPD",                   CPUIU_BASE+0x10, 4},
    {"SHEEVA_CPU_L2C_SRAM_SPD",               CPUIU_BASE+0x18, 4},
    {"MCB_CONF",                              CPUIU_BASE+0x1c, 4},
    {"SYS_BOOT_CNTRL",                        CPUIU_BASE+0x20, 4},
    {"SW_BRANCH_ADDR",                        CPUIU_BASE+0x24, 4},
    {"PERF_COUNT0_CNTRL",                     CPUIU_BASE+0x28, 4},
    {"PERF_COUNT1_CNTRL",                     CPUIU_BASE+0x2c, 4},
    {"PERF_COUNT2_CNTRL",                     CPUIU_BASE+0x30, 4},
    {"PERF_COUNT0",                           CPUIU_BASE+0x34, 4},
    {"PERF_COUNT1",                           CPUIU_BASE+0x38, 4},
    {"PERF_COUNT2",                           CPUIU_BASE+0x3c, 4},
    {"MC_CONF",                               CPUIU_BASE+0x40, 4},
    {"MCB_SRAM_SPD",                          CPUIU_BASE+0x44, 4},
    {"AXI_SRAM_SPD",                          CPUIU_BASE+0x48, 4},


#define NAND_FLASH_BASE 0xd4283000
    {"NFC_DCR",                               NAND_FLASH_BASE+0x000, 4},
    {"NFC_DTR0CS0",                           NAND_FLASH_BASE+0x004, 4},
    {"NFC_DTR1CS0",                           NAND_FLASH_BASE+0x00c, 4},
    {"NFC_DSR",                               NAND_FLASH_BASE+0x014, 4},
    {"NFC_DPCR",                              NAND_FLASH_BASE+0x018, 4},
    {"NFC_DBBR0",                             NAND_FLASH_BASE+0x01c, 4},
    {"NFC_DBBR1",                             NAND_FLASH_BASE+0x020, 4},
    {"NFC_DREDEL",                            NAND_FLASH_BASE+0x024, 4},
    {"NFC_DECCCTRL",                          NAND_FLASH_BASE+0x028, 4},
    {"NFC_DBZCNT",                            NAND_FLASH_BASE+0x02c, 4},
    {"NFC_DMUTEX",                            NAND_FLASH_BASE+0x030, 4},
    {"NFC_DCMDMAT0",                          NAND_FLASH_BASE+0x034, 4},
    {"NFC_DCMDMAT1",                          NAND_FLASH_BASE+0x038, 4},
    {"NFC_DCMDMAT2",                          NAND_FLASH_BASE+0x03c, 4},
    {"NFC_DDB",                               NAND_FLASH_BASE+0x040, 4},
    {"NFC_NDCB0",                             NAND_FLASH_BASE+0x048, 4},
    {"NFC_NDCB1",                             NAND_FLASH_BASE+0x04c, 4},
    {"NFC_NDCB2",                             NAND_FLASH_BASE+0x050, 4},
    {"NFC_NDCB3",                             NAND_FLASH_BASE+0x054, 4},
    {"NFC_NDARBCR",                           NAND_FLASH_BASE+0x05c, 4},
    {"NFC_NDPT0CS0",                          NAND_FLASH_BASE+0x060, 4},
    {"NFC_NDPT1CS0",                          NAND_FLASH_BASE+0x064, 4},
    {"NFC_NDPT2CS0",                          NAND_FLASH_BASE+0x068, 4},
    {"NFC_NDPT3CS0",                          NAND_FLASH_BASE+0x06c, 4},
    {"NFC_NDPT0CS1",                          NAND_FLASH_BASE+0x070, 4},
    {"NFC_NDPT1CS1",                          NAND_FLASH_BASE+0x074, 4},
    {"NFC_NDPT2CS1",                          NAND_FLASH_BASE+0x078, 4},
    {"NFC_NDPT3CS1",                          NAND_FLASH_BASE+0x07c, 4},


#define SMC_BASE 0xd4283800
    {"SMC_MSC0",                              SMC_BASE+0x020, 4},
    {"SMC_MSC1",                              SMC_BASE+0x024, 4},
    {"SMC_SXCNFG0",                           SMC_BASE+0x030, 4},
    {"SMC_SXCNFG1",                           SMC_BASE+0x034, 4},
    {"SMC_MEMCLKCFG",                         SMC_BASE+0x068, 4},
    {"SMC_CSDFICFG0",                         SMC_BASE+0x090, 4},
    {"SMC_CSDFICFG1",                         SMC_BASE+0x094, 4},
    {"SMC_CLK_RET_DEL",                       SMC_BASE+0x0b0, 4},
    {"SMC_ADV_RET_DEL",                       SMC_BASE+0x0b4, 4},
    {"SMC_CSADRMAP0",                         SMC_BASE+0x0c0, 4},
    {"SMC_CDADRMAP",                          SMC_BASE+0x0c4, 4},
    {"SMC_WE_AP0",                            SMC_BASE+0x0e0, 4},
    {"SMC_WE_AP1",                            SMC_BASE+0x0ec, 4},
    {"SMC_OE_AP0",                            SMC_BASE+0x0f0, 4},
    {"SMC_OE_AP1",                            SMC_BASE+0x0fc, 4},
    {"SMC_ADV_AP0",                           SMC_BASE+0x100, 4},
    {"SMC_ADV_AP1",                           SMC_BASE+0x10c, 4},

#define SQU_BASE 0xd42a0000
    {"SQU_CTRL_0",                              SQU_BASE+0x000, 4},
    {"SQU_CTRL_1",                              SQU_BASE+0x008, 4},
    {"SQU_FMBIST_CTRL_0",                       SQU_BASE+0x010, 4},
    {"SQU_FMBIST_CTRL_1",                       SQU_BASE+0x018, 4},
    {"SQU_FMBIST_STATUS_0",                     SQU_BASE+0x020, 4},
    {"SQU_CTRL_2",                              SQU_BASE+0x030, 4},
    {"PERF_COUNT_CNTRL",                        SQU_BASE+0x040, 4},
    {"PERF_COUNT_S1",                           SQU_BASE+0x048, 4},
    {"PERF_COUNT_S4",                           SQU_BASE+0x050, 4},
    {"PERF_COUNT_S8",                           SQU_BASE+0x058, 4},
    {"SQU_CAM_ENT_BANK00",                      SQU_BASE+0x200, 4},
    {"SQU_CAM_ENT_BANK01",                      SQU_BASE+0x208, 4},
    {"SQU_CAM_ENT_BANK02",                      SQU_BASE+0x210, 4},
    {"SQU_CAM_ENT_BANK03",                      SQU_BASE+0x218, 4},
    {"SQU_CAM_ENT_BANK04",                      SQU_BASE+0x220, 4},
    {"SQU_CAM_ENT_BANK05",                      SQU_BASE+0x228, 4},
    {"SQU_CAM_ENT_BANK06",                      SQU_BASE+0x230, 4},
    {"SQU_CAM_ENT_BANK07",                      SQU_BASE+0x238, 4},
    {"SQU_CAM_ENT_BANK08",                      SQU_BASE+0x240, 4},
    {"SQU_CAM_ENT_BANK09",                      SQU_BASE+0x248, 4},
    {"SQU_CAM_ENT_BANK010",                     SQU_BASE+0x250, 4},
    {"SQU_CAM_ENT_BANK011",                     SQU_BASE+0x258, 4},
    {"SQU_CAM_ENT_BANK012",                     SQU_BASE+0x260, 4},
    {"SQU_CAM_ENT_BANK013",                     SQU_BASE+0x268, 4},
    {"SQU_CAM_ENT_BANK014",                     SQU_BASE+0x270, 4},
    {"SQU_CAM_ENT_BANK015",                     SQU_BASE+0x278, 4},
    {"SQU_CAM_ENT_BANK10",                      SQU_BASE+0x280, 4},
    {"SQU_CAM_ENT_BANK11",                      SQU_BASE+0x288, 4},
    {"SQU_CAM_ENT_BANK12",                      SQU_BASE+0x290, 4},
    {"SQU_CAM_ENT_BANK13",                      SQU_BASE+0x298, 4},
    {"SQU_CAM_ENT_BANK14",                      SQU_BASE+0x2a0, 4},
    {"SQU_CAM_ENT_BANK15",                      SQU_BASE+0x2a8, 4},
    {"SQU_CAM_ENT_BANK16",                      SQU_BASE+0x2b0, 4},
    {"SQU_CAM_ENT_BANK17",                      SQU_BASE+0x2b8, 4},
    {"SQU_CAM_ENT_BANK18",                      SQU_BASE+0x2c0, 4},
    {"SQU_CAM_ENT_BANK19",                      SQU_BASE+0x2c8, 4},
    {"SQU_CAM_ENT_BANK110",                     SQU_BASE+0x2d0, 4},
    {"SQU_CAM_ENT_BANK111",                     SQU_BASE+0x2d8, 4},
    {"SQU_CAM_ENT_BANK112",                     SQU_BASE+0x2e0, 4},
    {"SQU_CAM_ENT_BANK113",                     SQU_BASE+0x2e8, 4},
    {"SQU_CAM_ENT_BANK114",                     SQU_BASE+0x2f0, 4},
    {"SQU_CAM_ENT_BANK115",                     SQU_BASE+0x2f8, 4},
    {"SQU_CAM_ENT_BANK20",                      SQU_BASE+0x300, 4},
    {"SQU_CAM_ENT_BANK21",                      SQU_BASE+0x308, 4},
    {"SQU_CAM_ENT_BANK22",                      SQU_BASE+0x310, 4},
    {"SQU_CAM_ENT_BANK23",                      SQU_BASE+0x318, 4},
    {"SQU_CAM_ENT_BANK24",                      SQU_BASE+0x320, 4},
    {"SQU_CAM_ENT_BANK25",                      SQU_BASE+0x328, 4},
    {"SQU_CAM_ENT_BANK26",                      SQU_BASE+0x330, 4},
    {"SQU_CAM_ENT_BANK27",                      SQU_BASE+0x338, 4},
    {"SQU_CAM_ENT_BANK28",                      SQU_BASE+0x340, 4},
    {"SQU_CAM_ENT_BANK29",                      SQU_BASE+0x348, 4},
    {"SQU_CAM_ENT_BANK210",                     SQU_BASE+0x350, 4},
    {"SQU_CAM_ENT_BANK211",                     SQU_BASE+0x358, 4},
    {"SQU_CAM_ENT_BANK212",                     SQU_BASE+0x360, 4},
    {"SQU_CAM_ENT_BANK213",                     SQU_BASE+0x368, 4},
    {"SQU_CAM_ENT_BANK214",                     SQU_BASE+0x370, 4},
    {"SQU_CAM_ENT_BANK215",                     SQU_BASE+0x378, 4},
    {"SQU_CAM_ENT_BANK30",                      SQU_BASE+0x380, 4},
    {"SQU_CAM_ENT_BANK31",                      SQU_BASE+0x388, 4},
    {"SQU_CAM_ENT_BANK32",                      SQU_BASE+0x390, 4},
    {"SQU_CAM_ENT_BANK33",                      SQU_BASE+0x398, 4},
    {"SQU_CAM_ENT_BANK34",                      SQU_BASE+0x3a0, 4},
    {"SQU_CAM_ENT_BANK35",                      SQU_BASE+0x3a8, 4},
    {"SQU_CAM_ENT_BANK36",                      SQU_BASE+0x3b0, 4},
    {"SQU_CAM_ENT_BANK37",                      SQU_BASE+0x3b8, 4},
    {"SQU_CAM_ENT_BANK38",                      SQU_BASE+0x3c0, 4},
    {"SQU_CAM_ENT_BANK39",                      SQU_BASE+0x3c8, 4},
    {"SQU_CAM_ENT_BANK310",                     SQU_BASE+0x3d0, 4},
    {"SQU_CAM_ENT_BANK311",                     SQU_BASE+0x3d8, 4},
    {"SQU_CAM_ENT_BANK312",                     SQU_BASE+0x3e0, 4},
    {"SQU_CAM_ENT_BANK313",                     SQU_BASE+0x3e8, 4},
    {"SQU_CAM_ENT_BANK314",                     SQU_BASE+0x3f0, 4},
    {"SQU_CAM_ENT_BANK315",                     SQU_BASE+0x3f8, 4},
    {"SQU_CAM_ENT_BANK40",                      SQU_BASE+0x400, 4},
    {"SQU_CAM_ENT_BANK41",                      SQU_BASE+0x408, 4},
    {"SQU_CAM_ENT_BANK42",                      SQU_BASE+0x410, 4},
    {"SQU_CAM_ENT_BANK43",                      SQU_BASE+0x418, 4},
    {"SQU_CAM_ENT_BANK44",                      SQU_BASE+0x420, 4},
    {"SQU_CAM_ENT_BANK45",                      SQU_BASE+0x428, 4},
    {"SQU_CAM_ENT_BANK46",                      SQU_BASE+0x430, 4},
    {"SQU_CAM_ENT_BANK47",                      SQU_BASE+0x438, 4},
    {"SQU_CAM_ENT_BANK48",                      SQU_BASE+0x440, 4},
    {"SQU_CAM_ENT_BANK49",                      SQU_BASE+0x448, 4},
    {"SQU_CAM_ENT_BANK410",                     SQU_BASE+0x450, 4},
    {"SQU_CAM_ENT_BANK411",                     SQU_BASE+0x458, 4},
    {"SQU_CAM_ENT_BANK412",                     SQU_BASE+0x460, 4},
    {"SQU_CAM_ENT_BANK413",                     SQU_BASE+0x468, 4},
    {"SQU_CAM_ENT_BANK414",                     SQU_BASE+0x470, 4},
    {"SQU_CAM_ENT_BANK415",                     SQU_BASE+0x478, 4},
    {"SQU_CAM_ENT_BANK50",                      SQU_BASE+0x480, 4},
    {"SQU_CAM_ENT_BANK51",                      SQU_BASE+0x488, 4},
    {"SQU_CAM_ENT_BANK52",                      SQU_BASE+0x490, 4},
    {"SQU_CAM_ENT_BANK53",                      SQU_BASE+0x498, 4},
    {"SQU_CAM_ENT_BANK54",                      SQU_BASE+0x4a0, 4},
    {"SQU_CAM_ENT_BANK55",                      SQU_BASE+0x4a8, 4},
    {"SQU_CAM_ENT_BANK56",                      SQU_BASE+0x4b0, 4},
    {"SQU_CAM_ENT_BANK57",                      SQU_BASE+0x4b8, 4},
    {"SQU_CAM_ENT_BANK58",                      SQU_BASE+0x4c0, 4},
    {"SQU_CAM_ENT_BANK59",                      SQU_BASE+0x4c8, 4},
    {"SQU_CAM_ENT_BANK510",                     SQU_BASE+0x4d0, 4},
    {"SQU_CAM_ENT_BANK511",                     SQU_BASE+0x4d8, 4},
    {"SQU_CAM_ENT_BANK512",                     SQU_BASE+0x4e0, 4},
    {"SQU_CAM_ENT_BANK513",                     SQU_BASE+0x4e8, 4},
    {"SQU_CAM_ENT_BANK514",                     SQU_BASE+0x4f0, 4},
    {"SQU_CAM_ENT_BANK515",                     SQU_BASE+0x4f8, 4},
    {"SQU_LOGGER_ENT0",                         SQU_BASE+0x780, 4},
    {"SQU_LOGGER_ENT1",                         SQU_BASE+0x788, 4},
    {"SQU_LOGGER_ENT2",                         SQU_BASE+0x790, 4},
    {"SQU_LOGGER_ENT3",                         SQU_BASE+0x798, 4},
    {"SQU_LOGGER_ENT4",                         SQU_BASE+0x7a0, 4},
    {"SQU_LOGGER_ENT5",                         SQU_BASE+0x7a8, 4},
    {"SQU_LOGGER_ENT6",                         SQU_BASE+0x7b0, 4},
    {"SQU_LOGGER_ENT7",                         SQU_BASE+0x7b8, 4},
    {"SQU_LOGGER_ENT8",                         SQU_BASE+0x7c0, 4},
    {"SQU_LOGGER_ENT9",                         SQU_BASE+0x7c8, 4},
    {"SQU_LOGGER_ENT10",                        SQU_BASE+0x7d0, 4},
    {"SQU_LOGGER_ENT11",                        SQU_BASE+0x7d8, 4},
    {"SQU_LOGGER_ENT12",                        SQU_BASE+0x7e0, 4},
    {"SQU_LOGGER_ENT13",                        SQU_BASE+0x7e8, 4},
    {"SQU_LOGGER_ENT14",                        SQU_BASE+0x7f0, 4},
    {"SQU_LOGGER_ENT15",                        SQU_BASE+0x7f8, 4},

    {"SQU_CHAN_0_BYTE_CNT",                     SQU_BASE+0x800, 4},
    {"SQU_CHAN_1_BYTE_CNT",                     SQU_BASE+0x804, 4},
    {"SQU_CHAN_0_SRC_ADDR",                     SQU_BASE+0x810, 4},
    {"SQU_CHAN_1_SRC_ADDR",                     SQU_BASE+0x814, 4},
    {"SQU_CHAN_0_DEST_ADDR",                    SQU_BASE+0x820, 4},
    {"SQU_CHAN_1_DEST_ADDR",                    SQU_BASE+0x824, 4},
    {"SQU_CHAN_0_NEXT_DESC_PTR",                SQU_BASE+0x830, 4},
    {"SQU_CHAN_1_NEXT_DESC_PTR",                SQU_BASE+0x834, 4},
    {"SQU_CHAN_0_CTRL",                         SQU_BASE+0x840, 4},
    {"SQU_CHAN_1_CTRL",                         SQU_BASE+0x844, 4},
    {"SQU_CHAN_PRI",                            SQU_BASE+0x860, 4},
    {"SQU_CHAN_0_CURR_DESC_PTR",                SQU_BASE+0x870, 4},
    {"SQU_CHAN_1_CURR_DESC_PTR",                SQU_BASE+0x874, 4},
    {"SQU_CHAN_0_INT_MASK",                     SQU_BASE+0x880, 4},
    {"SQU_CHAN_1_INT_MASK",                     SQU_BASE+0x884, 4},
    {"SQU_CHAN_0_INT_RST_SEL",                  SQU_BASE+0x890, 4},
    {"SQU_CHAN_1_INT_RST_SEL",                  SQU_BASE+0x894, 4},
    {"SQU_CHAN_0_INT_STATUS",                   SQU_BASE+0x8a0, 4},
    {"SQU_CHAN_1_INT_STATUS",                   SQU_BASE+0x8a4, 4},


#define CFI_BASE 0xd4285000
    {"CFI_STATUS_REGISTER",                       CFI_BASE+0x000, 4},
    {"CFI_IRQ_REGISTER",                          CFI_BASE+0x004, 4},
    {"CFI_INTERRUPT_ENABLE_REGISTER",             CFI_BASE+0x008, 4},
    {"CFI_OPERATION_MODE_REGISTER",               CFI_BASE+0x00c, 4},
    {"CFI_INTERFACE_CLOCK_CONFIGURATION_REGISTER",CFI_BASE+0x010, 4},
    {"CFI_TIMING_MODE_CONFIGURATION_REGISTER",    CFI_BASE+0x014, 4},
    {"CFI_TRANSFER_ADDRESS_REGISTER",             CFI_BASE+0x018, 4},
    {"CFI_TRANSFER_CONTROL_REGISTER",             CFI_BASE+0x01c, 4},
    {"CFI_WRITE_DATA_PORT_REGISTER",              CFI_BASE+0x024, 4},
    {"CFI_READ_DATA_PORT_REGISTER",               CFI_BASE+0x028, 4},
    {"CFI_ATA_DATA_PORT_REGISTER",                CFI_BASE+0x030, 4},
    {"CFI_ATA_ERROR_FEATURES_REGISTER",           CFI_BASE+0x034, 4},
    {"CFI_ATA_SECTOR_COUNT_REGISTER",             CFI_BASE+0x038, 4},
    {"CFI_ATA_SECTOR_NUMBER_REGISTER",            CFI_BASE+0x03c, 4},
    {"CFI_CYLINDER_LOW_REGISTER",                 CFI_BASE+0x040, 4},
    {"CFI_CYLINDER_HIGH_REGISTER",                CFI_BASE+0x044, 4},
    {"CFI_SELECT_CARD_HEAD_REGISTER",             CFI_BASE+0x048, 4},
    {"CFI_ATA_STATUS_COMMAND_REGISTER",           CFI_BASE+0x04c, 4},
    {"CFI_ALT_STATUS_DEVICE_CONTROL_REGISTER",    CFI_BASE+0x050, 4},
#warning Missing extra CFI entries


    #warning Reading from any of these freezes the board
#if 0
#define XDC_BASE 0xd4284000
    {"XDC_NDCR",                               XDC_BASE+0x000, 4},
    {"XDC_NDTR0CS0",                           XDC_BASE+0x004, 4},
    {"XDC_CR2",                                XDC_BASE+0x008, 4},
    {"XDC_DTR1CS0",                            XDC_BASE+0x00c, 4},
    {"XDC_NDSR",                               XDC_BASE+0x014, 4},
    {"XDC_NDPCR",                              XDC_BASE+0x018, 4},
    {"XDC_DBBR0",                              XDC_BASE+0x01c, 4},
    {"XDC_DREDEL",                             XDC_BASE+0x024, 4},
    {"XDC_NDBZCNT",                            XDC_BASE+0x02c, 4},
    {"XDC_NDDB",                               XDC_BASE+0x040, 4},
    {"XDC_NDCB0",                              XDC_BASE+0x048, 4},
    {"XDC_NDCB1",                              XDC_BASE+0x04c, 4},
    {"XDC_NDCB2",                              XDC_BASE+0x050, 4},
    {"XDC_NDCB3",                              XDC_BASE+0x054, 4},
#endif

#define MS_BASE 0xd4286000
    {"MS_CTRL",                               MS_BASE+0x000, 4},
    {"MS_SYSTEM",                             MS_BASE+0x004, 4},
    {"MS_FLAG",                               MS_BASE+0x008, 4},
    {"MS_VERSION",                            MS_BASE+0x02C, 4},
    {"MSHC_COMMAND",                          MS_BASE+0x030, 4},
    {"MSH0_DATA",                             MS_BASE+0x034, 4},
    {"MSH0_STATUS",                           MS_BASE+0x038, 4},
    {"MSH0_SYSTEM",                           MS_BASE+0x03C, 4},
    {"MSH0_USER",                             MS_BASE+0x040, 4},
    {"MSH0_FIFO_CTRL",                        MS_BASE+0x044, 4},
    {"MSH0_DMA_CTRL",                         MS_BASE+0x04C, 4},
    {"MSHC_FIFO_COUNT",                       MS_BASE+0x060, 4},
    {"MSHC-CDIER0",                           MS_BASE+0x064, 4},
    {"MSHC_CDIER1",                           MS_BASE+0x068, 4},

