<?xml version="1.0" encoding="utf-8"?>

<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd" >
    <vendor>litex</vendor>
    <name>SOC</name>

    <addressUnitBits>8</addressUnitBits>
    <width>32</width>
    <size>32</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
    <resetMask>0xFFFFFFFF</resetMask>

    <peripherals>
        <peripheral>
            <name>CTRL</name>
            <baseAddress>0xF0000000</baseAddress>
            <groupName>CTRL</groupName>
            <registers>
                <register>
                    <name>RESET</name>
                    <description><![CDATA[Any write to this register will reset the SoC.]]></description>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>reset</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SCRATCH</name>
                    <description><![CDATA[Use this register as a scratch space to verify that software read/write accesses
to the Wishbone/CSR bus are working correctly. The initial reset value of
0x1234578 can be used to verify endianness.]]></description>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x12345678</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>scratch</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>BUS_ERRORS</name>
                    <description><![CDATA[Total number of Wishbone bus errors (timeouts) since start.]]></description>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>bus_errors</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0xc</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>IDENTIFIER_MEM</name>
            <baseAddress>0xF0001000</baseAddress>
            <groupName>IDENTIFIER_MEM</groupName>
            <registers>
                <register>
                    <name>IDENTIFIER_MEM</name>
                    <description><![CDATA[8 x 51-bit memory]]></description>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>identifier_mem</name>
                            <msb>7</msb>
                            <bitRange>[7:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x4</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>UART</name>
            <baseAddress>0xF0002000</baseAddress>
            <groupName>UART</groupName>
            <registers>
                <register>
                    <name>RXTX</name>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rxtx</name>
                            <msb>7</msb>
                            <bitRange>[7:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TXFULL</name>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>txfull</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RXEMPTY</name>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rxempty</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_STATUS</name>
                    <description><![CDATA[This register contains the current raw level of the rx event trigger.  Writes to
this register have no effect.]]></description>
                    <addressOffset>0x000c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>tx</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Level of the ``tx`` event]]></description>
                        </field>
                        <field>
                            <name>rx</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[Level of the ``rx`` event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_PENDING</name>
                    <description><![CDATA[When a  rx event occurs, the corresponding bit will be set in this register.  To
clear the Event, set the corresponding bit in this register.]]></description>
                    <addressOffset>0x0010</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>tx</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[`1` if a `tx` event occurred. This Event is triggered on a **falling** edge.]]></description>
                        </field>
                        <field>
                            <name>rx</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[`1` if a `rx` event occurred. This Event is triggered on a **falling** edge.]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_ENABLE</name>
                    <description><![CDATA[This register enables the corresponding rx events.  Write a ``0`` to this
register to disable individual events.]]></description>
                    <addressOffset>0x0014</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>tx</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Write a ``1`` to enable the ``tx`` Event]]></description>
                        </field>
                        <field>
                            <name>rx</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[Write a ``1`` to enable the ``rx`` Event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TXEMPTY</name>
                    <addressOffset>0x0018</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>txempty</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RXFULL</name>
                    <addressOffset>0x001c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>rxfull</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x20</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>uart</name>
                <value>0</value>
            </interrupt>
        </peripheral>
        <peripheral>
            <name>TIMER0</name>
            <baseAddress>0xF0002800</baseAddress>
            <groupName>TIMER0</groupName>
            <registers>
                <register>
                    <name>LOAD</name>
                    <description><![CDATA[Load value when Timer is (re-)enabled. In One-Shot mode, the value written to
this register specifies the Timer's duration in clock cycles.]]></description>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>load</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RELOAD</name>
                    <description><![CDATA[Reload value when Timer reaches ``0``. In Periodic mode, the value written to
this register specify the Timer's period in clock cycles.]]></description>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>reload</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EN</name>
                    <description><![CDATA[Enable flag of the Timer. Set this flag to ``1`` to enable/start the Timer.  Set
to ``0`` to disable the Timer.]]></description>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>en</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UPDATE_VALUE</name>
                    <description><![CDATA[Update trigger for the current countdown value. A write to this register latches
the current countdown value to ``value`` register.]]></description>
                    <addressOffset>0x000c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>update_value</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>VALUE</name>
                    <description><![CDATA[Latched countdown value. This value is updated by writing to ``update_value``.]]></description>
                    <addressOffset>0x0010</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>value</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_STATUS</name>
                    <description><![CDATA[This register contains the current raw level of the zero event trigger.  Writes
to this register have no effect.]]></description>
                    <addressOffset>0x0014</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>zero</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Level of the ``zero`` event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_PENDING</name>
                    <description><![CDATA[When a  zero event occurs, the corresponding bit will be set in this register.
To clear the Event, set the corresponding bit in this register.]]></description>
                    <addressOffset>0x0018</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>zero</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[`1` if a `zero` event occurred. This Event is triggered on a **falling** edge.]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EV_ENABLE</name>
                    <description><![CDATA[This register enables the corresponding zero events.  Write a ``0`` to this
register to disable individual events.]]></description>
                    <addressOffset>0x001c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>zero</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Write a ``1`` to enable the ``zero`` Event]]></description>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x20</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>timer0</name>
                <value>1</value>
            </interrupt>
        </peripheral>
        <peripheral>
            <name>SDRAM</name>
            <baseAddress>0xF0003000</baseAddress>
            <groupName>SDRAM</groupName>
            <registers>
                <register>
                    <name>DFII_CONTROL</name>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x01</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>sel</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[None]]></description>
                        </field>
                        <field>
                            <name>cke</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[None]]></description>
                        </field>
                        <field>
                            <name>odt</name>
                            <msb>2</msb>
                            <bitRange>[2:2]</bitRange>
                            <lsb>2</lsb>
                            <description><![CDATA[None]]></description>
                        </field>
                        <field>
                            <name>reset_n</name>
                            <msb>3</msb>
                            <bitRange>[3:3]</bitRange>
                            <lsb>3</lsb>
                            <description><![CDATA[None]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI0_COMMAND</name>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi0_command</name>
                            <msb>5</msb>
                            <bitRange>[5:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI0_COMMAND_ISSUE</name>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi0_command_issue</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI0_ADDRESS</name>
                    <addressOffset>0x000c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi0_address</name>
                            <msb>10</msb>
                            <bitRange>[10:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI0_BADDRESS</name>
                    <addressOffset>0x0010</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi0_baddress</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI0_WRDATA</name>
                    <addressOffset>0x0014</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi0_wrdata</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DFII_PI0_RDDATA</name>
                    <addressOffset>0x0018</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>dfii_pi0_rddata</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x1c</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>SPIFLASH</name>
            <baseAddress>0xF0003800</baseAddress>
            <groupName>SPIFLASH</groupName>
            <registers>
                <register>
                    <name>BITBANG</name>
                    <description><![CDATA[Bitbang controls for SPI output.]]></description>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>mosi</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Output value for SPI MOSI pin.]]></description>
                        </field>
                        <field>
                            <name>clk</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[Output value for SPI CLK pin.]]></description>
                        </field>
                        <field>
                            <name>cs_n</name>
                            <msb>2</msb>
                            <bitRange>[2:2]</bitRange>
                            <lsb>2</lsb>
                            <description><![CDATA[Output value for SPI CSn pin.]]></description>
                        </field>
                        <field>
                            <name>dir</name>
                            <msb>3</msb>
                            <bitRange>[3:3]</bitRange>
                            <lsb>3</lsb>
                            <description><![CDATA[Unused in this design.]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MISO</name>
                    <description><![CDATA[Incoming value of MISO pin.]]></description>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>miso</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>BITBANG_EN</name>
                    <description><![CDATA[Write a ``1`` here to disable memory-mapped mode and enable bitbang mode.]]></description>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>bitbang_en</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0xc</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>ETHPHY</name>
            <baseAddress>0xF0004000</baseAddress>
            <groupName>ETHPHY</groupName>
            <registers>
                <register>
                    <name>CRG_RESET</name>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>crg_reset</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RX_INBAND_STATUS</name>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>link_status</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[None]]></description>
                        </field>
                        <field>
                            <name>clock_speed</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[None]]></description>
                        </field>
                        <field>
                            <name>duplex_status</name>
                            <msb>2</msb>
                            <bitRange>[2:2]</bitRange>
                            <lsb>2</lsb>
                            <description><![CDATA[None]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MDIO_W</name>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>mdc</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[None]]></description>
                        </field>
                        <field>
                            <name>oe</name>
                            <msb>1</msb>
                            <bitRange>[1:1]</bitRange>
                            <lsb>1</lsb>
                            <description><![CDATA[None]]></description>
                        </field>
                        <field>
                            <name>w</name>
                            <msb>2</msb>
                            <bitRange>[2:2]</bitRange>
                            <lsb>2</lsb>
                            <description><![CDATA[None]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MDIO_R</name>
                    <addressOffset>0x000c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>r</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[None]]></description>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x10</size>
                <usage>registers</usage>
            </addressBlock>
        </peripheral>
        <peripheral>
            <name>ETHMAC</name>
            <baseAddress>0xF0004800</baseAddress>
            <groupName>ETHMAC</groupName>
            <registers>
                <register>
                    <name>SRAM_WRITER_SLOT</name>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>sram_writer_slot</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_WRITER_LENGTH</name>
                    <addressOffset>0x0004</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>sram_writer_length</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_WRITER_ERRORS</name>
                    <addressOffset>0x0008</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>sram_writer_errors</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_WRITER_EV_STATUS</name>
                    <description><![CDATA[This register contains the current raw level of the available event trigger.
Writes to this register have no effect.]]></description>
                    <addressOffset>0x000c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>available</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Level of the ``available`` event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_WRITER_EV_PENDING</name>
                    <description><![CDATA[When a  available event occurs, the corresponding bit will be set in this
register.  To clear the Event, set the corresponding bit in this register.]]></description>
                    <addressOffset>0x0010</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>available</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[`1` if a `available` event occurred. This Event is **level triggered** when the
signal is **high**.]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_WRITER_EV_ENABLE</name>
                    <description><![CDATA[This register enables the corresponding available events.  Write a ``0`` to this
register to disable individual events.]]></description>
                    <addressOffset>0x0014</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>available</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Write a ``1`` to enable the ``available`` Event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_READER_START</name>
                    <addressOffset>0x0018</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>sram_reader_start</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_READER_READY</name>
                    <addressOffset>0x001c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>sram_reader_ready</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_READER_LEVEL</name>
                    <addressOffset>0x0020</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>sram_reader_level</name>
                            <msb>1</msb>
                            <bitRange>[1:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_READER_SLOT</name>
                    <addressOffset>0x0024</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>sram_reader_slot</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_READER_LENGTH</name>
                    <addressOffset>0x0028</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>sram_reader_length</name>
                            <msb>10</msb>
                            <bitRange>[10:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_READER_EV_STATUS</name>
                    <description><![CDATA[This register contains the current raw level of the done event trigger.  Writes
to this register have no effect.]]></description>
                    <addressOffset>0x002c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>done</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Level of the ``done`` event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_READER_EV_PENDING</name>
                    <description><![CDATA[When a  done event occurs, the corresponding bit will be set in this register.
To clear the Event, set the corresponding bit in this register.]]></description>
                    <addressOffset>0x0030</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>done</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[`1` if a `done` event occurred. This Event is triggered on a **rising** edge.]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SRAM_READER_EV_ENABLE</name>
                    <description><![CDATA[This register enables the corresponding done events.  Write a ``0`` to this
register to disable individual events.]]></description>
                    <addressOffset>0x0034</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>done</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                            <description><![CDATA[Write a ``1`` to enable the ``done`` Event]]></description>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PREAMBLE_CRC</name>
                    <addressOffset>0x0038</addressOffset>
                    <resetValue>0x01</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>preamble_crc</name>
                            <msb>0</msb>
                            <bitRange>[0:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PREAMBLE_ERRORS</name>
                    <addressOffset>0x003c</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>preamble_errors</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CRC_ERRORS</name>
                    <addressOffset>0x0040</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>32</size>
                    <fields>
                        <field>
                            <name>crc_errors</name>
                            <msb>31</msb>
                            <bitRange>[31:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x44</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>ethmac</name>
                <value>2</value>
            </interrupt>
        </peripheral>
        <peripheral>
            <name>ETHMEM</name>
            <baseAddress>0x80000000</baseAddress>
            <groupName>ETHMEM</groupName>
            <registers>
                <register>
                    <name>RX_BUFFER_0[%s]</name>
                    <dim>2048</dim>
                    <dimIncrement>1</dimIncrement>
                    <description><![CDATA[rx buffers]]></description>
                    <addressOffset>0x0000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>8</size>
                    <access>read-only</access>
                    <fields>
                        <field>
                            <name>rx_buffer_0</name>
                            <msb>7</msb>
                            <bitRange>[7:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RX_BUFFER_1[%s]</name>
                    <dim>2048</dim>
                    <dimIncrement>1</dimIncrement>
                    <description><![CDATA[rx buffers]]></description>
                    <addressOffset>0x0800</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>8</size>
                    <access>read-only</access>
                    <fields>
                        <field>
                            <name>rx_buffer_1</name>
                            <msb>7</msb>
                            <bitRange>[7:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TX_BUFFER_0[%s]</name>
                    <dim>2048</dim>
                    <dimIncrement>1</dimIncrement>
                    <description><![CDATA[tx buffers]]></description>
                    <addressOffset>0x1000</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>8</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>tx_buffer_0</name>
                            <msb>7</msb>
                            <bitRange>[7:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TX_BUFFER_1[%s]</name>
                    <dim>2048</dim>
                    <dimIncrement>1</dimIncrement>
                    <description><![CDATA[tx buffers]]></description>
                    <addressOffset>0x1800</addressOffset>
                    <resetValue>0x00</resetValue>
                    <size>8</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>tx_buffer_1</name>
                            <msb>7</msb>
                            <bitRange>[7:0]</bitRange>
                            <lsb>0</lsb>
                        </field>
                    </fields>
                </register>
            </registers>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>buffer</usage>
            </addressBlock>
        </peripheral>
        </peripherals>
    <vendorExtensions>
        <memoryRegions>
            <memoryRegion>
                <name>SRAM</name>
                <baseAddress>0x10000000</baseAddress>
                <size>0x00002000</size>
            </memoryRegion>
            <memoryRegion>
                <name>MAIN_RAM</name>
                <baseAddress>0x40000000</baseAddress>
                <size>0x00400000</size>
            </memoryRegion>
            <memoryRegion>
                <name>SPIFLASH</name>
                <baseAddress>0x20000000</baseAddress>
                <size>0x02000000</size>
            </memoryRegion>
            <memoryRegion>
                <name>ROM</name>
                <baseAddress>0x20100000</baseAddress>
                <size>0x01F00000</size>
            </memoryRegion>
            <memoryRegion>
                <name>ETHMAC</name>
                <baseAddress>0x80000000</baseAddress>
                <size>0x00002000</size>
            </memoryRegion>
            <memoryRegion>
                <name>CSR</name>
                <baseAddress>0xF0000000</baseAddress>
                <size>0x00010000</size>
            </memoryRegion>
        </memoryRegions>
        <constants>
            <constant name="CONFIG_CLOCK_FREQUENCY" value="50000000" />
            <constant name="CONFIG_CPU_HAS_INTERRUPT" value="None" />
            <constant name="CONFIG_CPU_RESET_ADDR" value="537919488" />
            <constant name="CONFIG_CPU_TYPE_VEXRISCV" value="None" />
            <constant name="CONFIG_CPU_VARIANT_IMAC" value="None" />
            <constant name="CONFIG_CPU_HUMAN_NAME" value="VexRiscv_IMAC" />
            <constant name="CONFIG_CPU_NOP" value="nop" />
            <constant name="CONFIG_WITH_BUILD_TIME" value="None" />
            <constant name="CONFIG_L2_SIZE" value="8192" />
            <constant name="CONFIG_CSR_DATA_WIDTH" value="32" />
            <constant name="CONFIG_CSR_ALIGNMENT" value="32" />
            <constant name="CONFIG_BUS_STANDARD" value="WISHBONE" />
            <constant name="CONFIG_BUS_DATA_WIDTH" value="32" />
            <constant name="CONFIG_BUS_ADDRESS_WIDTH" value="32" />
            <constant name="ETHMAC_RX_SLOTS" value="2" />
            <constant name="ETHMAC_TX_SLOTS" value="2" />
            <constant name="ETHMAC_SLOT_SIZE" value="2048" />
            <constant name="ETHMAC_INTERRUPT" value="2" />
            <constant name="TIMER0_INTERRUPT" value="1" />
            <constant name="UART_INTERRUPT" value="0" />
        </constants>
    </vendorExtensions>
</device>