<stg><name>matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_04"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:1 %conv7_i_3_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_3

]]></Node>
<StgValue><ssdm name="conv7_i_3_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:2 %conv7_i_2_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_2

]]></Node>
<StgValue><ssdm name="conv7_i_2_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:3 %conv7_i_1_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_1

]]></Node>
<StgValue><ssdm name="conv7_i_1_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:4 %conv7_i_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i

]]></Node>
<StgValue><ssdm name="conv7_i_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="50" op_0_bw="25">
<![CDATA[
newFuncRoot:5 %conv7_i_3_cast = sext i25 %conv7_i_3_read

]]></Node>
<StgValue><ssdm name="conv7_i_3_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="50" op_0_bw="25">
<![CDATA[
newFuncRoot:6 %conv7_i_2_cast = sext i25 %conv7_i_2_read

]]></Node>
<StgValue><ssdm name="conv7_i_2_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="50" op_0_bw="25">
<![CDATA[
newFuncRoot:7 %conv7_i_1_cast = sext i25 %conv7_i_1_read

]]></Node>
<StgValue><ssdm name="conv7_i_1_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="50" op_0_bw="25">
<![CDATA[
newFuncRoot:8 %conv7_i_cast = sext i25 %conv7_i_read

]]></Node>
<StgValue><ssdm name="conv7_i_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln71 = store i4 0, i4 %i_04

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %VITIS_LOOP_72_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_2:0 %i = load i4 %i_04

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_72_2:1 %icmp_ln71 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_72_2:2 %i_12 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_72_2:3 %br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.VITIS_LOOP_72_2.30, void %for.end21.exitStub

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:0 %zext_ln71 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:4 %A_0_addr = getelementptr i25 %A_0, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="25" op_0_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:5 %A_0_load = load i4 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:35 %store_ln71 = store i4 %i_12, i4 %i_04

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
for.end21.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:1 %specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:2 %speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln71"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:3 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="25" op_0_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:5 %A_0_load = load i4 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="50" op_0_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:6 %conv_i = sext i25 %A_0_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:7 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:8 %mul_ln79 = mul i50 %conv_i, i50 %conv7_i_cast

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:9 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:10 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:11 %temp = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:12 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:13 %agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="agg_result_0_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:14 %agg_result_1_addr = getelementptr i25 %agg_result_1, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="agg_result_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:15 %agg_result_2_addr = getelementptr i25 %agg_result_2, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="agg_result_2_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:16 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:17 %mul_ln79_71 = mul i50 %conv_i, i50 %conv7_i_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_71"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:18 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_71, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:19 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_71, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:20 %temp_72 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_71, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_72"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:21 %mul_ln79_72 = mul i50 %conv_i, i50 %conv7_i_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_72"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:22 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_72, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:23 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_72, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:24 %temp_1 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_72, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:25 %mul_ln79_73 = mul i50 %conv_i, i50 %conv7_i_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_73"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:26 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_73, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:27 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_73, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:28 %temp_2 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_73, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:29 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:30 %agg_result_3_addr = getelementptr i25 %agg_result_3, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="agg_result_3_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:31 %store_ln81 = store i25 %temp, i4 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:32 %store_ln81 = store i25 %temp_72, i4 %agg_result_1_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:33 %store_ln81 = store i25 %temp_1, i4 %agg_result_2_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:34 %store_ln81 = store i25 %temp_2, i4 %agg_result_3_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.30:36 %br_ln71 = br void %VITIS_LOOP_72_2

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="68" name="agg_result_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="agg_result_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="agg_result_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="agg_result_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="A_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="conv7_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i"/></StgValue>
</port>
<port id="74" name="conv7_i_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i_1"/></StgValue>
</port>
<port id="75" name="conv7_i_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i_2"/></StgValue>
</port>
<port id="76" name="conv7_i_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i_3"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="StgValue_77" to="i_04" fromId="77" toId="5">
</dataflow>
<dataflow id="80" from="_ssdm_op_Read.ap_auto.i25" to="conv7_i_3_read" fromId="79" toId="6">
</dataflow>
<dataflow id="81" from="conv7_i_3" to="conv7_i_3_read" fromId="76" toId="6">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i25" to="conv7_i_2_read" fromId="79" toId="7">
</dataflow>
<dataflow id="83" from="conv7_i_2" to="conv7_i_2_read" fromId="75" toId="7">
</dataflow>
<dataflow id="84" from="_ssdm_op_Read.ap_auto.i25" to="conv7_i_1_read" fromId="79" toId="8">
</dataflow>
<dataflow id="85" from="conv7_i_1" to="conv7_i_1_read" fromId="74" toId="8">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.ap_auto.i25" to="conv7_i_read" fromId="79" toId="9">
</dataflow>
<dataflow id="87" from="conv7_i" to="conv7_i_read" fromId="73" toId="9">
</dataflow>
<dataflow id="88" from="conv7_i_3_read" to="conv7_i_3_cast" fromId="6" toId="10">
</dataflow>
<dataflow id="89" from="conv7_i_2_read" to="conv7_i_2_cast" fromId="7" toId="11">
</dataflow>
<dataflow id="90" from="conv7_i_1_read" to="conv7_i_1_cast" fromId="8" toId="12">
</dataflow>
<dataflow id="91" from="conv7_i_read" to="conv7_i_cast" fromId="9" toId="13">
</dataflow>
<dataflow id="93" from="StgValue_92" to="store_ln71" fromId="92" toId="14">
</dataflow>
<dataflow id="94" from="i_04" to="store_ln71" fromId="5" toId="14">
</dataflow>
<dataflow id="95" from="i_04" to="i" fromId="5" toId="16">
</dataflow>
<dataflow id="96" from="i" to="icmp_ln71" fromId="16" toId="17">
</dataflow>
<dataflow id="98" from="StgValue_97" to="icmp_ln71" fromId="97" toId="17">
</dataflow>
<dataflow id="99" from="i" to="i_12" fromId="16" toId="18">
</dataflow>
<dataflow id="101" from="StgValue_100" to="i_12" fromId="100" toId="18">
</dataflow>
<dataflow id="102" from="icmp_ln71" to="br_ln71" fromId="17" toId="19">
</dataflow>
<dataflow id="103" from="i" to="zext_ln71" fromId="16" toId="20">
</dataflow>
<dataflow id="104" from="A_0" to="A_0_addr" fromId="72" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_105" to="A_0_addr" fromId="105" toId="21">
</dataflow>
<dataflow id="107" from="zext_ln71" to="A_0_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="108" from="A_0_addr" to="A_0_load" fromId="21" toId="22">
</dataflow>
<dataflow id="109" from="i_12" to="store_ln71" fromId="18" toId="23">
</dataflow>
<dataflow id="110" from="i_04" to="store_ln71" fromId="5" toId="23">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecPipeline" to="specpipeline_ln71" fromId="111" toId="24">
</dataflow>
<dataflow id="114" from="StgValue_113" to="specpipeline_ln71" fromId="113" toId="24">
</dataflow>
<dataflow id="116" from="StgValue_115" to="specpipeline_ln71" fromId="115" toId="24">
</dataflow>
<dataflow id="117" from="StgValue_115" to="specpipeline_ln71" fromId="115" toId="24">
</dataflow>
<dataflow id="118" from="StgValue_115" to="specpipeline_ln71" fromId="115" toId="24">
</dataflow>
<dataflow id="120" from="empty_75" to="specpipeline_ln71" fromId="119" toId="24">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln71" fromId="121" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_123" to="speclooptripcount_ln71" fromId="123" toId="25">
</dataflow>
<dataflow id="125" from="StgValue_123" to="speclooptripcount_ln71" fromId="123" toId="25">
</dataflow>
<dataflow id="126" from="StgValue_123" to="speclooptripcount_ln71" fromId="123" toId="25">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopName" to="specloopname_ln71" fromId="127" toId="26">
</dataflow>
<dataflow id="130" from="empty_87" to="specloopname_ln71" fromId="129" toId="26">
</dataflow>
<dataflow id="131" from="A_0_addr" to="A_0_load" fromId="21" toId="27">
</dataflow>
<dataflow id="132" from="A_0_load" to="conv_i" fromId="27" toId="28">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecRegionBegin" to="rbegin17" fromId="133" toId="29">
</dataflow>
<dataflow id="136" from="empty_101" to="rbegin17" fromId="135" toId="29">
</dataflow>
<dataflow id="137" from="conv_i" to="mul_ln79" fromId="28" toId="30">
</dataflow>
<dataflow id="138" from="conv7_i_cast" to="mul_ln79" fromId="13" toId="30">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="139" toId="31">
</dataflow>
<dataflow id="141" from="mul_ln79" to="specfucore_ln76" fromId="30" toId="31">
</dataflow>
<dataflow id="143" from="StgValue_142" to="specfucore_ln76" fromId="142" toId="31">
</dataflow>
<dataflow id="145" from="StgValue_144" to="specfucore_ln76" fromId="144" toId="31">
</dataflow>
<dataflow id="147" from="StgValue_146" to="specfucore_ln76" fromId="146" toId="31">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="139" toId="32">
</dataflow>
<dataflow id="149" from="mul_ln79" to="specfucore_ln77" fromId="30" toId="32">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specfucore_ln77" fromId="150" toId="32">
</dataflow>
<dataflow id="152" from="StgValue_144" to="specfucore_ln77" fromId="144" toId="32">
</dataflow>
<dataflow id="153" from="StgValue_146" to="specfucore_ln77" fromId="146" toId="32">
</dataflow>
<dataflow id="155" from="_ssdm_op_PartSelect.i25.i50.i32.i32" to="temp" fromId="154" toId="33">
</dataflow>
<dataflow id="156" from="mul_ln79" to="temp" fromId="30" toId="33">
</dataflow>
<dataflow id="158" from="StgValue_157" to="temp" fromId="157" toId="33">
</dataflow>
<dataflow id="160" from="StgValue_159" to="temp" fromId="159" toId="33">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecRegionEnd" to="rend18" fromId="161" toId="34">
</dataflow>
<dataflow id="163" from="empty_101" to="rend18" fromId="135" toId="34">
</dataflow>
<dataflow id="164" from="rbegin17" to="rend18" fromId="29" toId="34">
</dataflow>
<dataflow id="165" from="agg_result_0" to="agg_result_0_addr" fromId="71" toId="35">
</dataflow>
<dataflow id="166" from="StgValue_105" to="agg_result_0_addr" fromId="105" toId="35">
</dataflow>
<dataflow id="167" from="zext_ln71" to="agg_result_0_addr" fromId="20" toId="35">
</dataflow>
<dataflow id="168" from="agg_result_1" to="agg_result_1_addr" fromId="70" toId="36">
</dataflow>
<dataflow id="169" from="StgValue_105" to="agg_result_1_addr" fromId="105" toId="36">
</dataflow>
<dataflow id="170" from="zext_ln71" to="agg_result_1_addr" fromId="20" toId="36">
</dataflow>
<dataflow id="171" from="agg_result_2" to="agg_result_2_addr" fromId="69" toId="37">
</dataflow>
<dataflow id="172" from="StgValue_105" to="agg_result_2_addr" fromId="105" toId="37">
</dataflow>
<dataflow id="173" from="zext_ln71" to="agg_result_2_addr" fromId="20" toId="37">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="133" toId="38">
</dataflow>
<dataflow id="176" from="empty_100" to="rbegin3" fromId="175" toId="38">
</dataflow>
<dataflow id="177" from="conv_i" to="mul_ln79_71" fromId="28" toId="39">
</dataflow>
<dataflow id="178" from="conv7_i_1_cast" to="mul_ln79_71" fromId="12" toId="39">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="139" toId="40">
</dataflow>
<dataflow id="180" from="mul_ln79_71" to="specfucore_ln76" fromId="39" toId="40">
</dataflow>
<dataflow id="181" from="StgValue_142" to="specfucore_ln76" fromId="142" toId="40">
</dataflow>
<dataflow id="182" from="StgValue_144" to="specfucore_ln76" fromId="144" toId="40">
</dataflow>
<dataflow id="183" from="StgValue_146" to="specfucore_ln76" fromId="146" toId="40">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="139" toId="41">
</dataflow>
<dataflow id="185" from="mul_ln79_71" to="specfucore_ln77" fromId="39" toId="41">
</dataflow>
<dataflow id="186" from="StgValue_150" to="specfucore_ln77" fromId="150" toId="41">
</dataflow>
<dataflow id="187" from="StgValue_144" to="specfucore_ln77" fromId="144" toId="41">
</dataflow>
<dataflow id="188" from="StgValue_146" to="specfucore_ln77" fromId="146" toId="41">
</dataflow>
<dataflow id="189" from="_ssdm_op_PartSelect.i25.i50.i32.i32" to="temp_72" fromId="154" toId="42">
</dataflow>
<dataflow id="190" from="mul_ln79_71" to="temp_72" fromId="39" toId="42">
</dataflow>
<dataflow id="191" from="StgValue_157" to="temp_72" fromId="157" toId="42">
</dataflow>
<dataflow id="192" from="StgValue_159" to="temp_72" fromId="159" toId="42">
</dataflow>
<dataflow id="193" from="conv_i" to="mul_ln79_72" fromId="28" toId="43">
</dataflow>
<dataflow id="194" from="conv7_i_2_cast" to="mul_ln79_72" fromId="11" toId="43">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="139" toId="44">
</dataflow>
<dataflow id="196" from="mul_ln79_72" to="specfucore_ln76" fromId="43" toId="44">
</dataflow>
<dataflow id="197" from="StgValue_142" to="specfucore_ln76" fromId="142" toId="44">
</dataflow>
<dataflow id="198" from="StgValue_144" to="specfucore_ln76" fromId="144" toId="44">
</dataflow>
<dataflow id="199" from="StgValue_146" to="specfucore_ln76" fromId="146" toId="44">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="139" toId="45">
</dataflow>
<dataflow id="201" from="mul_ln79_72" to="specfucore_ln77" fromId="43" toId="45">
</dataflow>
<dataflow id="202" from="StgValue_150" to="specfucore_ln77" fromId="150" toId="45">
</dataflow>
<dataflow id="203" from="StgValue_144" to="specfucore_ln77" fromId="144" toId="45">
</dataflow>
<dataflow id="204" from="StgValue_146" to="specfucore_ln77" fromId="146" toId="45">
</dataflow>
<dataflow id="205" from="_ssdm_op_PartSelect.i25.i50.i32.i32" to="temp_1" fromId="154" toId="46">
</dataflow>
<dataflow id="206" from="mul_ln79_72" to="temp_1" fromId="43" toId="46">
</dataflow>
<dataflow id="207" from="StgValue_157" to="temp_1" fromId="157" toId="46">
</dataflow>
<dataflow id="208" from="StgValue_159" to="temp_1" fromId="159" toId="46">
</dataflow>
<dataflow id="209" from="conv_i" to="mul_ln79_73" fromId="28" toId="47">
</dataflow>
<dataflow id="210" from="conv7_i_3_cast" to="mul_ln79_73" fromId="10" toId="47">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="139" toId="48">
</dataflow>
<dataflow id="212" from="mul_ln79_73" to="specfucore_ln76" fromId="47" toId="48">
</dataflow>
<dataflow id="213" from="StgValue_142" to="specfucore_ln76" fromId="142" toId="48">
</dataflow>
<dataflow id="214" from="StgValue_144" to="specfucore_ln76" fromId="144" toId="48">
</dataflow>
<dataflow id="215" from="StgValue_146" to="specfucore_ln76" fromId="146" toId="48">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="139" toId="49">
</dataflow>
<dataflow id="217" from="mul_ln79_73" to="specfucore_ln77" fromId="47" toId="49">
</dataflow>
<dataflow id="218" from="StgValue_150" to="specfucore_ln77" fromId="150" toId="49">
</dataflow>
<dataflow id="219" from="StgValue_144" to="specfucore_ln77" fromId="144" toId="49">
</dataflow>
<dataflow id="220" from="StgValue_146" to="specfucore_ln77" fromId="146" toId="49">
</dataflow>
<dataflow id="221" from="_ssdm_op_PartSelect.i25.i50.i32.i32" to="temp_2" fromId="154" toId="50">
</dataflow>
<dataflow id="222" from="mul_ln79_73" to="temp_2" fromId="47" toId="50">
</dataflow>
<dataflow id="223" from="StgValue_157" to="temp_2" fromId="157" toId="50">
</dataflow>
<dataflow id="224" from="StgValue_159" to="temp_2" fromId="159" toId="50">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="161" toId="51">
</dataflow>
<dataflow id="226" from="empty_100" to="rend4" fromId="175" toId="51">
</dataflow>
<dataflow id="227" from="rbegin3" to="rend4" fromId="38" toId="51">
</dataflow>
<dataflow id="228" from="agg_result_3" to="agg_result_3_addr" fromId="68" toId="52">
</dataflow>
<dataflow id="229" from="StgValue_105" to="agg_result_3_addr" fromId="105" toId="52">
</dataflow>
<dataflow id="230" from="zext_ln71" to="agg_result_3_addr" fromId="20" toId="52">
</dataflow>
<dataflow id="231" from="temp" to="store_ln81" fromId="33" toId="53">
</dataflow>
<dataflow id="232" from="agg_result_0_addr" to="store_ln81" fromId="35" toId="53">
</dataflow>
<dataflow id="233" from="temp_72" to="store_ln81" fromId="42" toId="54">
</dataflow>
<dataflow id="234" from="agg_result_1_addr" to="store_ln81" fromId="36" toId="54">
</dataflow>
<dataflow id="235" from="temp_1" to="store_ln81" fromId="46" toId="55">
</dataflow>
<dataflow id="236" from="agg_result_2_addr" to="store_ln81" fromId="37" toId="55">
</dataflow>
<dataflow id="237" from="temp_2" to="store_ln81" fromId="50" toId="56">
</dataflow>
<dataflow id="238" from="agg_result_3_addr" to="store_ln81" fromId="52" toId="56">
</dataflow>
<dataflow id="239" from="icmp_ln71" to="StgValue_2" fromId="17" toId="2">
</dataflow>
</dataflows>


</stg>
