// Seed: 2837037391
module module_0 #(
    parameter id_7 = 32'd23
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[1'b0 : 1]
);
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_6;
  ;
  wire _id_7, id_8[1 : id_7], id_9;
endmodule
module module_1 #(
    parameter id_14 = 32'd29,
    parameter id_24 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[id_24 : 'b0-id_14],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25
);
  output wire id_25;
  output wire _id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire _id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout logic [7:0] id_8;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_12,
      id_17,
      id_8
  );
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_17 = -1;
endmodule
