{
  "Title": "ELSA-2020-5083:  microcode_ctl security, bug fix, and enhancement update (MODERATE)",
  "Description": "[2:2.1-73.2.0.1]\n- for Intel, do not trigger load if on-disk microcode is not an update [Orabug: 30634727]\n- set early_microcode='no' in virtualized guests to avoid early load bugs [Orabug: 30618736]\n- ensure late loading fixes are present on 4.1.12-* and 4.14.35-*\n- enable early and late load for 5.4.17-*\n- enable early loading for 06-4f-01 caveat\n- remove 06-55-04 caveat\n\n[2:2.1-73.2]\n- Update Intel CPU microcode to microcode-20201027 release, addresses\n  CVE-2020-8694, CVE-2020-8695, CVE-2020-8696, CVE-2020-8698\n  (#1893261, #1893249, #1893229):\n  - Addition of 06-55-0b/0xbf (CPX-SP A1) microcode at revision 0x700001e;\n  - Addition of 06-8c-01/0x80 (TGL-UP3/UP4 B1) microcode at revision 0x68;\n  - Addition of 06-a5-02/0x20 (CML-H R1) microcode at revision 0xe0;\n  - Addition of 06-a5-03/0x22 (CML-S 6+2 G1) microcode at revision 0xe0;\n  - Addition of 06-a5-05/0x22 (CML-S 10+2 Q0) microcode at revision 0xe0;\n  - Addition of 06-a6-01/0x80 (CML-U 6+2 v2 K0) microcode at revision\n    0xe0;\n  - Update of 06-4e-03/0xc0 (SKL-U/U 2+3e/Y D0/K1) microcode (in\n    intel-06-4e-03/intel-ucode/06-4e-03) from revision 0xdc up to 0xe2;\n  - Update of 06-55-04/0xb7 (SKX-D/SP/W/X H0/M0/M1/U0) microcode (in\n    intel-06-55-04/intel-ucode/06-55-04) from revision 0x2006906 up\n    to 0x2006a08;\n  - Update of 06-5e-03/0x36 (SKL-H/S/Xeon E3 N0/R0/S0) microcode (in\n    intel-06-5e-03/intel-ucode/06-5e-03) from revision 0xdc up to 0xe2;\n  - Update of 06-8e-09/0x10 (AML-Y 2+2 H0) microcode (in\n    intel-06-8e-9e-0x-dell/intel-ucode/06-8e-09) from revision 0xd6 up\n    to 0xde;\n  - Update of 06-8e-09/0xc0 (KBL-U/U 2+3e/Y H0/J1) microcode (in\n    intel-06-8e-9e-0x-dell/intel-ucode/06-8e-09) from revision 0xd6 up\n    to 0xde;\n  - Update of 06-8e-0a/0xc0 (CFL-U 4+3e D0, KBL-R Y0) microcode (in\n    intel-06-8e-9e-0x-dell/intel-ucode/06-8e-0a) from revision 0xd6 up\n    to 0xe0;\n  - Update of 06-8e-0b/0xd0 (WHL-U W0) microcode (in\n    intel-06-8e-9e-0x-dell/intel-ucode/06-8e-0b) from revision 0xd6 up\n    to 0xde;\n  - Update of 06-8e-0c/0x94 (AML-Y 4+2 V0, CML-U 4+2 V0, WHL-U V0)\n    microcode (in intel-06-8e-9e-0x-dell/intel-ucode/06-8e-0c) from\n    revision 0xd6 up to 0xde;\n  - Update of 06-9e-09/0x2a (KBL-G/H/S/X/Xeon E3 B0) microcode (in\n    intel-06-8e-9e-0x-dell/intel-ucode/06-9e-09) from revision 0xd6 up\n    to 0xde;\n  - Update of 06-9e-0a/0x22 (CFL-H/S/Xeon E U0) microcode (in\n    intel-06-8e-9e-0x-dell/intel-ucode/06-9e-0a) from revision 0xd6 up\n    to 0xde;\n  - Update of 06-9e-0b/0x02 (CFL-E/H/S B0) microcode (in\n    intel-06-8e-9e-0x-dell/intel-ucode/06-9e-0b) from revision 0xd6 up\n    to 0xde;\n  - Update of 06-9e-0c/0x22 (CFL-H/S/Xeon E P0) microcode (in\n    intel-06-8e-9e-0x-dell/intel-ucode/06-9e-0c) from revision 0xd6 up\n    to 0xde;\n  - Update of 06-9e-0d/0x22 (CFL-H/S/Xeon E R0) microcode (in\n    intel-06-8e-9e-0x-dell/intel-ucode/06-9e-0d) from revision 0xd6 up\n    to 0xde;\n  - Update of 06-3f-02/0x6f (HSX-E/EN/EP/EP 4S C0/C1/M1/R2) microcode\n    from revision 0x43 up to 0x44;\n  - Update of 06-55-03/0x97 (SKX-SP B1) microcode from revision 0x1000157\n    up to 0x1000159;\n  - Update of 06-55-06/0xbf (CLX-SP B0) microcode from revision 0x4002f01\n    up to 0x4003003;\n  - Update of 06-55-07/0xbf (CLX-SP/W/X B1/L1) microcode from revision\n    0x5002f01 up to 0x5003003;\n  - Update of 06-5c-09/0x03 (APL D0) microcode from revision 0x38 up\n    to 0x40;\n  - Update of 06-5c-0a/0x03 (APL B1/F1) microcode from revision 0x16 up\n    to 0x1e;\n  - Update of 06-7a-08/0x01 (GLK-R R0) microcode from revision 0x16 up\n    to 0x18;\n  - Update of 06-7e-05/0x80 (ICL-U/Y D1) microcode from revision 0x78\n    up to 0xa0;\n  - Update of 06-a6-00/0x80 (CML-U 6+2 A0) microcode from revision 0xca\n    up to 0xe0.\n\n[2:2.1-73.1]\n- Add README file to the documentation directory.\n- Add publicly-sourced codenames list to supply to gen_provides.sh; update\n  the latter to handle the somewhat different format.\n- Add SUMMARY.intel-ucode file containing metadata information from\n  the microcode file headers.",
  "Platform": [
    "Oracle Linux 7"
  ],
  "References": [
    {
      "Source": "elsa",
      "URI": "https://linux.oracle.com/errata/ELSA-2020-5083.html",
      "ID": "ELSA-2020-5083"
    },
    {
      "Source": "CVE",
      "URI": "https://linux.oracle.com/cve/CVE-2020-8695.html",
      "ID": "CVE-2020-8695"
    },
    {
      "Source": "CVE",
      "URI": "https://linux.oracle.com/cve/CVE-2020-8696.html",
      "ID": "CVE-2020-8696"
    },
    {
      "Source": "CVE",
      "URI": "https://linux.oracle.com/cve/CVE-2020-8698.html",
      "ID": "CVE-2020-8698"
    }
  ],
  "Criteria": {
    "Operator": "AND",
    "Criterias": [
      {
        "Operator": "AND",
        "Criterias": [
          {
            "Operator": "AND",
            "Criterias": null,
            "Criterions": [
              {
                "Comment": "microcode_ctl is earlier than 2:2.1-73.2.0.1.el7_9"
              },
              {
                "Comment": "microcode_ctl is signed with the Oracle Linux 7 key"
              }
            ]
          }
        ],
        "Criterions": [
          {
            "Comment": "Oracle Linux arch is x86_64"
          }
        ]
      }
    ],
    "Criterions": [
      {
        "Comment": "Oracle Linux 7 is installed"
      }
    ]
  },
  "Severity": "MODERATE",
  "Cves": [
    {
      "Impact": "",
      "Href": "https://linux.oracle.com/cve/CVE-2020-8695.html",
      "ID": "CVE-2020-8695"
    },
    {
      "Impact": "",
      "Href": "https://linux.oracle.com/cve/CVE-2020-8696.html",
      "ID": "CVE-2020-8696"
    },
    {
      "Impact": "",
      "Href": "https://linux.oracle.com/cve/CVE-2020-8698.html",
      "ID": "CVE-2020-8698"
    }
  ],
  "Issued": {
    "Date": "2020-11-17"
  }
}