#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jan  7 14:58:38 2025
# Process ID: 608759
# Current directory: /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/impl_1
# Command line: vivado -log fpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace
# Log file: /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/impl_1/fpga.vdi
# Journal file: /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/impl_1/vivado.jou
# Running On: kavya-Precision-Tower-5810, OS: Linux, CPU Frequency: 1892.696 MHz, CPU Physical cores: 12, Host memory: 67345 MB
#-----------------------------------------------------------
source fpga.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1298.605 ; gain = 19.023 ; free physical = 51088 ; free virtual = 57169
Command: link_design -top fpga -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-454] Reading design checkpoint '/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div.dcp' for cell 'clk_mmcm'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1724.855 ; gain = 0.000 ; free physical = 50688 ; free virtual = 56769
INFO: [Netlist 29-17] Analyzing 261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div_board.xdc] for cell 'clk_mmcm/inst'
Finished Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div_board.xdc] for cell 'clk_mmcm/inst'
Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div.xdc] for cell 'clk_mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2506.375 ; gain = 627.961 ; free physical = 50130 ; free virtual = 56211
Finished Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.gen/sources_1/ip/clk_div/clk_div.xdc] for cell 'clk_mmcm/inst'
Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:21]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:54]
Finished Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc]
Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/eth.xdc]
Finished Parsing XDC File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/eth.xdc]
Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl]
Inserting timing constraints for rgmii_phy_if instance core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst
Finished Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl]
Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl]
Inserting timing constraints for eth_mac_1g_rgmii instance core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst
Finished Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl]
Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_inst
WARNING: [Vivado 12-180] No cells matched '.*/rx_sync_reg_[1234]_reg\[\d+\]'. [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
WARNING: [Vivado 12-180] No cells matched '.*/tx_sync_reg_[1234]_reg\[\d+\]'. [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/rx_fifo/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_inst
Finished Sourcing Tcl File [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.344 ; gain = 0.000 ; free physical = 50121 ; free virtual = 56202
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances

12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2509.344 ; gain = 1173.051 ; free physical = 50121 ; free virtual = 56202
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2573.375 ; gain = 64.031 ; free physical = 50114 ; free virtual = 56195

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:21]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:54]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14786a0f9

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2573.375 ; gain = 0.000 ; free physical = 50114 ; free virtual = 56195

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 425c270354521563.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = c46d36f17015fb67.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2801.055 ; gain = 0.000 ; free physical = 49792 ; free virtual = 55891
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1d5e9f006

Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2801.055 ; gain = 22.812 ; free physical = 49792 ; free virtual = 55891

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1fbd0ddea

Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2801.055 ; gain = 22.812 ; free physical = 49790 ; free virtual = 55889
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 19 cells
INFO: [Opt 31-1021] In phase Retarget, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 2970a6820

Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2801.055 ; gain = 22.812 ; free physical = 49790 ; free virtual = 55889
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 204d5b18a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2801.055 ; gain = 22.812 ; free physical = 49790 ; free virtual = 55889
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Sweep, 866 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 204d5b18a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2801.055 ; gain = 22.812 ; free physical = 49790 ; free virtual = 55889
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 11f93e482

Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2801.055 ; gain = 22.812 ; free physical = 49790 ; free virtual = 55889
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 11f93e482

Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2801.055 ; gain = 22.812 ; free physical = 49790 ; free virtual = 55889
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              19  |                                             73  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              67  |                                            866  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.055 ; gain = 0.000 ; free physical = 49790 ; free virtual = 55889
Ending Logic Optimization Task | Checksum: 11f93e482

Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2801.055 ; gain = 22.812 ; free physical = 49790 ; free virtual = 55889

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:21]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:54]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 3 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 20ef2145c

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49548 ; free virtual = 55648
Ending Power Optimization Task | Checksum: 20ef2145c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3230.547 ; gain = 429.492 ; free physical = 49548 ; free virtual = 55648

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:21]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:54]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c67d475b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49548 ; free virtual = 55648
Ending Final Cleanup Task | Checksum: 1c67d475b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49548 ; free virtual = 55648

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49548 ; free virtual = 55648
Ending Netlist Obfuscation Task | Checksum: 1c67d475b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49548 ; free virtual = 55648
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 3230.547 ; gain = 721.203 ; free physical = 49548 ; free virtual = 55648
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:21]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:54]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49533 ; free virtual = 55633
INFO: [Common 17-1381] The checkpoint '/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49532 ; free virtual = 55634
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 185736d64

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49532 ; free virtual = 55634
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49532 ; free virtual = 55634

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 95dc8f68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49535 ; free virtual = 55637

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: aa8de344

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49537 ; free virtual = 55640

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: aa8de344

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49537 ; free virtual = 55640
Phase 1 Placer Initialization | Checksum: aa8de344

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49537 ; free virtual = 55640

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ed232415

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49595 ; free virtual = 55697

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13c9f2929

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49594 ; free virtual = 55696

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13c9f2929

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49594 ; free virtual = 55696

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15abdade3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49599 ; free virtual = 55701

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 236 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 105 nets or LUTs. Breaked 0 LUT, combined 105 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49599 ; free virtual = 55701

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            105  |                   105  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            105  |                   105  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 20adf7335

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49598 ; free virtual = 55701
Phase 2.4 Global Placement Core | Checksum: 1cabdd98a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49598 ; free virtual = 55700
Phase 2 Global Placement | Checksum: 1cabdd98a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49598 ; free virtual = 55700

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1afa70fa6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49598 ; free virtual = 55700

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19eace588

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49598 ; free virtual = 55700

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15c23a4da

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49598 ; free virtual = 55700

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 127639f66

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49598 ; free virtual = 55700

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21f7b7f05

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49597 ; free virtual = 55699

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 208409ff5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55699

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23ba2a4c4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55699
Phase 3 Detail Placement | Checksum: 23ba2a4c4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55699

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:21]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:54]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15a1f84c0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.555 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15f8bc5f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15f8bc5f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698
Phase 4.1.1.1 BUFG Insertion | Checksum: 15a1f84c0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.555. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20fdf604b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698
Phase 4.1 Post Commit Optimization | Checksum: 20fdf604b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20fdf604b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20fdf604b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698
Phase 4.3 Placer Reporting | Checksum: 20fdf604b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21ead8abe

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698
Ending Placer Task | Checksum: 12d501673

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49596 ; free virtual = 55698
INFO: [runtcl-4] Executing : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49564 ; free virtual = 55666
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49547 ; free virtual = 55650
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49525 ; free virtual = 55638
INFO: [Common 17-1381] The checkpoint '/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49524 ; free virtual = 55630
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49479 ; free virtual = 55596
INFO: [Common 17-1381] The checkpoint '/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/impl_1/fpga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d24e5160 ConstDB: 0 ShapeSum: 5b01c513 RouteDB: 0
Post Restoration Checksum: NetGraph: 5436245e | NumContArr: 1164ce3f | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 7ea5484a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49368 ; free virtual = 55478

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 7ea5484a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:13 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49368 ; free virtual = 55478

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 7ea5484a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:13 . Memory (MB): peak = 3230.547 ; gain = 0.000 ; free physical = 49368 ; free virtual = 55478
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bb62f39d

Time (s): cpu = 00:01:37 ; elapsed = 00:01:17 . Memory (MB): peak = 3252.051 ; gain = 21.504 ; free physical = 49321 ; free virtual = 55431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.479  | TNS=0.000  | WHS=-0.707 | THS=-196.410|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1f6dbe048

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 3252.051 ; gain = 21.504 ; free physical = 49321 ; free virtual = 55431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.479  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1c56df6f1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49321 ; free virtual = 55431

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7257
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7256
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f3bd04a0

Time (s): cpu = 00:01:44 ; elapsed = 00:01:19 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f3bd04a0

Time (s): cpu = 00:01:44 ; elapsed = 00:01:19 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423
Phase 3 Initial Routing | Checksum: 1ac80bf8d

Time (s): cpu = 00:01:48 ; elapsed = 00:01:20 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 500
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.463  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14ee53ba9

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423
Phase 4 Rip-up And Reroute | Checksum: 14ee53ba9

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14ee53ba9

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14ee53ba9

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423
Phase 5 Delay and Skew Optimization | Checksum: 14ee53ba9

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11094970f

Time (s): cpu = 00:01:57 ; elapsed = 00:01:24 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.463  | TNS=0.000  | WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11ba19587

Time (s): cpu = 00:01:57 ; elapsed = 00:01:24 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423
Phase 6 Post Hold Fix | Checksum: 11ba19587

Time (s): cpu = 00:01:57 ; elapsed = 00:01:24 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.41401 %
  Global Horizontal Routing Utilization  = 0.502677 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1749437ff

Time (s): cpu = 00:01:58 ; elapsed = 00:01:24 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1749437ff

Time (s): cpu = 00:01:58 ; elapsed = 00:01:24 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d239f96a

Time (s): cpu = 00:01:59 ; elapsed = 00:01:24 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.463  | TNS=0.000  | WHS=0.059  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d239f96a

Time (s): cpu = 00:02:01 ; elapsed = 00:01:25 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 10072e6de

Time (s): cpu = 00:02:01 ; elapsed = 00:01:25 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423

Time (s): cpu = 00:02:01 ; elapsed = 00:01:25 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:28 . Memory (MB): peak = 3268.051 ; gain = 37.504 ; free physical = 49314 ; free virtual = 55423
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:21]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:54]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:21]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga.xdc:54]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
139 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3356.094 ; gain = 0.000 ; free physical = 49284 ; free virtual = 55412
INFO: [Common 17-1381] The checkpoint '/home/kavya/Desktop/forked/verilog-ethernet/example/AX7203_ARTIX7/fpga/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 15:02:26 2025...
