read -sv run_verilog_mid/adder_32b_10_88_b6eb47b7cd77c5581010c6a0b72ab012.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_88_b6eb47b7cd77c5581010c6a0b72ab012_yosys.v
