// Seed: 243959998
module module_0;
endmodule
module module_1 (
    input tri id_0
);
  module_0 modCall_1 ();
endmodule
module module_2 ();
  id_1(
      1, id_2, id_2, id_3, 1, id_3
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  integer id_4;
endmodule : SymbolIdentifier
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  for (id_4 = id_4; -1; id_3 = ~1'b0) begin : LABEL_0
    begin : LABEL_0
      wire id_5;
    end
  end
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = -1;
  wire id_7;
  always_latch id_2 <= -1;
endmodule
