##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3(routed)
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for OSC1_ADC_SAR_IntClock
		4.6::Critical Path Report for timer_clock(routed)
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_3(routed):R vs. Clock_3(routed):R)
		5.2::Critical Path Report for (Clock_3(routed):R vs. timer_clock(routed):R)
		5.3::Critical Path Report for (Clock_3(routed):R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (Clock_3(routed):R vs. Clock_1:R)
		5.5::Critical Path Report for (timer_clock(routed):R vs. Clock_3(routed):R)
		5.6::Critical Path Report for (timer_clock(routed):R vs. timer_clock(routed):R)
		5.7::Critical Path Report for (timer_clock(routed):R vs. CyBUS_CLK:R)
		5.8::Critical Path Report for (timer_clock(routed):R vs. Clock_1:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_3(routed):R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. timer_clock(routed):R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.12::Critical Path Report for (CyBUS_CLK:R vs. OSC1_ADC_SAR_IntClock:R)
		5.13::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.14::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.15::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
		5.16::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. OSC1_ADC_SAR_IntClock:R)
		5.17::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
		5.18::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.19::Critical Path Report for (Clock_1:R vs. Clock_3(routed):R)
		5.20::Critical Path Report for (Clock_1:R vs. timer_clock(routed):R)
		5.21::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                    | Target: 75.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                    | Target: 75.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                    | Target: 3.13 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                    | Target: 3.13 MHz    | 
Clock: Clock_1                               | Frequency: 82.86 MHz   | Target: 0.13 MHz    | 
Clock: Clock_2                               | Frequency: 111.15 MHz  | Target: 0.13 MHz    | 
Clock: Clock_3                               | N/A                    | Target: 0.07 MHz    | 
Clock: Clock_3(routed)                       | Frequency: 77.54 MHz   | Target: 0.07 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 38.89 MHz   | Target: 75.00 MHz   | 
Clock: CyILO                                 | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                                 | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                    | Target: 75.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                    | Target: 75.00 MHz   | 
Clock: OSC1_ADC_SAR_IntClock                 | Frequency: 26.12 MHz   | Target: 1.60 MHz    | 
Clock: OSC1_ADC_SAR_IntClock(routed)         | N/A                    | Target: 1.60 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 
Clock: timer_clock                           | N/A                    | Target: 25.00 MHz   | 
Clock: timer_clock(routed)                   | Frequency: 77.54 MHz   | Target: 24.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                8e+006           7991519     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                Clock_3(routed)        106667           116572      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                timer_clock(routed)    41666.7          52341       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                Clock_2                8e+006           7991003     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                CyBUS_CLK              13333.3          4499        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        Clock_1                106667           78702       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        Clock_3(routed)        1.36533e+007     13640436    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        CyBUS_CLK              13333.3          -28508      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        timer_clock(routed)    1666.67          -10461      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_1                13333.3          1264        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_2                13333.3          4621        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_3(routed)        13333.3          18116       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              13333.3          -12383      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              OSC1_ADC_SAR_IntClock  13333.3          5410        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              timer_clock(routed)    1666.67          7218        N/A              N/A         N/A              N/A         N/A              N/A         
OSC1_ADC_SAR_IntClock  CyBUS_CLK              13333.3          4226        N/A              N/A         N/A              N/A         N/A              N/A         
OSC1_ADC_SAR_IntClock  OSC1_ADC_SAR_IntClock  626667           588378      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock(routed)    Clock_1                41666.7          12933       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock(routed)    Clock_3(routed)        1666.67          -11999      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock(routed)    CyBUS_CLK              1666.67          -40944      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock(routed)    timer_clock(routed)    41666.7          28770       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase       
-----------------------  ------------  ---------------------  
OSC1_Hard_Sync(0)_PAD    34780         CyBUS_CLK:R            
OSC1_Hard_Sync(0)_PAD    21615         Clock_1:R              
OSC1_Hard_Sync(0)_PAD    5834          Clock_3(routed):R      
OSC1_Hard_Sync(0)_PAD    5065          timer_clock(routed):R  
OSC1_Soft_Sync(0)_PAD    23707         CyBUS_CLK:R            
OSC2_Hard_Sync_1(0)_PAD  34837         CyBUS_CLK:R            
OSC2_Soft_Sync_1(0)_PAD  24559         CyBUS_CLK:R            


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase       
------------------------  ------------  ---------------------  
OSC1_Saw_Preset(0)_PAD    36881         CyBUS_CLK:R            
OSC1_Saw_Preset(0)_PAD    29073         Clock_1:R              
OSC1_Saw_Reset(0)_PAD     36699         CyBUS_CLK:R            
OSC1_Saw_Reset(0)_PAD     29438         Clock_1:R              
OSC1_Square_Out(0)_PAD    39660         timer_clock(routed):R  
OSC1_Square_Out(0)_PAD    38891         Clock_3(routed):R      
OSC1_Tri_Preset(0)_PAD    35108         CyBUS_CLK:R            
OSC1_Tri_Preset(0)_PAD    29611         Clock_1:R              
OSC1_Tri_Reset(0)_PAD     35177         CyBUS_CLK:R            
OSC1_Tri_Reset(0)_PAD     30227         Clock_1:R              
OSC2_Saw_Preset_1(0)_PAD  35698         Clock_2:R              
OSC2_Saw_Reset_1(0)_PAD   29297         Clock_2:R              
OSC2_Square_Out_1(0)_PAD  25123         CyBUS_CLK:R            
Pin_1(0)_PAD              25361         CyBUS_CLK:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 82.86 MHz | Target: 0.13 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 1264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                           macrocell22   1250   1250   1264  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell26   7309   8559   1264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 111.15 MHz | Target: 0.13 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : Net_2896/main_3
Capture Clock  : Net_2896/clock_0
Path slack     : 7991003p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q  macrocell32   1250   1250  7991003  RISE       1
Net_2896/main_3                macrocell30   4237   5487  7991003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3(routed)
*********************************************
Clock: Clock_3(routed)
Frequency: 77.54 MHz | Target: 0.07 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : 13640436p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                14020
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   13653333
- Recovery time                                                       0
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13667354

Launch Clock Arrival Time                       0
+ Clock path delay                      14020
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           26917
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14020  RISE       1

Data path
pin name               model name   delay     AT     slack  edge  Fanout
---------------------  -----------  -----  -----  --------  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  15270  13640436  RISE       1
Net_2795/main_0        macrocell4    4120  19390  13640436  RISE       1
Net_2795/q             macrocell4    3350  22740  13640436  RISE       1
Net_4622/ar_0          macrocell27   4177  26917  13640436  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14020  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.89 MHz | Target: 75.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -12383p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21487
-------------------------------------   ----- 
End-of-path arrival time (ps)           21487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3837   9757  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  14887  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  14887  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18187  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18187  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  21487  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  21487  -12383  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for OSC1_ADC_SAR_IntClock
***************************************************
Clock: OSC1_ADC_SAR_IntClock
Frequency: 26.12 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 588378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34778
-------------------------------------   ----- 
End-of-path arrival time (ps)           34778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell75  13765  34778  588378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for timer_clock(routed)
*************************************************
Clock: timer_clock(routed)
Frequency: 77.54 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : 28770p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14789
+ Cycle adjust (timer_clock(routed):R#1 vs. timer_clock(routed):R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         56456

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           27686
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  16039  28770  RISE       1
Net_2795/main_0        macrocell4    4120  20159  28770  RISE       1
Net_2795/q             macrocell4    3350  23509  28770  RISE       1
Net_4622/ar_0          macrocell27   4177  27686  28770  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14789  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_3(routed):R vs. Clock_3(routed):R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : 13640436p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                14020
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   13653333
- Recovery time                                                       0
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13667354

Launch Clock Arrival Time                       0
+ Clock path delay                      14020
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           26917
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14020  RISE       1

Data path
pin name               model name   delay     AT     slack  edge  Fanout
---------------------  -----------  -----  -----  --------  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  15270  13640436  RISE       1
Net_2795/main_0        macrocell4    4120  19390  13640436  RISE       1
Net_2795/q             macrocell4    3350  22740  13640436  RISE       1
Net_4622/ar_0          macrocell27   4177  26917  13640436  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14020  RISE       1


5.2::Critical Path Report for (Clock_3(routed):R vs. timer_clock(routed):R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : -10461p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                      14789
+ Cycle adjust (Clock_3(routed):R#23 vs. timer_clock(routed):R#7209)   -40000
- Recovery time                                                             0
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         -25211

Launch Clock Arrival Time                       0
+ Clock path delay                      14020
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           26917
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14020  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  15270  -10461  RISE       1
Net_2795/main_0        macrocell4    4120  19390  -10461  RISE       1
Net_2795/q             macrocell4    3350  22740  -10461  RISE       1
Net_4622/ar_0          macrocell27   4177  26917  -10461  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14789  RISE       1


5.3::Critical Path Report for (Clock_3(routed):R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -28508p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                             -4230
------------------------------------------------------   ----- 
End-of-path required time (ps)                            9103

Launch Clock Arrival Time                       0
+ Clock path delay                      14020
+ Data path delay                       23591
-------------------------------------   ----- 
End-of-path arrival time (ps)           37611
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14020  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  15270  -28508  RISE       1
Net_2795/main_0                                       macrocell4      4120  19390  -28508  RISE       1
Net_2795/q                                            macrocell4      3350  22740  -28508  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3141  25881  -28508  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  31011  -28508  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  31011  -28508  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  34311  -28508  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  34311  -28508  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  37611  -28508  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  37611  -28508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (Clock_3(routed):R vs. Clock_1:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : Net_4614/main_2
Capture Clock  : Net_4614/clock_0
Path slack     : 78702p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_3(routed):R#59 vs. Clock_1:R#100)   106667
- Setup time                                               -3510
-------------------------------------------------------   ------ 
End-of-path required time (ps)                            103157

Launch Clock Arrival Time                       0
+ Clock path delay                      17249
+ Data path delay                        7205
-------------------------------------   ----- 
End-of-path arrival time (ps)           24454
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     7249  17249  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q  macrocell109   1250  18499  78702  RISE       1
Net_4614/main_2               macrocell108   5955  24454  78702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1


5.5::Critical Path Report for (timer_clock(routed):R vs. Clock_3(routed):R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : -11999p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   14020
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Recovery time                                                          0
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       15687

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           27686
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  16039  -11999  RISE       1
Net_2795/main_0        macrocell4    4120  20159  -11999  RISE       1
Net_2795/q             macrocell4    3350  23509  -11999  RISE       1
Net_4622/ar_0          macrocell27   4177  27686  -11999  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14020  RISE       1


5.6::Critical Path Report for (timer_clock(routed):R vs. timer_clock(routed):R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : 28770p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14789
+ Cycle adjust (timer_clock(routed):R#1 vs. timer_clock(routed):R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         56456

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           27686
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  16039  28770  RISE       1
Net_2795/main_0        macrocell4    4120  20159  28770  RISE       1
Net_2795/q             macrocell4    3350  23509  28770  RISE       1
Net_4622/ar_0          macrocell27   4177  27686  28770  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14789  RISE       1


5.7::Critical Path Report for (timer_clock(routed):R vs. CyBUS_CLK:R)
*********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -40944p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2563

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       23591
-------------------------------------   ----- 
End-of-path arrival time (ps)           38380
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  16039  -40944  RISE       1
Net_2795/main_0                                       macrocell4      4120  20159  -40944  RISE       1
Net_2795/q                                            macrocell4      3350  23509  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3141  26650  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  31780  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  31780  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  35080  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  35080  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  38380  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  38380  -40944  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1


5.8::Critical Path Report for (timer_clock(routed):R vs. Clock_1:R)
*******************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : Net_4614/main_2
Capture Clock  : Net_4614/clock_0
Path slack     : 12933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18018
+ Data path delay                        7205
-------------------------------------   ----- 
End-of-path arrival time (ps)           25223
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     7249  18018  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q  macrocell109   1250  19268  12933  RISE       1
Net_4614/main_2               macrocell108   5955  25223  12933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_3(routed):R)
*****************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_4622/main_0
Capture Clock  : Net_4622/clock_0
Path slack     : 18116p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          14020
+ Cycle adjust (CyBUS_CLK:R#1024 vs. Clock_3(routed):R#2)   13333
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              23844

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250  18116  RISE       1
Net_4622/main_0  macrocell27   4478   5728  18116  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14020  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. timer_clock(routed):R)
**********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_4622/main_0
Capture Clock  : Net_4622/clock_0
Path slack     : 7218p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14789
+ Cycle adjust (CyBUS_CLK:R#4 vs. timer_clock(routed):R#2)    1667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12946

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250   7218  RISE       1
Net_4622/main_0  macrocell27   4478   5728   7218  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14789  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -12383p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21487
-------------------------------------   ----- 
End-of-path arrival time (ps)           21487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3837   9757  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  14887  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  14887  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18187  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18187  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  21487  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  21487  -12383  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1


5.12::Critical Path Report for (CyBUS_CLK:R vs. OSC1_ADC_SAR_IntClock:R)
************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4412/main_0
Capture Clock  : Net_4412/clock_0
Path slack     : 5410p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell106   1250   1250   5410  RISE       1
Net_4412/main_0                            macrocell105   3163   4413   5410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1


5.13::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
**********************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : Net_2896/main_1
Capture Clock  : Net_2896/clock_0
Path slack     : 4621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2885/q       macrocell33   1250   1250   4621  RISE       1
Net_2896/main_1  macrocell30   3953   5203   4621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1


5.14::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
**********************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 1264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                           macrocell22   1250   1250   1264  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell26   7309   8559   1264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1


5.15::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 4226p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4412/q                                      macrocell105   1250   1250   4226  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell106   4347   5597   4226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1


5.16::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. OSC1_ADC_SAR_IntClock:R)
************************************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 588378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34778
-------------------------------------   ----- 
End-of-path arrival time (ps)           34778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell75  13765  34778  588378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1


5.17::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
**********************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_3
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 4499p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                    9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:out_sample\/q      macrocell32   1250   1250   4499  RISE       1
\PulseConvert_2:in_sample\/main_3  macrocell31   4075   5325   4499  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1


5.18::Critical Path Report for (Clock_2:R vs. Clock_2:R)
********************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : Net_2896/main_3
Capture Clock  : Net_2896/clock_0
Path slack     : 7991003p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q  macrocell32   1250   1250  7991003  RISE       1
Net_2896/main_3                macrocell30   4237   5487  7991003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1


5.19::Critical Path Report for (Clock_1:R vs. Clock_3(routed):R)
****************************************************************

++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_5
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 116572p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        17249
+ Cycle adjust (Clock_1:R#30 vs. Clock_3(routed):R#18)   106667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           120406

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\PulseConvert_1:out_sample\/q      macrocell26   1250   1250  116572  RISE       1
\PulseConvert_1:in_sample\/main_5  macrocell25   2584   3834  116572  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7249  17249  RISE       1


5.20::Critical Path Report for (Clock_1:R vs. timer_clock(routed):R)
********************************************************************

++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_5
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 52341p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         18018
+ Cycle adjust (Clock_1:R#1 vs. timer_clock(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             56175

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell26   1250   1250  52341  RISE       1
\PulseConvert_1:in_sample\/main_5  macrocell25   2584   3834  52341  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7249  18018  RISE       1


5.21::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2805/q
Path End       : \PulseConvert_1:out_sample\/main_4
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7991519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2805/q                          macrocell24   1250   1250  7991519  RISE       1
\PulseConvert_1:out_sample\/main_4  macrocell26   3721   4971  7991519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -40944p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2563

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       23591
-------------------------------------   ----- 
End-of-path arrival time (ps)           38380
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  16039  -40944  RISE       1
Net_2795/main_0                                       macrocell4      4120  20159  -40944  RISE       1
Net_2795/q                                            macrocell4      3350  23509  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3141  26650  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  31780  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  31780  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  35080  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  35080  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  38380  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  38380  -40944  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -37644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2563

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       20291
-------------------------------------   ----- 
End-of-path arrival time (ps)           35080
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  16039  -40944  RISE       1
Net_2795/main_0                                       macrocell4      4120  20159  -40944  RISE       1
Net_2795/q                                            macrocell4      3350  23509  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3141  26650  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  31780  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  31780  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  35080  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  35080  -37644  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -34344p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2563

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       16991
-------------------------------------   ----- 
End-of-path arrival time (ps)           31780
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  16039  -40944  RISE       1
Net_2795/main_0                                       macrocell4      4120  20159  -40944  RISE       1
Net_2795/q                                            macrocell4      3350  23509  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3141  26650  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  31780  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  31780  -34344  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -32096p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -4393

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       12914
-------------------------------------   ----- 
End-of-path arrival time (ps)           27703
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  16039  -40944  RISE       1
Net_2795/main_0                                       macrocell4      4120  20159  -40944  RISE       1
Net_2795/q                                            macrocell4      3350  23509  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell4   4194  27703  -32096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -31917p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -4393

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       12734
-------------------------------------   ----- 
End-of-path arrival time (ps)           27524
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  16039  -40944  RISE       1
Net_2795/main_0                                       macrocell4      4120  20159  -40944  RISE       1
Net_2795/q                                            macrocell4      3350  23509  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell3   4014  27524  -31917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -31044p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -4393

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       11861
-------------------------------------   ----- 
End-of-path arrival time (ps)           26650
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  16039  -40944  RISE       1
Net_2795/main_0                                       macrocell4      4120  20159  -40944  RISE       1
Net_2795/q                                            macrocell4      3350  23509  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3141  26650  -31044  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -31025p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -4393

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       11842
-------------------------------------   ----- 
End-of-path arrival time (ps)           26631
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  16039  -40944  RISE       1
Net_2795/main_0                                       macrocell4      4120  20159  -40944  RISE       1
Net_2795/q                                            macrocell4      3350  23509  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell2   3122  26631  -31025  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -25712p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)   1667
- Recovery time                                                  0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                1667

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       12590
-------------------------------------   ----- 
End-of-path arrival time (ps)           27379
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                           macrocell23    1250  16039  -40944  RISE       1
Net_2795/main_0                                 macrocell4     4120  20159  -40944  RISE       1
Net_2795/q                                      macrocell4     3350  23509  -40944  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell1   3870  27379  -25712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -12308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21412
-------------------------------------   ----- 
End-of-path arrival time (ps)           21412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12308  RISE       1
Net_2878/main_1                                         macrocell10     2242   3492  -12308  RISE       1
Net_2878/q                                              macrocell10     3350   6842  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   2839   9682  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14812  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14812  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18112  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18112  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21412  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21412  -12308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : -11999p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   14020
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Recovery time                                                          0
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       15687

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           27686
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  16039  -11999  RISE       1
Net_2795/main_0        macrocell4    4120  20159  -11999  RISE       1
Net_2795/q             macrocell4    3350  23509  -11999  RISE       1
Net_4622/ar_0          macrocell27   4177  27686  -11999  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14020  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -9008p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18112
-------------------------------------   ----- 
End-of-path arrival time (ps)           18112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12308  RISE       1
Net_2878/main_1                                         macrocell10     2242   3492  -12308  RISE       1
Net_2878/q                                              macrocell10     3350   6842  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   2839   9682  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14812  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14812  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18112  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18112   -9008  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : -8594p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   17249
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       15406

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                        9210
-------------------------------------   ----- 
End-of-path arrival time (ps)           23999
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q              macrocell23   1250  16039  -11999  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell25   7960  23999   -8594  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7249  17249  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:in_sample\/main_0
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : -8594p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   17249
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       15406

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                        9210
-------------------------------------   ----- 
End-of-path arrival time (ps)           23999
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q              macrocell23    1250  16039  -11999  RISE       1
\PulseConvert_3:in_sample\/main_0  macrocell109   7960  23999   -8594  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     7249  17249  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : \PulseConvert_3:in_sample\/main_2
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : -8263p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   17249
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       15406

Launch Clock Arrival Time                       0
+ Clock path delay                      18018
+ Data path delay                        5650
-------------------------------------   ----- 
End-of-path arrival time (ps)           23668
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     7249  18018  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q       macrocell109   1250  19268  -8263  RISE       1
\PulseConvert_3:in_sample\/main_2  macrocell109   4400  23668  -8263  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     7249  17249  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_4
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : -8241p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   17249
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       15406

Launch Clock Arrival Time                       0
+ Clock path delay                      18018
+ Data path delay                        5629
-------------------------------------   ----- 
End-of-path arrival time (ps)           23647
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7249  18018  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q       macrocell25   1250  19268  -8241  RISE       1
\PulseConvert_1:in_sample\/main_4  macrocell25   4379  23647  -8241  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7249  17249  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4622/q
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : -7148p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   17249
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       15406

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                        7764
-------------------------------------   ----- 
End-of-path arrival time (ps)           22553
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14789  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_4622/q                         macrocell27   1250  16039  -7148  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell25   6514  22553  -7148  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6650   6650  RISE       1
Net_191/q                                              macrocell16      3350  10000  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7249  17249  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : -5988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18822
-------------------------------------   ----- 
End-of-path arrival time (ps)           18822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:status_tc\/main_1         macrocell9      3843   9763   -5988  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:status_tc\/q              macrocell9      3350  13113   -5988  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell2    5708  18822   -5988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -5954p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13228
-------------------------------------   ----- 
End-of-path arrival time (ps)           13228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12308  RISE       1
Net_2878/main_1                                         macrocell10     2242   3492  -12308  RISE       1
Net_2878/q                                              macrocell10     3350   6842  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell8   6386  13228   -5954  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -5708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14812
-------------------------------------   ----- 
End-of-path arrival time (ps)           14812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12308  RISE       1
Net_2878/main_1                                         macrocell10     2242   3492  -12308  RISE       1
Net_2878/q                                              macrocell10     3350   6842  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   2839   9682  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14812  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14812   -5708  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -5378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12651
-------------------------------------   ----- 
End-of-path arrival time (ps)           12651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12308  RISE       1
Net_2878/main_1                                         macrocell10     2242   3492  -12308  RISE       1
Net_2878/q                                              macrocell10     3350   6842  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell7   5809  12651   -5378  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -3143p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15977
-------------------------------------   ----- 
End-of-path arrival time (ps)           15977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/main_1         macrocell3      3809   9729   -3143  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/q              macrocell3      3350  13079   -3143  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2897  15977   -3143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2587p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9860
-------------------------------------   ---- 
End-of-path arrival time (ps)           9860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12308  RISE       1
Net_2878/main_1                                         macrocell10     2242   3492  -12308  RISE       1
Net_2878/q                                              macrocell10     3350   6842  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell6   3018   9860   -2587  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   3838   9758   -2485  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2484p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell6   3838   9758   -2484  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9757
-------------------------------------   ---- 
End-of-path arrival time (ps)           9757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3837   9757   -2483  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2408p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9682
-------------------------------------   ---- 
End-of-path arrival time (ps)           9682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12308  RISE       1
Net_2878/main_1                                         macrocell10     2242   3492  -12308  RISE       1
Net_2878/q                                              macrocell10     3350   6842  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   2839   9682   -2408  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9580
-------------------------------------   ---- 
End-of-path arrival time (ps)           9580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3660   9580   -2307  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           12174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6968  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      2998   4208  -1971  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7558  -1971  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell4   4617  12174  -1971  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1924p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12127
-------------------------------------   ----- 
End-of-path arrival time (ps)           12127
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6829  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      2993   4203  -1924  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7553  -1924  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell7   4574  12127  -1924  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1549p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11752
-------------------------------------   ----- 
End-of-path arrival time (ps)           11752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6968  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      2998   4208  -1971  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7558  -1971  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell3   4194  11752  -1549  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1513p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6829  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      2993   4203  -1924  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7553  -1924  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell8   4164  11717  -1513  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell7   2787   8707   -1433  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell8   2778   8698   -1425  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   2595   8515   -1241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2593   8513   -1240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 29p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6968  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      2998   4208  -1971  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7558  -1971  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell1   2617  10175     29  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 30p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10174
-------------------------------------   ----- 
End-of-path arrival time (ps)           10174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6968  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      2998   4208  -1971  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7558  -1971  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell2   2616  10174     30  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_2884/main_1
Capture Clock  : Net_2884/clock_0
Path slack     : 60p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9763
-------------------------------------   ---- 
End-of-path arrival time (ps)           9763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  -12207  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  -12207  RISE       1
Net_2884/main_1                                       macrocell29     3843   9763      60  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_138/main_1
Capture Clock  : Net_138/clock_0
Path slack     : 94p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  -12383  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  -12383  RISE       1
Net_138/main_1                                      macrocell22     3809   9729      94  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 95p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6829  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      2993   4203  -1924  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7553  -1924  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell6   2555  10109     95  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 96p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10107
-------------------------------------   ----- 
End-of-path arrival time (ps)           10107
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6829  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      2993   4203  -1924  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7553  -1924  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell5   2554  10107     96  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 108p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13225
-------------------------------------   ----- 
End-of-path arrival time (ps)           13225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                             macrocell34    1250   1250  -12308  RISE       1
Net_2878/main_1                                   macrocell10    2242   3492  -12308  RISE       1
Net_2878/q                                        macrocell10    3350   6842  -12308  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/reset  statusicell2   6383  13225     108  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 108p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12725
-------------------------------------   ----- 
End-of-path arrival time (ps)           12725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  -6968  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     2998   4208  -1971  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   7558  -1971  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_1              statusicell1   5168  12725    108  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12685
-------------------------------------   ----- 
End-of-path arrival time (ps)           12685
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  -6829  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8     2993   4203  -1924  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7553  -1924  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_1              statusicell2   5132  12685    149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 1264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                           macrocell22   1250   1250   1264  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell26   7309   8559   1264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 1842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6968  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell3   4221   5431   1842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 1846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6968  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell4   4217   5427   1846  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 2189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6829  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell8   3875   5085   2189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 2317p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6829  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell7   3747   4957   2317  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2805/main_1
Capture Clock  : Net_2805/clock_0
Path slack     : 2336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250   1264  RISE       1
Net_2805/main_1  macrocell24   6238   7488   2336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 2928p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6968  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell2   3136   4346   2928  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 2932p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6968  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell1   3131   4341   2932  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 3071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6829  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell5   2993   4203   3071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 3212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6829  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell6   2851   4061   3212  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : Net_2885/ar_0
Capture Clock  : Net_2885/clock_0
Path slack     : 3457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9877
-------------------------------------   ---- 
End-of-path arrival time (ps)           9877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q  macrocell34   1250   1250  -12308  RISE       1
Net_2878/main_1        macrocell10   2242   3492  -12308  RISE       1
Net_2878/q             macrocell10   3350   6842  -12308  RISE       1
Net_2885/ar_0          macrocell33   3034   9877    3457  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 4226p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4412/q                                      macrocell105   1250   1250   4226  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell106   4347   5597   4226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_3
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 4499p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                    9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:out_sample\/q      macrocell32   1250   1250   4499  RISE       1
\PulseConvert_2:in_sample\/main_3  macrocell31   4075   5325   4499  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : Net_2896/main_1
Capture Clock  : Net_2896/clock_0
Path slack     : 4621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2885/q       macrocell33   1250   1250   4621  RISE       1
Net_2896/main_1  macrocell30   3953   5203   4621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 4621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2885/q                          macrocell33   1250   1250   4621  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell32   3953   5203   4621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : Net_2896/main_0
Capture Clock  : Net_2896/clock_0
Path slack     : 4974p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2884/q       macrocell29   1250   1250   4974  RISE       1
Net_2896/main_0  macrocell30   3600   4850   4974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : \PulseConvert_2:out_sample\/main_0
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 4974p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2884/q                          macrocell29   1250   1250   4974  RISE       1
\PulseConvert_2:out_sample\/main_0  macrocell32   3600   4850   4974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : Net_2896/main_2
Capture Clock  : Net_2896/clock_0
Path slack     : 5284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q  macrocell31   1250   1250   5284  RISE       1
Net_2896/main_2               macrocell30   3289   4539   5284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_3
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 5284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q        macrocell31   1250   1250   5284  RISE       1
\PulseConvert_2:out_sample\/main_3  macrocell32   3289   4539   5284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4412/main_0
Capture Clock  : Net_4412/clock_0
Path slack     : 5410p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell106   1250   1250   5410  RISE       1
Net_4412/main_0                            macrocell105   3163   4413   5410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 5410p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell106   1250   1250   5410  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/main_0     macrocell107   3163   4413   5410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_138/main_0
Capture Clock  : Net_138/clock_0
Path slack     : 5615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  -6968  RISE       1
Net_138/main_0                                                 macrocell22    2998   4208   5615  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2884/main_0
Capture Clock  : Net_2884/clock_0
Path slack     : 5620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  -6829  RISE       1
Net_2884/main_0                                                  macrocell29    2993   4203   5620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC_1/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 5785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC_1/clock                                       synccell            0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_191__SYNC_1/out                                         synccell       1020   1020   5785  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell1   4428   5448   5785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : Net_2885/main_0
Capture Clock  : Net_2885/clock_0
Path slack     : 5856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2884/q       macrocell29   1250   1250   5856  RISE       1
Net_2885/main_0  macrocell33   2717   3967   5856  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : \PulseConvert_2:in_sample\/main_0
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 5875p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2884/q                         macrocell29   1250   1250   5856  RISE       1
\PulseConvert_2:in_sample\/main_0  macrocell31   2698   3948   5875  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_2
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 6037p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q       macrocell31   1250   1250   6037  RISE       1
\PulseConvert_2:in_sample\/main_2  macrocell31   2536   3786   6037  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell106   1250   1250   6324  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell106   2250   3500   6324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 6325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2885/q                         macrocell33   1250   1250   6325  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell31   2248   3498   6325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 6488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   6488  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clk_en  datapathcell2   3726   4746   6488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 6490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   6488  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clk_en  datapathcell1   3724   4744   6490  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:capture_last\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 6490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_191__SYNC/out                               synccell      1020   1020   6488  RISE       1
\OSC1_Freq_Timer:TimerUDB:capture_last\/clk_en  macrocell21   3724   4744   6490  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:capture_last\/clock_0             macrocell21         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : Net_138/clk_en
Capture Clock  : Net_138/clock_0
Path slack     : 6490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_191__SYNC/out  synccell      1020   1020   6488  RISE       1
Net_138/clk_en     macrocell22   3724   4744   6490  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:Sync:genblk1[0]:INST\/out
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6536p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3287
-------------------------------------   ---- 
End-of-path arrival time (ps)           3287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:Sync:genblk1[0]:INST\/out         synccell       1020   1020   6536  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell106   2267   3287   6536  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_4622/main_0
Capture Clock  : Net_4622/clock_0
Path slack     : 7218p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14789
+ Cycle adjust (CyBUS_CLK:R#4 vs. timer_clock(routed):R#2)    1667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12946

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250   7218  RISE       1
Net_4622/main_0  macrocell27   4478   5728   7218  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14789  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 7597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3636
-------------------------------------   ---- 
End-of-path arrival time (ps)           3636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   6488  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clk_en  datapathcell3   2616   3636   7597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 7599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3634
-------------------------------------   ---- 
End-of-path arrival time (ps)           3634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                synccell       1020   1020   6488  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clk_en  statusicell1   2614   3634   7599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 7599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3634
-------------------------------------   ---- 
End-of-path arrival time (ps)           3634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   6488  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clk_en  datapathcell4   2614   3634   7599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 7602p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           18018
+ Cycle adjust (CyBUS_CLK:R#4 vs. timer_clock(routed):R#2)    1667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               16175

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8573
-------------------------------------   ---- 
End-of-path arrival time (ps)           8573
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                          macrocell22   1250   1250   7218  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell25   7323   8573   7602  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7249  18018  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : Net_4614/main_2
Capture Clock  : Net_4614/clock_0
Path slack     : 12933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18018
+ Data path delay                        7205
-------------------------------------   ----- 
End-of-path arrival time (ps)           25223
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     7249  18018  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q  macrocell109   1250  19268  12933  RISE       1
Net_4614/main_2               macrocell108   5955  25223  12933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : \PulseConvert_3:out_sample\/main_3
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 12933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18018
+ Data path delay                        7205
-------------------------------------   ----- 
End-of-path arrival time (ps)           25223
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     7249  18018  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q        macrocell109   1250  19268  12933  RISE       1
\PulseConvert_3:out_sample\/main_3  macrocell110   5955  25223  12933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_5
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 12972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18018
+ Data path delay                        7167
-------------------------------------   ----- 
End-of-path arrival time (ps)           25185
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7249  18018  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q        macrocell25   1250  19268  12972  RISE       1
\PulseConvert_1:out_sample\/main_5  macrocell26   5917  25185  12972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_2805/main_4
Capture Clock  : Net_2805/clock_0
Path slack     : 13481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18018
+ Data path delay                        6657
-------------------------------------   ----- 
End-of-path arrival time (ps)           24675
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7249  18018  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q  macrocell25   1250  19268  12972  RISE       1
Net_2805/main_4               macrocell24   5407  24675  13481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 13587p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                        9781
-------------------------------------   ----- 
End-of-path arrival time (ps)           24570
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q               macrocell23   1250  16039  13587  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell26   8531  24570  13587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4614/main_0
Capture Clock  : Net_4614/clock_0
Path slack     : 13587p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                        9781
-------------------------------------   ----- 
End-of-path arrival time (ps)           24570
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23    1250  16039  13587  RISE       1
Net_4614/main_0        macrocell108   8531  24570  13587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:out_sample\/main_0
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 13587p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                        9781
-------------------------------------   ----- 
End-of-path arrival time (ps)           24570
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q               macrocell23    1250  16039  13587  RISE       1
\PulseConvert_3:out_sample\/main_0  macrocell110   8531  24570  13587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_2805/main_2
Capture Clock  : Net_2805/clock_0
Path slack     : 14299p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                        9068
-------------------------------------   ----- 
End-of-path arrival time (ps)           23858
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      4021  14789  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  16039  13587  RISE       1
Net_2805/main_2        macrocell24   7818  23858  14299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4622/q
Path End       : Net_2805/main_0
Capture Clock  : Net_2805/clock_0
Path slack     : 14689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                        8678
-------------------------------------   ----- 
End-of-path arrival time (ps)           23467
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14789  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_4622/q       macrocell27   1250  16039  14689  RISE       1
Net_2805/main_0  macrocell24   7428  23467  14689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4622/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 15587p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      14789
+ Data path delay                        7780
-------------------------------------   ----- 
End-of-path arrival time (ps)           22570
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
Net_4622/clock_0                                       macrocell27      4021  14789  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_4622/q                          macrocell27   1250  16039  14689  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell26   6530  22570  15587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_5
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 52341p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         18018
+ Cycle adjust (Clock_1:R#1 vs. timer_clock(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             56175

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell26   1250   1250  52341  RISE       1
\PulseConvert_1:in_sample\/main_5  macrocell25   2584   3834  52341  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7249  18018  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : \PulseConvert_3:in_sample\/main_3
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : 52344p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         18018
+ Cycle adjust (Clock_1:R#1 vs. timer_clock(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             56175

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:out_sample\/q      macrocell110   1250   1250  52344  RISE       1
\PulseConvert_3:in_sample\/main_3  macrocell109   2581   3831  52344  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      7419   7419  RISE       1
Net_191/q                                              macrocell16      3350  10769  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     7249  18018  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 588378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34778
-------------------------------------   ----- 
End-of-path arrival time (ps)           34778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell75  13765  34778  588378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 588378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34778
-------------------------------------   ----- 
End-of-path arrival time (ps)           34778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell88  13765  34778  588378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 588378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34778
-------------------------------------   ----- 
End-of-path arrival time (ps)           34778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35    1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell100  13765  34778  588378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 588378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34778
-------------------------------------   ----- 
End-of-path arrival time (ps)           34778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35    1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell104  13765  34778  588378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 588409p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34747
-------------------------------------   ----- 
End-of-path arrival time (ps)           34747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell54  13734  34747  588409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 588409p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34747
-------------------------------------   ----- 
End-of-path arrival time (ps)           34747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell70  13734  34747  588409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 588409p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34747
-------------------------------------   ----- 
End-of-path arrival time (ps)           34747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell89  13734  34747  588409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 589749p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33408
-------------------------------------   ----- 
End-of-path arrival time (ps)           33408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell72  12395  33408  589749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 589749p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33408
-------------------------------------   ----- 
End-of-path arrival time (ps)           33408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell74  12395  33408  589749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 589749p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33408
-------------------------------------   ----- 
End-of-path arrival time (ps)           33408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell77  12395  33408  589749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 589772p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33385
-------------------------------------   ----- 
End-of-path arrival time (ps)           33385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell76  12372  33385  589772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 589772p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33385
-------------------------------------   ----- 
End-of-path arrival time (ps)           33385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell86  12372  33385  589772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 589910p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33247
-------------------------------------   ----- 
End-of-path arrival time (ps)           33247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell47  12234  33247  589910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 589910p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33247
-------------------------------------   ----- 
End-of-path arrival time (ps)           33247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell53  12234  33247  589910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 589910p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33247
-------------------------------------   ----- 
End-of-path arrival time (ps)           33247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell60  12234  33247  589910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 591264p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31892
-------------------------------------   ----- 
End-of-path arrival time (ps)           31892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell90  10879  31892  591264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 591264p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31892
-------------------------------------   ----- 
End-of-path arrival time (ps)           31892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35    1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell101  10879  31892  591264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 591549p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31608
-------------------------------------   ----- 
End-of-path arrival time (ps)           31608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell64  10595  31608  591549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 591559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31598
-------------------------------------   ----- 
End-of-path arrival time (ps)           31598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell42  10585  31598  591559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 591559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31598
-------------------------------------   ----- 
End-of-path arrival time (ps)           31598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell45  10585  31598  591559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 591559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31598
-------------------------------------   ----- 
End-of-path arrival time (ps)           31598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell63  10585  31598  591559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 591559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31598
-------------------------------------   ----- 
End-of-path arrival time (ps)           31598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell66  10585  31598  591559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 591568p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31589
-------------------------------------   ----- 
End-of-path arrival time (ps)           31589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell57  10576  31589  591568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 591568p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31589
-------------------------------------   ----- 
End-of-path arrival time (ps)           31589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell67  10576  31589  591568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 591656p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31501
-------------------------------------   ----- 
End-of-path arrival time (ps)           31501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell44  10488  31501  591656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 591656p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31501
-------------------------------------   ----- 
End-of-path arrival time (ps)           31501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell65  10488  31501  591656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 591656p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31501
-------------------------------------   ----- 
End-of-path arrival time (ps)           31501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell71  10488  31501  591656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 591656p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31501
-------------------------------------   ----- 
End-of-path arrival time (ps)           31501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35    1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell103  10488  31501  591656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 591832p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31325
-------------------------------------   ----- 
End-of-path arrival time (ps)           31325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell50  10312  31325  591832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 591832p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31325
-------------------------------------   ----- 
End-of-path arrival time (ps)           31325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell68  10312  31325  591832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 591832p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31325
-------------------------------------   ----- 
End-of-path arrival time (ps)           31325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell82  10312  31325  591832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 591832p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31325
-------------------------------------   ----- 
End-of-path arrival time (ps)           31325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell87  10312  31325  591832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 591837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31320
-------------------------------------   ----- 
End-of-path arrival time (ps)           31320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell80  10307  31320  591837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 591837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31320
-------------------------------------   ----- 
End-of-path arrival time (ps)           31320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell81  10307  31320  591837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 591837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31320
-------------------------------------   ----- 
End-of-path arrival time (ps)           31320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell92  10307  31320  591837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 591837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31320
-------------------------------------   ----- 
End-of-path arrival time (ps)           31320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell96  10307  31320  591837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 593244p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29913
-------------------------------------   ----- 
End-of-path arrival time (ps)           29913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell56   8900  29913  593244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 593244p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29913
-------------------------------------   ----- 
End-of-path arrival time (ps)           29913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell98   8900  29913  593244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 593493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29664
-------------------------------------   ----- 
End-of-path arrival time (ps)           29664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell59   8651  29664  593493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 593493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29664
-------------------------------------   ----- 
End-of-path arrival time (ps)           29664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell93   8651  29664  593493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 593494p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29662
-------------------------------------   ----- 
End-of-path arrival time (ps)           29662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell69   8649  29662  593494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 593494p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29662
-------------------------------------   ----- 
End-of-path arrival time (ps)           29662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell97   8649  29662  593494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 593516p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29641
-------------------------------------   ----- 
End-of-path arrival time (ps)           29641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell48   8628  29641  593516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 593516p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29641
-------------------------------------   ----- 
End-of-path arrival time (ps)           29641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell51   8628  29641  593516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 595141p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28015
-------------------------------------   ----- 
End-of-path arrival time (ps)           28015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell55   7003  28015  595141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 595141p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28015
-------------------------------------   ----- 
End-of-path arrival time (ps)           28015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell73   7003  28015  595141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 595141p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28015
-------------------------------------   ----- 
End-of-path arrival time (ps)           28015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell85   7003  28015  595141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 595141p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28015
-------------------------------------   ----- 
End-of-path arrival time (ps)           28015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell95   7003  28015  595141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 595698p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27459
-------------------------------------   ----- 
End-of-path arrival time (ps)           27459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell41   6446  27459  595698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 595698p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27459
-------------------------------------   ----- 
End-of-path arrival time (ps)           27459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell62   6446  27459  595698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 595698p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27459
-------------------------------------   ----- 
End-of-path arrival time (ps)           27459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35    1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell102   6446  27459  595698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 596175p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26982
-------------------------------------   ----- 
End-of-path arrival time (ps)           26982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell46   5969  26982  596175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 596727p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26430
-------------------------------------   ----- 
End-of-path arrival time (ps)           26430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell52   5417  26430  596727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 596727p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26430
-------------------------------------   ----- 
End-of-path arrival time (ps)           26430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell78   5417  26430  596727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 597179p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25977
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell79   4965  25977  597179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 597179p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25977
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell83   4965  25977  597179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 597179p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25977
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell84   4965  25977  597179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 598740p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24417
-------------------------------------   ----- 
End-of-path arrival time (ps)           24417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell58   3404  24417  598740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 598740p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24417
-------------------------------------   ----- 
End-of-path arrival time (ps)           24417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell99   3404  24417  598740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 598743p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24414
-------------------------------------   ----- 
End-of-path arrival time (ps)           24414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell43   3401  24414  598743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 598743p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24414
-------------------------------------   ----- 
End-of-path arrival time (ps)           24414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell61   3401  24414  598743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 598907p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24250
-------------------------------------   ----- 
End-of-path arrival time (ps)           24250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell49   3237  24250  598907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 598907p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24250
-------------------------------------   ----- 
End-of-path arrival time (ps)           24250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell91   3237  24250  598907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 598907p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24250
-------------------------------------   ----- 
End-of-path arrival time (ps)           24250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10137  11387  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14737  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2925  17663  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  21013  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell94   3237  24250  598907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 603451p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19706
-------------------------------------   ----- 
End-of-path arrival time (ps)           19706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell54  18456  19706  603451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 603451p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19706
-------------------------------------   ----- 
End-of-path arrival time (ps)           19706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell70  18456  19706  603451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 603451p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19706
-------------------------------------   ----- 
End-of-path arrival time (ps)           19706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell89  18456  19706  603451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 603460p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19697
-------------------------------------   ----- 
End-of-path arrival time (ps)           19697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell75  18447  19697  603460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 603460p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19697
-------------------------------------   ----- 
End-of-path arrival time (ps)           19697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell88  18447  19697  603460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 603460p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19697
-------------------------------------   ----- 
End-of-path arrival time (ps)           19697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell100  18447  19697  603460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 603460p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19697
-------------------------------------   ----- 
End-of-path arrival time (ps)           19697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell104  18447  19697  603460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 603877p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19280
-------------------------------------   ----- 
End-of-path arrival time (ps)           19280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell54  18030  19280  603877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 603877p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19280
-------------------------------------   ----- 
End-of-path arrival time (ps)           19280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell70  18030  19280  603877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 603877p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19280
-------------------------------------   ----- 
End-of-path arrival time (ps)           19280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell89  18030  19280  603877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 603891p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19266
-------------------------------------   ----- 
End-of-path arrival time (ps)           19266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell75  18016  19266  603891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 603891p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19266
-------------------------------------   ----- 
End-of-path arrival time (ps)           19266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell88  18016  19266  603891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 603891p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19266
-------------------------------------   ----- 
End-of-path arrival time (ps)           19266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell100  18016  19266  603891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 603891p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19266
-------------------------------------   ----- 
End-of-path arrival time (ps)           19266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell104  18016  19266  603891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 606147p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17010
-------------------------------------   ----- 
End-of-path arrival time (ps)           17010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell90  15760  17010  606147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 606147p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17010
-------------------------------------   ----- 
End-of-path arrival time (ps)           17010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell101  15760  17010  606147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606415p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16741
-------------------------------------   ----- 
End-of-path arrival time (ps)           16741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell64  15491  16741  606415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 606426p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16731
-------------------------------------   ----- 
End-of-path arrival time (ps)           16731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell42  15481  16731  606426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 606426p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16731
-------------------------------------   ----- 
End-of-path arrival time (ps)           16731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell45  15481  16731  606426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606426p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16731
-------------------------------------   ----- 
End-of-path arrival time (ps)           16731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell63  15481  16731  606426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 606426p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16731
-------------------------------------   ----- 
End-of-path arrival time (ps)           16731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell66  15481  16731  606426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606427p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16730
-------------------------------------   ----- 
End-of-path arrival time (ps)           16730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell57  15480  16730  606427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 606427p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16730
-------------------------------------   ----- 
End-of-path arrival time (ps)           16730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell67  15480  16730  606427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16639
-------------------------------------   ----- 
End-of-path arrival time (ps)           16639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell55  15389  16639  606518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 606518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16639
-------------------------------------   ----- 
End-of-path arrival time (ps)           16639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell73  15389  16639  606518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 606518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16639
-------------------------------------   ----- 
End-of-path arrival time (ps)           16639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell85  15389  16639  606518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 606518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16639
-------------------------------------   ----- 
End-of-path arrival time (ps)           16639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell95  15389  16639  606518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606574p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16583
-------------------------------------   ----- 
End-of-path arrival time (ps)           16583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell64  15333  16583  606574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 606576p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16581
-------------------------------------   ----- 
End-of-path arrival time (ps)           16581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell44  15331  16581  606576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606576p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16581
-------------------------------------   ----- 
End-of-path arrival time (ps)           16581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell65  15331  16581  606576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 606576p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16581
-------------------------------------   ----- 
End-of-path arrival time (ps)           16581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell71  15331  16581  606576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606576p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16581
-------------------------------------   ----- 
End-of-path arrival time (ps)           16581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell103  15331  16581  606576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606880p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16277
-------------------------------------   ----- 
End-of-path arrival time (ps)           16277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell47  15027  16277  606880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606880p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16277
-------------------------------------   ----- 
End-of-path arrival time (ps)           16277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell53  15027  16277  606880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 606880p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16277
-------------------------------------   ----- 
End-of-path arrival time (ps)           16277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell60  15027  16277  606880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 607088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16068
-------------------------------------   ----- 
End-of-path arrival time (ps)           16068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell41  14818  16068  607088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16068
-------------------------------------   ----- 
End-of-path arrival time (ps)           16068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell62  14818  16068  607088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16068
-------------------------------------   ----- 
End-of-path arrival time (ps)           16068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell102  14818  16068  607088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607238p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15919
-------------------------------------   ----- 
End-of-path arrival time (ps)           15919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell72  14669  15919  607238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607238p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15919
-------------------------------------   ----- 
End-of-path arrival time (ps)           15919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell74  14669  15919  607238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607238p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15919
-------------------------------------   ----- 
End-of-path arrival time (ps)           15919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell77  14669  15919  607238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 607274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15882
-------------------------------------   ----- 
End-of-path arrival time (ps)           15882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell42  14632  15882  607274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15882
-------------------------------------   ----- 
End-of-path arrival time (ps)           15882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell45  14632  15882  607274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15882
-------------------------------------   ----- 
End-of-path arrival time (ps)           15882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell63  14632  15882  607274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 607274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15882
-------------------------------------   ----- 
End-of-path arrival time (ps)           15882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell66  14632  15882  607274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 607276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15881
-------------------------------------   ----- 
End-of-path arrival time (ps)           15881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell50  14631  15881  607276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15881
-------------------------------------   ----- 
End-of-path arrival time (ps)           15881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell68  14631  15881  607276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15881
-------------------------------------   ----- 
End-of-path arrival time (ps)           15881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell82  14631  15881  607276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 607276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15881
-------------------------------------   ----- 
End-of-path arrival time (ps)           15881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell87  14631  15881  607276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 607442p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15714
-------------------------------------   ----- 
End-of-path arrival time (ps)           15714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell76  14464  15714  607442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607442p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15714
-------------------------------------   ----- 
End-of-path arrival time (ps)           15714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell86  14464  15714  607442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607691p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15466
-------------------------------------   ----- 
End-of-path arrival time (ps)           15466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell44  14216  15466  607691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607691p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15466
-------------------------------------   ----- 
End-of-path arrival time (ps)           15466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell65  14216  15466  607691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607691p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15466
-------------------------------------   ----- 
End-of-path arrival time (ps)           15466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell71  14216  15466  607691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607691p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15466
-------------------------------------   ----- 
End-of-path arrival time (ps)           15466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell103  14216  15466  607691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607714p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15443
-------------------------------------   ----- 
End-of-path arrival time (ps)           15443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell75  14193  15443  607714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607714p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15443
-------------------------------------   ----- 
End-of-path arrival time (ps)           15443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell88  14193  15443  607714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607714p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15443
-------------------------------------   ----- 
End-of-path arrival time (ps)           15443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell100  14193  15443  607714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607714p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15443
-------------------------------------   ----- 
End-of-path arrival time (ps)           15443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell104  14193  15443  607714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 607769p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -4060
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  607769  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\/main_1      macrocell15    6077   7287  607769  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\/q           macrocell15    3350  10637  607769  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/enable  count7cell     4200  14838  607769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607827p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15330
-------------------------------------   ----- 
End-of-path arrival time (ps)           15330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell57  14080  15330  607827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 607827p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15330
-------------------------------------   ----- 
End-of-path arrival time (ps)           15330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell67  14080  15330  607827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607850p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15307
-------------------------------------   ----- 
End-of-path arrival time (ps)           15307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell44  14057  15307  607850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607850p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15307
-------------------------------------   ----- 
End-of-path arrival time (ps)           15307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell65  14057  15307  607850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607850p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15307
-------------------------------------   ----- 
End-of-path arrival time (ps)           15307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell71  14057  15307  607850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607850p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15307
-------------------------------------   ----- 
End-of-path arrival time (ps)           15307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell103  14057  15307  607850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607959p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15197
-------------------------------------   ----- 
End-of-path arrival time (ps)           15197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell80  13947  15197  607959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607959p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15197
-------------------------------------   ----- 
End-of-path arrival time (ps)           15197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell81  13947  15197  607959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 607959p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15197
-------------------------------------   ----- 
End-of-path arrival time (ps)           15197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell92  13947  15197  607959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607959p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15197
-------------------------------------   ----- 
End-of-path arrival time (ps)           15197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell96  13947  15197  607959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608008p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15149
-------------------------------------   ----- 
End-of-path arrival time (ps)           15149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell50  13899  15149  608008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608008p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15149
-------------------------------------   ----- 
End-of-path arrival time (ps)           15149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell68  13899  15149  608008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 608008p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15149
-------------------------------------   ----- 
End-of-path arrival time (ps)           15149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell82  13899  15149  608008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608008p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15149
-------------------------------------   ----- 
End-of-path arrival time (ps)           15149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell87  13899  15149  608008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608252p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14904
-------------------------------------   ----- 
End-of-path arrival time (ps)           14904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell64  13654  14904  608252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608285p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14872
-------------------------------------   ----- 
End-of-path arrival time (ps)           14872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell54  13622  14872  608285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608285p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14872
-------------------------------------   ----- 
End-of-path arrival time (ps)           14872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell70  13622  14872  608285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608285p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14872
-------------------------------------   ----- 
End-of-path arrival time (ps)           14872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell89  13622  14872  608285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14678
-------------------------------------   ----- 
End-of-path arrival time (ps)           14678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell69  13428  14678  608479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14678
-------------------------------------   ----- 
End-of-path arrival time (ps)           14678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell97  13428  14678  608479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608483p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14674
-------------------------------------   ----- 
End-of-path arrival time (ps)           14674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell56  13424  14674  608483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608483p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14674
-------------------------------------   ----- 
End-of-path arrival time (ps)           14674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell98  13424  14674  608483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608503p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14653
-------------------------------------   ----- 
End-of-path arrival time (ps)           14653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell58  13403  14653  608503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608503p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14653
-------------------------------------   ----- 
End-of-path arrival time (ps)           14653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell99  13403  14653  608503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14599
-------------------------------------   ----- 
End-of-path arrival time (ps)           14599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell80  13349  14599  608558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14599
-------------------------------------   ----- 
End-of-path arrival time (ps)           14599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell81  13349  14599  608558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14599
-------------------------------------   ----- 
End-of-path arrival time (ps)           14599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell92  13349  14599  608558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14599
-------------------------------------   ----- 
End-of-path arrival time (ps)           14599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell96  13349  14599  608558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608563p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14594
-------------------------------------   ----- 
End-of-path arrival time (ps)           14594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell76  13344  14594  608563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608563p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14594
-------------------------------------   ----- 
End-of-path arrival time (ps)           14594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell86  13344  14594  608563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608673p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14484
-------------------------------------   ----- 
End-of-path arrival time (ps)           14484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell56  13234  14484  608673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608673p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14484
-------------------------------------   ----- 
End-of-path arrival time (ps)           14484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell98  13234  14484  608673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608700p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14457
-------------------------------------   ----- 
End-of-path arrival time (ps)           14457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell54  13207  14457  608700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608700p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14457
-------------------------------------   ----- 
End-of-path arrival time (ps)           14457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell70  13207  14457  608700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608700p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14457
-------------------------------------   ----- 
End-of-path arrival time (ps)           14457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell89  13207  14457  608700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608708p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell75  13198  14448  608708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608708p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell88  13198  14448  608708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608708p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell100  13198  14448  608708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608708p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell104  13198  14448  608708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608953p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14204
-------------------------------------   ----- 
End-of-path arrival time (ps)           14204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell43  12954  14204  608953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608953p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14204
-------------------------------------   ----- 
End-of-path arrival time (ps)           14204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell61  12954  14204  608953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609061p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14095
-------------------------------------   ----- 
End-of-path arrival time (ps)           14095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell49  12845  14095  609061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609061p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14095
-------------------------------------   ----- 
End-of-path arrival time (ps)           14095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell91  12845  14095  609061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609061p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14095
-------------------------------------   ----- 
End-of-path arrival time (ps)           14095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell94  12845  14095  609061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609121p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14036
-------------------------------------   ----- 
End-of-path arrival time (ps)           14036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell47  12786  14036  609121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609121p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14036
-------------------------------------   ----- 
End-of-path arrival time (ps)           14036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell53  12786  14036  609121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609121p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14036
-------------------------------------   ----- 
End-of-path arrival time (ps)           14036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell60  12786  14036  609121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14032
-------------------------------------   ----- 
End-of-path arrival time (ps)           14032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell50  12782  14032  609124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14032
-------------------------------------   ----- 
End-of-path arrival time (ps)           14032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell68  12782  14032  609124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14032
-------------------------------------   ----- 
End-of-path arrival time (ps)           14032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell82  12782  14032  609124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14032
-------------------------------------   ----- 
End-of-path arrival time (ps)           14032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell87  12782  14032  609124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609168p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13989
-------------------------------------   ----- 
End-of-path arrival time (ps)           13989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell48  12739  13989  609168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609168p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13989
-------------------------------------   ----- 
End-of-path arrival time (ps)           13989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell51  12739  13989  609168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609301p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13856
-------------------------------------   ----- 
End-of-path arrival time (ps)           13856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell90  12606  13856  609301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609301p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13856
-------------------------------------   ----- 
End-of-path arrival time (ps)           13856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell101  12606  13856  609301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609440p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13716
-------------------------------------   ----- 
End-of-path arrival time (ps)           13716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell72  12466  13716  609440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609440p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13716
-------------------------------------   ----- 
End-of-path arrival time (ps)           13716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell74  12466  13716  609440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609440p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13716
-------------------------------------   ----- 
End-of-path arrival time (ps)           13716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell77  12466  13716  609440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609443p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13714
-------------------------------------   ----- 
End-of-path arrival time (ps)           13714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell47  12464  13714  609443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609443p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13714
-------------------------------------   ----- 
End-of-path arrival time (ps)           13714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell53  12464  13714  609443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609443p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13714
-------------------------------------   ----- 
End-of-path arrival time (ps)           13714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell60  12464  13714  609443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13693
-------------------------------------   ----- 
End-of-path arrival time (ps)           13693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell76  12443  13693  609464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13693
-------------------------------------   ----- 
End-of-path arrival time (ps)           13693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell86  12443  13693  609464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609476p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13681
-------------------------------------   ----- 
End-of-path arrival time (ps)           13681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell43  12431  13681  609476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609476p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13681
-------------------------------------   ----- 
End-of-path arrival time (ps)           13681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell61  12431  13681  609476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13647
-------------------------------------   ----- 
End-of-path arrival time (ps)           13647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell58  12397  13647  609510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13647
-------------------------------------   ----- 
End-of-path arrival time (ps)           13647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell99  12397  13647  609510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609551p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13606
-------------------------------------   ----- 
End-of-path arrival time (ps)           13606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell72  12356  13606  609551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609551p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13606
-------------------------------------   ----- 
End-of-path arrival time (ps)           13606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell74  12356  13606  609551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609551p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13606
-------------------------------------   ----- 
End-of-path arrival time (ps)           13606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell77  12356  13606  609551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609615p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13541
-------------------------------------   ----- 
End-of-path arrival time (ps)           13541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell59  12291  13541  609615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609615p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13541
-------------------------------------   ----- 
End-of-path arrival time (ps)           13541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell93  12291  13541  609615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609615p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13541
-------------------------------------   ----- 
End-of-path arrival time (ps)           13541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell69  12291  13541  609615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 609615p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13541
-------------------------------------   ----- 
End-of-path arrival time (ps)           13541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell97  12291  13541  609615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609630p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13527
-------------------------------------   ----- 
End-of-path arrival time (ps)           13527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell48  12277  13527  609630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609630p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13527
-------------------------------------   ----- 
End-of-path arrival time (ps)           13527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell51  12277  13527  609630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13500
-------------------------------------   ----- 
End-of-path arrival time (ps)           13500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell57  12250  13500  609657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13500
-------------------------------------   ----- 
End-of-path arrival time (ps)           13500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell67  12250  13500  609657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609677p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13479
-------------------------------------   ----- 
End-of-path arrival time (ps)           13479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell80  12229  13479  609677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609677p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13479
-------------------------------------   ----- 
End-of-path arrival time (ps)           13479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell81  12229  13479  609677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609677p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13479
-------------------------------------   ----- 
End-of-path arrival time (ps)           13479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell92  12229  13479  609677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609677p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13479
-------------------------------------   ----- 
End-of-path arrival time (ps)           13479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell96  12229  13479  609677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609997p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13159
-------------------------------------   ----- 
End-of-path arrival time (ps)           13159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell59  11909  13159  609997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609997p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13159
-------------------------------------   ----- 
End-of-path arrival time (ps)           13159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell93  11909  13159  609997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610034p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell47  11873  13123  610034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610034p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell53  11873  13123  610034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610034p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell60  11873  13123  610034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610037p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13119
-------------------------------------   ----- 
End-of-path arrival time (ps)           13119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell72  11869  13119  610037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610037p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13119
-------------------------------------   ----- 
End-of-path arrival time (ps)           13119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell74  11869  13119  610037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610037p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13119
-------------------------------------   ----- 
End-of-path arrival time (ps)           13119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell77  11869  13119  610037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13101
-------------------------------------   ----- 
End-of-path arrival time (ps)           13101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell54  11851  13101  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13101
-------------------------------------   ----- 
End-of-path arrival time (ps)           13101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell70  11851  13101  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13101
-------------------------------------   ----- 
End-of-path arrival time (ps)           13101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell89  11851  13101  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610065p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13092
-------------------------------------   ----- 
End-of-path arrival time (ps)           13092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell75  11842  13092  610065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610065p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13092
-------------------------------------   ----- 
End-of-path arrival time (ps)           13092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell88  11842  13092  610065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610065p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13092
-------------------------------------   ----- 
End-of-path arrival time (ps)           13092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell100  11842  13092  610065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610065p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13092
-------------------------------------   ----- 
End-of-path arrival time (ps)           13092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell104  11842  13092  610065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610069p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13088
-------------------------------------   ----- 
End-of-path arrival time (ps)           13088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell76  11838  13088  610069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610069p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13088
-------------------------------------   ----- 
End-of-path arrival time (ps)           13088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell86  11838  13088  610069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610073p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13084
-------------------------------------   ----- 
End-of-path arrival time (ps)           13084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell90  11834  13084  610073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610073p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13084
-------------------------------------   ----- 
End-of-path arrival time (ps)           13084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell101  11834  13084  610073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12375
-------------------------------------   ----- 
End-of-path arrival time (ps)           12375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell50  11125  12375  610782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12375
-------------------------------------   ----- 
End-of-path arrival time (ps)           12375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell68  11125  12375  610782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12375
-------------------------------------   ----- 
End-of-path arrival time (ps)           12375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell82  11125  12375  610782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12375
-------------------------------------   ----- 
End-of-path arrival time (ps)           12375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell87  11125  12375  610782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12373
-------------------------------------   ----- 
End-of-path arrival time (ps)           12373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell80  11123  12373  610783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12373
-------------------------------------   ----- 
End-of-path arrival time (ps)           12373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell81  11123  12373  610783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12373
-------------------------------------   ----- 
End-of-path arrival time (ps)           12373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell92  11123  12373  610783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12373
-------------------------------------   ----- 
End-of-path arrival time (ps)           12373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell96  11123  12373  610783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell90  11003  12253  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell101  11003  12253  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610960p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12197
-------------------------------------   ----- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell80  10947  12197  610960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610960p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12197
-------------------------------------   ----- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell81  10947  12197  610960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610960p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12197
-------------------------------------   ----- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell92  10947  12197  610960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610960p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12197
-------------------------------------   ----- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell96  10947  12197  610960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611064p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12093
-------------------------------------   ----- 
End-of-path arrival time (ps)           12093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell46  10843  12093  611064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611065p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12091
-------------------------------------   ----- 
End-of-path arrival time (ps)           12091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell52  10841  12091  611065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611065p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12091
-------------------------------------   ----- 
End-of-path arrival time (ps)           12091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell78  10841  12091  611065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611221p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11935
-------------------------------------   ----- 
End-of-path arrival time (ps)           11935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell90  10685  11935  611221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611221p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11935
-------------------------------------   ----- 
End-of-path arrival time (ps)           11935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell101  10685  11935  611221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611235p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11922
-------------------------------------   ----- 
End-of-path arrival time (ps)           11922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell50  10672  11922  611235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611235p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11922
-------------------------------------   ----- 
End-of-path arrival time (ps)           11922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell68  10672  11922  611235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611235p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11922
-------------------------------------   ----- 
End-of-path arrival time (ps)           11922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell82  10672  11922  611235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611235p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11922
-------------------------------------   ----- 
End-of-path arrival time (ps)           11922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell87  10672  11922  611235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611236p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell79  10671  11921  611236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611236p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell83  10671  11921  611236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611236p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell84  10671  11921  611236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11766
-------------------------------------   ----- 
End-of-path arrival time (ps)           11766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell52  10516  11766  611391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11766
-------------------------------------   ----- 
End-of-path arrival time (ps)           11766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell78  10516  11766  611391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611402p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11755
-------------------------------------   ----- 
End-of-path arrival time (ps)           11755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell79  10505  11755  611402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611402p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11755
-------------------------------------   ----- 
End-of-path arrival time (ps)           11755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell83  10505  11755  611402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611402p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11755
-------------------------------------   ----- 
End-of-path arrival time (ps)           11755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell84  10505  11755  611402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611501p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11655
-------------------------------------   ----- 
End-of-path arrival time (ps)           11655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell59  10405  11655  611501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611501p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11655
-------------------------------------   ----- 
End-of-path arrival time (ps)           11655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell93  10405  11655  611501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611538p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11619
-------------------------------------   ----- 
End-of-path arrival time (ps)           11619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell64  10369  11619  611538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11573
-------------------------------------   ----- 
End-of-path arrival time (ps)           11573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell55  10323  11573  611583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11573
-------------------------------------   ----- 
End-of-path arrival time (ps)           11573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell73  10323  11573  611583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11573
-------------------------------------   ----- 
End-of-path arrival time (ps)           11573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell85  10323  11573  611583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11573
-------------------------------------   ----- 
End-of-path arrival time (ps)           11573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell95  10323  11573  611583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611689p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11468
-------------------------------------   ----- 
End-of-path arrival time (ps)           11468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell72  10218  11468  611689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611689p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11468
-------------------------------------   ----- 
End-of-path arrival time (ps)           11468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell74  10218  11468  611689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611689p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11468
-------------------------------------   ----- 
End-of-path arrival time (ps)           11468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell77  10218  11468  611689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611692p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11465
-------------------------------------   ----- 
End-of-path arrival time (ps)           11465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell76  10215  11465  611692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611692p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11465
-------------------------------------   ----- 
End-of-path arrival time (ps)           11465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell86  10215  11465  611692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611711p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11446
-------------------------------------   ----- 
End-of-path arrival time (ps)           11446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell90  10196  11446  611711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611711p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11446
-------------------------------------   ----- 
End-of-path arrival time (ps)           11446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell101  10196  11446  611711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell47  10177  11427  611730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell53  10177  11427  611730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell60  10177  11427  611730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611887p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11269
-------------------------------------   ----- 
End-of-path arrival time (ps)           11269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell72  10019  11269  611887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611887p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11269
-------------------------------------   ----- 
End-of-path arrival time (ps)           11269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell74  10019  11269  611887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611887p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11269
-------------------------------------   ----- 
End-of-path arrival time (ps)           11269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell77  10019  11269  611887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611959p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell80   9948  11198  611959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611959p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell81   9948  11198  611959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611959p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell92   9948  11198  611959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611959p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell96   9948  11198  611959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611962p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11195
-------------------------------------   ----- 
End-of-path arrival time (ps)           11195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell44   9945  11195  611962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611962p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11195
-------------------------------------   ----- 
End-of-path arrival time (ps)           11195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell65   9945  11195  611962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611962p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11195
-------------------------------------   ----- 
End-of-path arrival time (ps)           11195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell71   9945  11195  611962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611962p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11195
-------------------------------------   ----- 
End-of-path arrival time (ps)           11195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell103   9945  11195  611962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611963p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11194
-------------------------------------   ----- 
End-of-path arrival time (ps)           11194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell50   9944  11194  611963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611963p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11194
-------------------------------------   ----- 
End-of-path arrival time (ps)           11194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell68   9944  11194  611963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611963p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11194
-------------------------------------   ----- 
End-of-path arrival time (ps)           11194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell82   9944  11194  611963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611963p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11194
-------------------------------------   ----- 
End-of-path arrival time (ps)           11194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell87   9944  11194  611963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11101
-------------------------------------   ----- 
End-of-path arrival time (ps)           11101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell69   9851  11101  612056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11101
-------------------------------------   ----- 
End-of-path arrival time (ps)           11101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell97   9851  11101  612056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612396p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell54   9511  10761  612396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612396p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell70   9511  10761  612396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612396p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell89   9511  10761  612396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612408p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10748
-------------------------------------   ----- 
End-of-path arrival time (ps)           10748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell75   9498  10748  612408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612408p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10748
-------------------------------------   ----- 
End-of-path arrival time (ps)           10748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell88   9498  10748  612408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612408p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10748
-------------------------------------   ----- 
End-of-path arrival time (ps)           10748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell100   9498  10748  612408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612408p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10748
-------------------------------------   ----- 
End-of-path arrival time (ps)           10748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell104   9498  10748  612408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612433p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell47   9473  10723  612433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612433p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell53   9473  10723  612433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612433p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell60   9473  10723  612433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10719
-------------------------------------   ----- 
End-of-path arrival time (ps)           10719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell56   9469  10719  612438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10719
-------------------------------------   ----- 
End-of-path arrival time (ps)           10719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell98   9469  10719  612438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612485p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10672
-------------------------------------   ----- 
End-of-path arrival time (ps)           10672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell48   9422  10672  612485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612485p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10672
-------------------------------------   ----- 
End-of-path arrival time (ps)           10672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell51   9422  10672  612485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612500p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10656
-------------------------------------   ----- 
End-of-path arrival time (ps)           10656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell69   9406  10656  612500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612500p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10656
-------------------------------------   ----- 
End-of-path arrival time (ps)           10656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell97   9406  10656  612500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell42   9396  10646  612510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell45   9396  10646  612510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell63   9396  10646  612510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell66   9396  10646  612510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell57   9389  10639  612518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell67   9389  10639  612518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell55   9343  10593  612564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell73   9343  10593  612564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell85   9343  10593  612564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell95   9343  10593  612564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612761p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10395
-------------------------------------   ----- 
End-of-path arrival time (ps)           10395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell46   9145  10395  612761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612842p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10315
-------------------------------------   ----- 
End-of-path arrival time (ps)           10315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell41   9065  10315  612842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612842p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10315
-------------------------------------   ----- 
End-of-path arrival time (ps)           10315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell62   9065  10315  612842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612842p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10315
-------------------------------------   ----- 
End-of-path arrival time (ps)           10315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell102   9065  10315  612842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612920p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10236
-------------------------------------   ----- 
End-of-path arrival time (ps)           10236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell49   8986  10236  612920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612920p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10236
-------------------------------------   ----- 
End-of-path arrival time (ps)           10236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell91   8986  10236  612920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612920p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10236
-------------------------------------   ----- 
End-of-path arrival time (ps)           10236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell94   8986  10236  612920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612943p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10214
-------------------------------------   ----- 
End-of-path arrival time (ps)           10214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell42   8964  10214  612943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612943p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10214
-------------------------------------   ----- 
End-of-path arrival time (ps)           10214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell45   8964  10214  612943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612943p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10214
-------------------------------------   ----- 
End-of-path arrival time (ps)           10214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell63   8964  10214  612943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612943p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10214
-------------------------------------   ----- 
End-of-path arrival time (ps)           10214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell66   8964  10214  612943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613004p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell59   8903  10153  613004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613004p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell93   8903  10153  613004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell48   8851  10101  613056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell51   8851  10101  613056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613294p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9863
-------------------------------------   ---- 
End-of-path arrival time (ps)           9863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell76   8613   9863  613294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613294p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9863
-------------------------------------   ---- 
End-of-path arrival time (ps)           9863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell86   8613   9863  613294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 613460p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -5360
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  607769  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/load  count7cell     6637   7847  613460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613543p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9613
-------------------------------------   ---- 
End-of-path arrival time (ps)           9613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell55   8363   9613  613543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613543p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9613
-------------------------------------   ---- 
End-of-path arrival time (ps)           9613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell73   8363   9613  613543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613543p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9613
-------------------------------------   ---- 
End-of-path arrival time (ps)           9613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell85   8363   9613  613543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613543p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9613
-------------------------------------   ---- 
End-of-path arrival time (ps)           9613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell95   8363   9613  613543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell41   8347   9597  613559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell62   8347   9597  613559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell102   8347   9597  613559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613561p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell46   8345   9595  613561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9546
-------------------------------------   ---- 
End-of-path arrival time (ps)           9546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell44   8296   9546  613610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9546
-------------------------------------   ---- 
End-of-path arrival time (ps)           9546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell65   8296   9546  613610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9546
-------------------------------------   ---- 
End-of-path arrival time (ps)           9546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell71   8296   9546  613610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9546
-------------------------------------   ---- 
End-of-path arrival time (ps)           9546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell103   8296   9546  613610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613613p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9544
-------------------------------------   ---- 
End-of-path arrival time (ps)           9544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell56   8294   9544  613613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613613p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9544
-------------------------------------   ---- 
End-of-path arrival time (ps)           9544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell98   8294   9544  613613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9534
-------------------------------------   ---- 
End-of-path arrival time (ps)           9534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell42   8284   9534  613623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9534
-------------------------------------   ---- 
End-of-path arrival time (ps)           9534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell45   8284   9534  613623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9534
-------------------------------------   ---- 
End-of-path arrival time (ps)           9534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell63   8284   9534  613623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9534
-------------------------------------   ---- 
End-of-path arrival time (ps)           9534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell66   8284   9534  613623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614303p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8854
-------------------------------------   ---- 
End-of-path arrival time (ps)           8854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell57   7604   8854  614303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614303p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8854
-------------------------------------   ---- 
End-of-path arrival time (ps)           8854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell67   7604   8854  614303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614305p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8852
-------------------------------------   ---- 
End-of-path arrival time (ps)           8852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell49   7602   8852  614305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614305p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8852
-------------------------------------   ---- 
End-of-path arrival time (ps)           8852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell91   7602   8852  614305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614305p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8852
-------------------------------------   ---- 
End-of-path arrival time (ps)           8852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell94   7602   8852  614305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614513p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8644
-------------------------------------   ---- 
End-of-path arrival time (ps)           8644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell52   7394   8644  614513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614513p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8644
-------------------------------------   ---- 
End-of-path arrival time (ps)           8644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell78   7394   8644  614513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614646p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8511
-------------------------------------   ---- 
End-of-path arrival time (ps)           8511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell59   7261   8511  614646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614646p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8511
-------------------------------------   ---- 
End-of-path arrival time (ps)           8511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell93   7261   8511  614646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614658p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8499
-------------------------------------   ---- 
End-of-path arrival time (ps)           8499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell56   7249   8499  614658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614658p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8499
-------------------------------------   ---- 
End-of-path arrival time (ps)           8499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell98   7249   8499  614658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614732p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell43   7174   8424  614732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614732p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell61   7174   8424  614732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614825p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell49   7081   8331  614825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614825p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell91   7081   8331  614825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614825p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell94   7081   8331  614825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614836p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell64   7070   8320  614836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8164
-------------------------------------   ---- 
End-of-path arrival time (ps)           8164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell64   6914   8164  614993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell44   6913   8163  614993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell65   6913   8163  614993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell71   6913   8163  614993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell103   6913   8163  614993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615114p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  595188  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell35   6102   8042  615114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 615128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8028
-------------------------------------   ---- 
End-of-path arrival time (ps)           8028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  594556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell40   6088   8028  615128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 615164p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7992
-------------------------------------   ---- 
End-of-path arrival time (ps)           7992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  594615  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell38   6052   7992  615164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615193p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell46   6713   7963  615193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615215p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7941
-------------------------------------   ---- 
End-of-path arrival time (ps)           7941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell79   6691   7941  615215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615215p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7941
-------------------------------------   ---- 
End-of-path arrival time (ps)           7941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell83   6691   7941  615215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615215p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7941
-------------------------------------   ---- 
End-of-path arrival time (ps)           7941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell84   6691   7941  615215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615712p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell57   6194   7444  615712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615712p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell67   6194   7444  615712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615784p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7372
-------------------------------------   ---- 
End-of-path arrival time (ps)           7372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell58   6122   7372  615784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615784p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7372
-------------------------------------   ---- 
End-of-path arrival time (ps)           7372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell99   6122   7372  615784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615793p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7364
-------------------------------------   ---- 
End-of-path arrival time (ps)           7364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell43   6114   7364  615793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615793p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7364
-------------------------------------   ---- 
End-of-path arrival time (ps)           7364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell61   6114   7364  615793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 616135p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell46   5772   7022  616135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616137p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7020
-------------------------------------   ---- 
End-of-path arrival time (ps)           7020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell52   5770   7020  616137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616137p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7020
-------------------------------------   ---- 
End-of-path arrival time (ps)           7020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell78   5770   7020  616137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616162p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell79   5745   6995  616162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616162p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell83   5745   6995  616162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616162p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell84   5745   6995  616162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 616208p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6949
-------------------------------------   ---- 
End-of-path arrival time (ps)           6949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  594591  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell36   5009   6949  616208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616252p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell42   5654   6904  616252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616252p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell45   5654   6904  616252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616252p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell63   5654   6904  616252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616252p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell66   5654   6904  616252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616396p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6761
-------------------------------------   ---- 
End-of-path arrival time (ps)           6761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell41   5511   6761  616396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616396p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6761
-------------------------------------   ---- 
End-of-path arrival time (ps)           6761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell62   5511   6761  616396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616396p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6761
-------------------------------------   ---- 
End-of-path arrival time (ps)           6761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell102   5511   6761  616396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616408p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell55   5498   6748  616408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616408p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell73   5498   6748  616408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616408p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell85   5498   6748  616408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616408p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell95   5498   6748  616408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616555p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6602
-------------------------------------   ---- 
End-of-path arrival time (ps)           6602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell41   5352   6602  616555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616555p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6602
-------------------------------------   ---- 
End-of-path arrival time (ps)           6602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell62   5352   6602  616555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616555p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6602
-------------------------------------   ---- 
End-of-path arrival time (ps)           6602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell102   5352   6602  616555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616568p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell52   5339   6589  616568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616568p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell78   5339   6589  616568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616586p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell79   5321   6571  616586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616586p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell83   5321   6571  616586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616586p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell84   5321   6571  616586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616605p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell48   5302   6552  616605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616605p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell51   5302   6552  616605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616629p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell69   5277   6527  616629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616629p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  588556  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell97   5277   6527  616629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616751p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell52   5155   6405  616751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616751p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell78   5155   6405  616751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4412/clk_en
Capture Clock  : Net_4412/clock_0
Path slack     : 616773p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7793
-------------------------------------   ---- 
End-of-path arrival time (ps)           7793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  616773  RISE       1
Net_4412/clk_en                            macrocell105   6583   7793  616773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 616773p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7793
-------------------------------------   ---- 
End-of-path arrival time (ps)           7793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  616773  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en     macrocell107   6583   7793  616773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 616898p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7668
-------------------------------------   ---- 
End-of-path arrival time (ps)           7668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  616773  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     6458   7668  616898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 617016p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell41   4890   6140  617016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 617016p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell62   4890   6140  617016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 617016p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell102   4890   6140  617016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 617027p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell55   4880   6130  617027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 617027p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell73   4880   6130  617027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 617027p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell85   4880   6130  617027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 617027p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell95   4880   6130  617027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 617441p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell43   4465   5715  617441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 617441p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell61   4465   5715  617441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 617482p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell58   4425   5675  617482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 617482p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  590724  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell99   4425   5675  617482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 617798p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  595489  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell37   3419   5359  617798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 617837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell49   4070   5320  617837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 617837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell91   4070   5320  617837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 617837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell94   4070   5320  617837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 617845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell58   4062   5312  617845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 617845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  593549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell99   4062   5312  617845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 617917p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell49   3989   5239  617917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 617917p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell91   3989   5239  617917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 617917p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell94   3989   5239  617917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 618042p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell69   3865   5115  618042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 618042p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell97   3865   5115  618042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 618045p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell48   3862   5112  618045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 618045p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell51   3862   5112  618045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 618067p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                 -500
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             626167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
Net_4412/q                               macrocell105   1250   1250  618067  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/status_0  statuscell1    6849   8099  618067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 618138p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell59   3769   5019  618138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 618138p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell93   3769   5019  618138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 618138p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell56   3768   5018  618138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 618138p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  588378  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell98   3768   5018  618138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 618147p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell46   3760   5010  618147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 618162p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell79   3745   4995  618162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 618162p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell83   3745   4995  618162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 618162p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593939  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell84   3745   4995  618162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 618197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell58   3709   4959  618197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 618197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell99   3709   4959  618197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 618406p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  594989  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell39   2811   4751  618406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 618630p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell43   3277   4527  618630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 618630p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592365  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell61   3277   4527  618630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 619319p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  616773  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4038   5248  619319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4412/main_1
Capture Clock  : Net_4412/clock_0
Path slack     : 619612p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/q  macrocell107   1250   1250  619612  RISE       1
Net_4412/main_1                    macrocell105   2295   3545  619612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : Net_2896/main_3
Capture Clock  : Net_2896/clock_0
Path slack     : 7991003p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q  macrocell32   1250   1250  7991003  RISE       1
Net_2896/main_3                macrocell30   4237   5487  7991003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_4
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 7991003p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q       macrocell32   1250   1250  7991003  RISE       1
\PulseConvert_2:out_sample\/main_4  macrocell32   4237   5487  7991003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2896/q
Path End       : \PulseConvert_2:out_sample\/main_2
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 7991258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2896/q                          macrocell30   1250   1250  7991258  RISE       1
\PulseConvert_2:out_sample\/main_2  macrocell32   3982   5232  7991258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2805/q
Path End       : \PulseConvert_1:out_sample\/main_4
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7991519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2805/q                          macrocell24   1250   1250  7991519  RISE       1
\PulseConvert_1:out_sample\/main_4  macrocell26   3721   4971  7991519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_2805/main_5
Capture Clock  : Net_2805/clock_0
Path slack     : 7991764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell26   1250   1250  7991764  RISE       1
Net_2805/main_5                macrocell24   3476   4726  7991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4614/q
Path End       : \PulseConvert_3:out_sample\/main_2
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 7992356p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_4614/q                          macrocell108   1250   1250  7992356  RISE       1
\PulseConvert_3:out_sample\/main_2  macrocell110   2884   4134  7992356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : Net_4614/main_3
Capture Clock  : Net_4614/clock_0
Path slack     : 7992656p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\PulseConvert_3:out_sample\/q  macrocell110   1250   1250  7992656  RISE       1
Net_4614/main_3                macrocell108   2584   3834  7992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : \PulseConvert_3:out_sample\/main_4
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 7992656p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PulseConvert_3:out_sample\/q       macrocell110   1250   1250  7992656  RISE       1
\PulseConvert_3:out_sample\/main_4  macrocell110   2584   3834  7992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_6
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7992659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell26   1250   1250  7991764  RISE       1
\PulseConvert_1:out_sample\/main_6  macrocell26   2581   3831  7992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

