{"vcs1":{"timestamp_begin":1741688265.555908884, "rt":6.32, "ut":6.02, "st":0.24}}
{"vcselab":{"timestamp_begin":1741688271.952112172, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1741688272.290329435, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741688265.240641716}
{"VCS_COMP_START_TIME": 1741688265.240641716}
{"VCS_COMP_END_TIME": 1741688272.648014039}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378636}}
{"vcselab": {"peak_mem": 174728}}
