/home/taylorwong/comp300/projects/p08/core_controller.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/core_controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module core_controller

Top level modules:
	core_controller

} {} {}} /home/taylorwong/comp300/projects/p08/mux2.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/mux2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux2

Top level modules:
	mux2

} {} {}} /home/taylorwong/comp300/projects/p08/system.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/system.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module top

Top level modules:
	top

} {} {}} /home/taylorwong/comp300/projects/p08/aludec.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/aludec.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module aludec

Top level modules:
	aludec

} {} {}} /home/taylorwong/comp300/projects/p08/imem.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/imem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module imem

Top level modules:
	imem

} {} {}} /home/taylorwong/comp300/projects/p08/mips_core.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/mips_core.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mips_core

Top level modules:
	mips_core

} {} {}} /home/taylorwong/comp300/projects/p08/alu.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module alu

Top level modules:
	alu

} {} {}} /home/taylorwong/comp300/projects/p08/shiftleft2.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/shiftleft2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shiftleft2

Top level modules:
	shiftleft2

} {} {}} /home/taylorwong/comp300/projects/p08/regfile.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/regfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile

Top level modules:
	regfile

} {} {}} /home/taylorwong/comp300/projects/p08/flip_flops.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/flip_flops.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module flopr
-- Compiling module flopenr

Top level modules:
	flopr
	flopenr

} {} {}} /home/taylorwong/comp300/projects/p08/core_datapath.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/core_datapath.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module core_datapath

Top level modules:
	core_datapath

} {} {}} /home/taylorwong/comp300/projects/p08/adder.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder

Top level modules:
	adder

} {} {}} /home/taylorwong/comp300/projects/p08/mips_testbench.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/mips_testbench.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} /home/taylorwong/comp300/projects/p08/zeroext.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/zeroext.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module zeroext

Top level modules:
	zeroext

} {} {}} /home/taylorwong/comp300/projects/p08/maindec.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/maindec.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module maindec

Top level modules:
	maindec

} {} {}} /home/taylorwong/comp300/projects/p08/signext.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/signext.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module signext

Top level modules:
	signext

} {} {}} /home/taylorwong/comp300/projects/p08/dmem.sv {1 {vlog -work work -sv -stats=none /home/taylorwong/comp300/projects/p08/dmem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module dmem

Top level modules:
	dmem

} {} {}}
