// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _attention_HH_
#define _attention_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "linear_forward_no_mu.h"
#include "rms_norm_24_s.h"
#include "softmax_1_2_6_s.h"
#include "quantize_activation.h"
#include "apply_rotary_pos_emb.h"
#include "GEMM_3D_float_1.h"
#include "GEMM_3D_float.h"
#include "cache_update_1.h"
#include "cache_update.h"
#include "transpose_last_two_d.h"
#include "reshape_2D_to_3D.h"
#include "init_2d_mem.h"
#include "dut_mul_60ns_58s_UhA.h"
#include "attention_ln_weigwdI.h"
#include "attention_q_weights.h"
#include "attention_k_weights.h"
#include "attention_v_weights.h"
#include "attention_ln_weigxdS.h"
#include "attention_o_weights.h"
#include "attention_quantizyd2.h"
#include "apply_rotary_pos_hbi.h"
#include "attention_q_proj_Ffa.h"
#include "attention_v_proj_Hfu.h"
#include "attention_k_cacheKfY.h"
#include "attention_attn_weNgs.h"

namespace ap_rtl {

struct attention : public sc_module {
    // Port declarations 23
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > hidden_states_0_V_address0;
    sc_out< sc_logic > hidden_states_0_V_ce0;
    sc_out< sc_logic > hidden_states_0_V_we0;
    sc_out< sc_lv<38> > hidden_states_0_V_d0;
    sc_in< sc_lv<38> > hidden_states_0_V_q0;
    sc_out< sc_lv<5> > hidden_states_0_V_address1;
    sc_out< sc_logic > hidden_states_0_V_ce1;
    sc_in< sc_lv<38> > hidden_states_0_V_q1;
    sc_out< sc_lv<5> > final_output_0_V_address0;
    sc_out< sc_logic > final_output_0_V_ce0;
    sc_out< sc_logic > final_output_0_V_we0;
    sc_out< sc_lv<38> > final_output_0_V_d0;
    sc_in< sc_lv<38> > final_output_0_V_q0;
    sc_out< sc_lv<5> > final_output_0_V_address1;
    sc_out< sc_logic > final_output_0_V_ce1;
    sc_out< sc_logic > final_output_0_V_we1;
    sc_out< sc_lv<38> > final_output_0_V_d1;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    attention(sc_module_name name);
    SC_HAS_PROCESS(attention);

    ~attention();

    sc_trace_file* mVcdFile;

    attention_ln_weigwdI* ln_weight_in_V_U;
    attention_q_weights* q_weights_U;
    attention_k_weights* k_weights_U;
    attention_v_weights* v_weights_U;
    attention_ln_weigxdS* ln_weight_V_U;
    attention_o_weights* o_weights_U;
    attention_quantizyd2* quantized_hidden_sta_U;
    attention_quantizyd2* quantized_hidden_sta_1_U;
    attention_quantizyd2* quantized_hidden_sta_2_U;
    attention_quantizyd2* quantized_hidden_sta_3_U;
    apply_rotary_pos_hbi* q_proj_re_0_V_U;
    apply_rotary_pos_hbi* k_proj_re_0_V_U;
    apply_rotary_pos_hbi* v_proj_re_0_V_U;
    attention_q_proj_Ffa* q_proj_0_V_U;
    attention_q_proj_Ffa* k_proj_0_V_U;
    attention_v_proj_Hfu* v_proj_0_V_U;
    attention_v_proj_Hfu* q_embed_0_V_U;
    attention_v_proj_Hfu* k_embed_0_V_U;
    attention_k_cacheKfY* k_cache_upd_V_U;
    attention_k_cacheKfY* v_cache_upd_V_U;
    attention_k_cacheKfY* k_proj_transposed_V_U;
    attention_attn_weNgs* attn_weights_0_V_U;
    attention_v_proj_Hfu* attn_output_0_U;
    attention_q_proj_Ffa* attn_output_2D_0_V_U;
    attention_quantizyd2* quantized_final_outp_U;
    attention_quantizyd2* quantized_final_outp_1_U;
    attention_quantizyd2* quantized_final_outp_2_U;
    attention_quantizyd2* quantized_final_outp_3_U;
    linear_forward_no_mu* grp_linear_forward_no_mu_fu_319;
    rms_norm_24_s* grp_rms_norm_24_s_fu_340;
    softmax_1_2_6_s* grp_softmax_1_2_6_s_fu_349;
    quantize_activation* grp_quantize_activation_fu_366;
    apply_rotary_pos_emb* grp_apply_rotary_pos_emb_fu_376;
    GEMM_3D_float_1* grp_GEMM_3D_float_1_fu_388;
    GEMM_3D_float* grp_GEMM_3D_float_fu_395;
    cache_update_1* grp_cache_update_1_fu_402;
    cache_update* grp_cache_update_fu_410;
    transpose_last_two_d* grp_transpose_last_two_d_fu_418;
    reshape_2D_to_3D* grp_reshape_2D_to_3D_fu_424;
    init_2d_mem* grp_init_2d_mem_fu_430;
    init_2d_mem* grp_init_2d_mem_fu_436;
    init_2d_mem* grp_init_2d_mem_fu_442;
    dut_mul_60ns_58s_UhA<1,5,60,58,117>* dut_mul_60ns_58s_UhA_U67;
    sc_signal< sc_lv<39> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ln_weight_in_V_ce0;
    sc_signal< sc_lv<38> > ln_weight_in_V_q0;
    sc_signal< sc_logic > q_weights_ce0;
    sc_signal< sc_lv<8> > q_weights_q0;
    sc_signal< sc_logic > k_weights_ce0;
    sc_signal< sc_lv<8> > k_weights_q0;
    sc_signal< sc_logic > v_weights_ce0;
    sc_signal< sc_lv<8> > v_weights_q0;
    sc_signal< sc_logic > ln_weight_V_ce0;
    sc_signal< sc_lv<38> > ln_weight_V_q0;
    sc_signal< sc_logic > o_weights_ce0;
    sc_signal< sc_lv<8> > o_weights_q0;
    sc_signal< sc_lv<38> > grp_quantize_activation_fu_366_ap_return;
    sc_signal< sc_lv<38> > reg_449;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_ap_ready;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<2> > h_fu_460_p2;
    sc_signal< sc_lv<2> > h_reg_708;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<5> > sub_ln1265_fu_486_p2;
    sc_signal< sc_lv<5> > sub_ln1265_reg_713;
    sc_signal< sc_lv<1> > icmp_ln176_fu_454_p2;
    sc_signal< sc_lv<3> > add_ln178_fu_498_p2;
    sc_signal< sc_lv<3> > add_ln178_reg_721;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<4> > attn_weights_0_V_ad_reg_726;
    sc_signal< sc_lv<1> > icmp_ln178_fu_492_p2;
    sc_signal< sc_lv<38> > attn_weights_0_V_q0;
    sc_signal< sc_lv<38> > attn_weights_0_V_lo_reg_731;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<1> > tmp_89_reg_736;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<117> > grp_fu_537_p2;
    sc_signal< sc_lv<117> > mul_ln1148_reg_747;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<37> > tmp_91_reg_752;
    sc_signal< sc_lv<37> > select_ln1148_fu_568_p3;
    sc_signal< sc_lv<37> > select_ln1148_reg_757;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<2> > add_ln208_fu_600_p2;
    sc_signal< sc_lv<2> > add_ln208_reg_766;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<6> > sub_ln210_fu_634_p2;
    sc_signal< sc_lv<6> > sub_ln210_reg_771;
    sc_signal< sc_lv<1> > icmp_ln208_fu_594_p2;
    sc_signal< sc_lv<6> > sub_ln203_fu_660_p2;
    sc_signal< sc_lv<6> > sub_ln203_reg_776;
    sc_signal< sc_lv<4> > add_ln209_fu_676_p2;
    sc_signal< sc_lv<4> > add_ln209_reg_784;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<6> > add_ln210_fu_682_p2;
    sc_signal< sc_lv<6> > add_ln210_reg_789;
    sc_signal< sc_lv<1> > icmp_ln209_fu_670_p2;
    sc_signal< sc_lv<3> > quantized_hidden_sta_address0;
    sc_signal< sc_logic > quantized_hidden_sta_ce0;
    sc_signal< sc_logic > quantized_hidden_sta_we0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_q0;
    sc_signal< sc_lv<3> > quantized_hidden_sta_1_address0;
    sc_signal< sc_logic > quantized_hidden_sta_1_ce0;
    sc_signal< sc_logic > quantized_hidden_sta_1_we0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_1_q0;
    sc_signal< sc_lv<3> > quantized_hidden_sta_2_address0;
    sc_signal< sc_logic > quantized_hidden_sta_2_ce0;
    sc_signal< sc_logic > quantized_hidden_sta_2_we0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_2_q0;
    sc_signal< sc_lv<3> > quantized_hidden_sta_3_address0;
    sc_signal< sc_logic > quantized_hidden_sta_3_ce0;
    sc_signal< sc_logic > quantized_hidden_sta_3_we0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_3_q0;
    sc_signal< sc_lv<5> > q_proj_re_0_V_address0;
    sc_signal< sc_logic > q_proj_re_0_V_ce0;
    sc_signal< sc_logic > q_proj_re_0_V_we0;
    sc_signal< sc_lv<38> > q_proj_re_0_V_d0;
    sc_signal< sc_lv<38> > q_proj_re_0_V_q0;
    sc_signal< sc_logic > q_proj_re_0_V_ce1;
    sc_signal< sc_logic > q_proj_re_0_V_we1;
    sc_signal< sc_lv<5> > k_proj_re_0_V_address0;
    sc_signal< sc_logic > k_proj_re_0_V_ce0;
    sc_signal< sc_logic > k_proj_re_0_V_we0;
    sc_signal< sc_lv<38> > k_proj_re_0_V_d0;
    sc_signal< sc_lv<38> > k_proj_re_0_V_q0;
    sc_signal< sc_logic > k_proj_re_0_V_ce1;
    sc_signal< sc_logic > k_proj_re_0_V_we1;
    sc_signal< sc_lv<5> > v_proj_re_0_V_address0;
    sc_signal< sc_logic > v_proj_re_0_V_ce0;
    sc_signal< sc_logic > v_proj_re_0_V_we0;
    sc_signal< sc_lv<38> > v_proj_re_0_V_d0;
    sc_signal< sc_lv<38> > v_proj_re_0_V_q0;
    sc_signal< sc_logic > v_proj_re_0_V_ce1;
    sc_signal< sc_logic > v_proj_re_0_V_we1;
    sc_signal< sc_lv<5> > q_proj_0_V_address0;
    sc_signal< sc_logic > q_proj_0_V_ce0;
    sc_signal< sc_logic > q_proj_0_V_we0;
    sc_signal< sc_lv<38> > q_proj_0_V_q0;
    sc_signal< sc_logic > q_proj_0_V_ce1;
    sc_signal< sc_lv<38> > q_proj_0_V_q1;
    sc_signal< sc_lv<5> > k_proj_0_V_address0;
    sc_signal< sc_logic > k_proj_0_V_ce0;
    sc_signal< sc_logic > k_proj_0_V_we0;
    sc_signal< sc_lv<38> > k_proj_0_V_q0;
    sc_signal< sc_logic > k_proj_0_V_ce1;
    sc_signal< sc_lv<38> > k_proj_0_V_q1;
    sc_signal< sc_lv<5> > v_proj_0_V_address0;
    sc_signal< sc_logic > v_proj_0_V_ce0;
    sc_signal< sc_logic > v_proj_0_V_we0;
    sc_signal< sc_lv<38> > v_proj_0_V_q0;
    sc_signal< sc_lv<5> > q_embed_0_V_address0;
    sc_signal< sc_logic > q_embed_0_V_ce0;
    sc_signal< sc_logic > q_embed_0_V_we0;
    sc_signal< sc_lv<38> > q_embed_0_V_q0;
    sc_signal< sc_lv<5> > k_embed_0_V_address0;
    sc_signal< sc_logic > k_embed_0_V_ce0;
    sc_signal< sc_logic > k_embed_0_V_we0;
    sc_signal< sc_lv<38> > k_embed_0_V_q0;
    sc_signal< sc_lv<8> > k_cache_upd_V_address0;
    sc_signal< sc_logic > k_cache_upd_V_ce0;
    sc_signal< sc_logic > k_cache_upd_V_we0;
    sc_signal< sc_lv<38> > k_cache_upd_V_q0;
    sc_signal< sc_lv<8> > v_cache_upd_V_address0;
    sc_signal< sc_logic > v_cache_upd_V_ce0;
    sc_signal< sc_logic > v_cache_upd_V_we0;
    sc_signal< sc_lv<38> > v_cache_upd_V_q0;
    sc_signal< sc_lv<8> > k_proj_transposed_V_address0;
    sc_signal< sc_logic > k_proj_transposed_V_ce0;
    sc_signal< sc_logic > k_proj_transposed_V_we0;
    sc_signal< sc_lv<38> > k_proj_transposed_V_q0;
    sc_signal< sc_lv<4> > attn_weights_0_V_address0;
    sc_signal< sc_logic > attn_weights_0_V_ce0;
    sc_signal< sc_logic > attn_weights_0_V_we0;
    sc_signal< sc_lv<38> > attn_weights_0_V_d0;
    sc_signal< sc_lv<5> > attn_output_0_address0;
    sc_signal< sc_logic > attn_output_0_ce0;
    sc_signal< sc_logic > attn_output_0_we0;
    sc_signal< sc_lv<38> > attn_output_0_q0;
    sc_signal< sc_lv<5> > attn_output_2D_0_V_address0;
    sc_signal< sc_logic > attn_output_2D_0_V_ce0;
    sc_signal< sc_logic > attn_output_2D_0_V_we0;
    sc_signal< sc_lv<38> > attn_output_2D_0_V_d0;
    sc_signal< sc_lv<38> > attn_output_2D_0_V_q0;
    sc_signal< sc_logic > attn_output_2D_0_V_ce1;
    sc_signal< sc_lv<38> > attn_output_2D_0_V_q1;
    sc_signal< sc_lv<3> > quantized_final_outp_address0;
    sc_signal< sc_logic > quantized_final_outp_ce0;
    sc_signal< sc_logic > quantized_final_outp_we0;
    sc_signal< sc_lv<8> > quantized_final_outp_q0;
    sc_signal< sc_lv<3> > quantized_final_outp_1_address0;
    sc_signal< sc_logic > quantized_final_outp_1_ce0;
    sc_signal< sc_logic > quantized_final_outp_1_we0;
    sc_signal< sc_lv<8> > quantized_final_outp_1_q0;
    sc_signal< sc_lv<3> > quantized_final_outp_2_address0;
    sc_signal< sc_logic > quantized_final_outp_2_ce0;
    sc_signal< sc_logic > quantized_final_outp_2_we0;
    sc_signal< sc_lv<8> > quantized_final_outp_2_q0;
    sc_signal< sc_lv<3> > quantized_final_outp_3_address0;
    sc_signal< sc_logic > quantized_final_outp_3_ce0;
    sc_signal< sc_logic > quantized_final_outp_3_we0;
    sc_signal< sc_lv<8> > quantized_final_outp_3_q0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_ap_start;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_ap_done;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_ap_idle;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_ap_ready;
    sc_signal< sc_lv<3> > grp_linear_forward_no_mu_fu_319_input_0_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_input_0_0_V_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_319_input_0_0_V_q0;
    sc_signal< sc_lv<3> > grp_linear_forward_no_mu_fu_319_input_1_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_input_1_0_V_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_319_input_1_0_V_q0;
    sc_signal< sc_lv<3> > grp_linear_forward_no_mu_fu_319_input_2_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_input_2_0_V_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_319_input_2_0_V_q0;
    sc_signal< sc_lv<3> > grp_linear_forward_no_mu_fu_319_input_3_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_input_3_0_V_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_319_input_3_0_V_q0;
    sc_signal< sc_lv<5> > grp_linear_forward_no_mu_fu_319_output_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_output_0_V_ce0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_output_0_V_we0;
    sc_signal< sc_lv<38> > grp_linear_forward_no_mu_fu_319_output_0_V_d0;
    sc_signal< sc_lv<38> > grp_linear_forward_no_mu_fu_319_output_0_V_q0;
    sc_signal< sc_lv<5> > grp_linear_forward_no_mu_fu_319_output_0_V_address1;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_output_0_V_ce1;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_output_0_V_we1;
    sc_signal< sc_lv<38> > grp_linear_forward_no_mu_fu_319_output_0_V_d1;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_319_packed_weights_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_packed_weights_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_319_packed_weights_q0;
    sc_signal< sc_lv<26> > grp_linear_forward_no_mu_fu_319_w_scale_V;
    sc_signal< sc_logic > grp_rms_norm_24_s_fu_340_ap_start;
    sc_signal< sc_logic > grp_rms_norm_24_s_fu_340_ap_done;
    sc_signal< sc_logic > grp_rms_norm_24_s_fu_340_ap_idle;
    sc_signal< sc_logic > grp_rms_norm_24_s_fu_340_ap_ready;
    sc_signal< sc_lv<5> > grp_rms_norm_24_s_fu_340_input_0_V_address0;
    sc_signal< sc_logic > grp_rms_norm_24_s_fu_340_input_0_V_ce0;
    sc_signal< sc_logic > grp_rms_norm_24_s_fu_340_input_0_V_we0;
    sc_signal< sc_lv<38> > grp_rms_norm_24_s_fu_340_input_0_V_d0;
    sc_signal< sc_lv<38> > grp_rms_norm_24_s_fu_340_input_0_V_q0;
    sc_signal< sc_lv<5> > grp_rms_norm_24_s_fu_340_weight_V_address0;
    sc_signal< sc_logic > grp_rms_norm_24_s_fu_340_weight_V_ce0;
    sc_signal< sc_lv<38> > grp_rms_norm_24_s_fu_340_weight_V_q0;
    sc_signal< sc_logic > grp_softmax_1_2_6_s_fu_349_ap_start;
    sc_signal< sc_logic > grp_softmax_1_2_6_s_fu_349_ap_done;
    sc_signal< sc_logic > grp_softmax_1_2_6_s_fu_349_ap_idle;
    sc_signal< sc_logic > grp_softmax_1_2_6_s_fu_349_ap_ready;
    sc_signal< sc_lv<4> > grp_softmax_1_2_6_s_fu_349_input_0_V_address0;
    sc_signal< sc_logic > grp_softmax_1_2_6_s_fu_349_input_0_V_ce0;
    sc_signal< sc_logic > grp_softmax_1_2_6_s_fu_349_input_0_V_we0;
    sc_signal< sc_lv<38> > grp_softmax_1_2_6_s_fu_349_input_0_V_d0;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_ap_start;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_ap_idle;
    sc_signal< sc_lv<5> > grp_quantize_activation_fu_366_input_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_input_0_V_ce0;
    sc_signal< sc_lv<38> > grp_quantize_activation_fu_366_input_0_V_q0;
    sc_signal< sc_lv<5> > grp_quantize_activation_fu_366_input_0_V_address1;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_input_0_V_ce1;
    sc_signal< sc_lv<38> > grp_quantize_activation_fu_366_input_0_V_q1;
    sc_signal< sc_lv<3> > grp_quantize_activation_fu_366_output_states_0_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_output_states_0_0_V_ce0;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_output_states_0_0_V_we0;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_366_output_states_0_0_V_d0;
    sc_signal< sc_lv<3> > grp_quantize_activation_fu_366_output_states_1_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_output_states_1_0_V_ce0;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_output_states_1_0_V_we0;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_366_output_states_1_0_V_d0;
    sc_signal< sc_lv<3> > grp_quantize_activation_fu_366_output_states_2_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_output_states_2_0_V_ce0;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_output_states_2_0_V_we0;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_366_output_states_2_0_V_d0;
    sc_signal< sc_lv<3> > grp_quantize_activation_fu_366_output_states_3_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_output_states_3_0_V_ce0;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_output_states_3_0_V_we0;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_366_output_states_3_0_V_d0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_ap_start;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_ap_done;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_ap_idle;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_ap_ready;
    sc_signal< sc_lv<5> > grp_apply_rotary_pos_emb_fu_376_input_q_0_V_address0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_input_q_0_V_ce0;
    sc_signal< sc_lv<5> > grp_apply_rotary_pos_emb_fu_376_input_q_0_V_address1;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_input_q_0_V_ce1;
    sc_signal< sc_lv<5> > grp_apply_rotary_pos_emb_fu_376_input_k_0_V_address0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_input_k_0_V_ce0;
    sc_signal< sc_lv<5> > grp_apply_rotary_pos_emb_fu_376_input_k_0_V_address1;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_input_k_0_V_ce1;
    sc_signal< sc_lv<5> > grp_apply_rotary_pos_emb_fu_376_output_q_0_V_address0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_output_q_0_V_ce0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_output_q_0_V_we0;
    sc_signal< sc_lv<38> > grp_apply_rotary_pos_emb_fu_376_output_q_0_V_d0;
    sc_signal< sc_lv<5> > grp_apply_rotary_pos_emb_fu_376_output_k_0_V_address0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_output_k_0_V_ce0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_output_k_0_V_we0;
    sc_signal< sc_lv<38> > grp_apply_rotary_pos_emb_fu_376_output_k_0_V_d0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_388_ap_start;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_388_ap_done;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_388_ap_idle;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_388_ap_ready;
    sc_signal< sc_lv<5> > grp_GEMM_3D_float_1_fu_388_input_1_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_388_input_1_0_V_ce0;
    sc_signal< sc_lv<8> > grp_GEMM_3D_float_1_fu_388_input_2_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_388_input_2_V_ce0;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_1_fu_388_output_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_388_output_0_V_ce0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_388_output_0_V_we0;
    sc_signal< sc_lv<38> > grp_GEMM_3D_float_1_fu_388_output_0_V_d0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_395_ap_start;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_395_ap_done;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_395_ap_idle;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_395_ap_ready;
    sc_signal< sc_lv<4> > grp_GEMM_3D_float_fu_395_input_1_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_395_input_1_0_V_ce0;
    sc_signal< sc_lv<8> > grp_GEMM_3D_float_fu_395_input_2_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_395_input_2_V_ce0;
    sc_signal< sc_lv<5> > grp_GEMM_3D_float_fu_395_output_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_395_output_0_V_ce0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_395_output_0_V_we0;
    sc_signal< sc_lv<38> > grp_GEMM_3D_float_fu_395_output_0_V_d0;
    sc_signal< sc_logic > grp_cache_update_1_fu_402_ap_start;
    sc_signal< sc_logic > grp_cache_update_1_fu_402_ap_done;
    sc_signal< sc_logic > grp_cache_update_1_fu_402_ap_idle;
    sc_signal< sc_logic > grp_cache_update_1_fu_402_ap_ready;
    sc_signal< sc_lv<8> > grp_cache_update_1_fu_402_cache_out_V_address0;
    sc_signal< sc_logic > grp_cache_update_1_fu_402_cache_out_V_ce0;
    sc_signal< sc_logic > grp_cache_update_1_fu_402_cache_out_V_we0;
    sc_signal< sc_lv<38> > grp_cache_update_1_fu_402_cache_out_V_d0;
    sc_signal< sc_lv<5> > grp_cache_update_1_fu_402_update_0_V_address0;
    sc_signal< sc_logic > grp_cache_update_1_fu_402_update_0_V_ce0;
    sc_signal< sc_logic > grp_cache_update_fu_410_ap_start;
    sc_signal< sc_logic > grp_cache_update_fu_410_ap_done;
    sc_signal< sc_logic > grp_cache_update_fu_410_ap_idle;
    sc_signal< sc_logic > grp_cache_update_fu_410_ap_ready;
    sc_signal< sc_lv<8> > grp_cache_update_fu_410_cache_out_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_410_cache_out_V_ce0;
    sc_signal< sc_logic > grp_cache_update_fu_410_cache_out_V_we0;
    sc_signal< sc_lv<38> > grp_cache_update_fu_410_cache_out_V_d0;
    sc_signal< sc_lv<5> > grp_cache_update_fu_410_update_0_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_410_update_0_V_ce0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_418_ap_start;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_418_ap_done;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_418_ap_idle;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_418_ap_ready;
    sc_signal< sc_lv<8> > grp_transpose_last_two_d_fu_418_input_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_418_input_V_ce0;
    sc_signal< sc_lv<8> > grp_transpose_last_two_d_fu_418_output_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_418_output_V_ce0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_418_output_V_we0;
    sc_signal< sc_lv<38> > grp_transpose_last_two_d_fu_418_output_V_d0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_424_ap_start;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_424_ap_done;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_424_ap_idle;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_424_ap_ready;
    sc_signal< sc_lv<5> > grp_reshape_2D_to_3D_fu_424_input_0_V_address0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_424_input_0_V_ce0;
    sc_signal< sc_lv<38> > grp_reshape_2D_to_3D_fu_424_input_0_V_q0;
    sc_signal< sc_lv<5> > grp_reshape_2D_to_3D_fu_424_output_0_V_address0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_424_output_0_V_ce0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_424_output_0_V_we0;
    sc_signal< sc_lv<38> > grp_reshape_2D_to_3D_fu_424_output_0_V_d0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_430_ap_start;
    sc_signal< sc_logic > grp_init_2d_mem_fu_430_ap_done;
    sc_signal< sc_logic > grp_init_2d_mem_fu_430_ap_idle;
    sc_signal< sc_logic > grp_init_2d_mem_fu_430_ap_ready;
    sc_signal< sc_lv<5> > grp_init_2d_mem_fu_430_mem_0_V_address0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_430_mem_0_V_ce0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_430_mem_0_V_we0;
    sc_signal< sc_lv<38> > grp_init_2d_mem_fu_430_mem_0_V_d0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_436_ap_start;
    sc_signal< sc_logic > grp_init_2d_mem_fu_436_ap_done;
    sc_signal< sc_logic > grp_init_2d_mem_fu_436_ap_idle;
    sc_signal< sc_logic > grp_init_2d_mem_fu_436_ap_ready;
    sc_signal< sc_lv<5> > grp_init_2d_mem_fu_436_mem_0_V_address0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_436_mem_0_V_ce0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_436_mem_0_V_we0;
    sc_signal< sc_lv<38> > grp_init_2d_mem_fu_436_mem_0_V_d0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_442_ap_start;
    sc_signal< sc_logic > grp_init_2d_mem_fu_442_ap_done;
    sc_signal< sc_logic > grp_init_2d_mem_fu_442_ap_idle;
    sc_signal< sc_logic > grp_init_2d_mem_fu_442_ap_ready;
    sc_signal< sc_lv<5> > grp_init_2d_mem_fu_442_mem_0_V_address0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_442_mem_0_V_ce0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_442_mem_0_V_we0;
    sc_signal< sc_lv<38> > grp_init_2d_mem_fu_442_mem_0_V_d0;
    sc_signal< sc_lv<2> > h_0_reg_275;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<3> > d_0_0_reg_286;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<2> > h106_0_0_reg_297;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<4> > d107_0_0_reg_308;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_319_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > grp_rms_norm_24_s_fu_340_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > grp_softmax_1_2_6_s_fu_349_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > grp_quantize_activation_fu_366_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_376_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_388_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_395_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > grp_cache_update_1_fu_402_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_cache_update_fu_410_ap_start_reg;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_418_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_424_ap_start_reg;
    sc_signal< sc_logic > grp_init_2d_mem_fu_430_ap_start_reg;
    sc_signal< sc_logic > grp_init_2d_mem_fu_436_ap_start_reg;
    sc_signal< sc_logic > grp_init_2d_mem_fu_442_ap_start_reg;
    sc_signal< sc_lv<64> > sext_ln1265_fu_513_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_692_p1;
    sc_signal< sc_lv<64> > zext_ln210_1_fu_700_p1;
    sc_signal< sc_lv<38> > select_ln1148_2_fu_586_p3;
    sc_signal< sc_lv<3> > tmp_62_fu_474_p3;
    sc_signal< sc_lv<5> > tmp_61_fu_466_p3;
    sc_signal< sc_lv<5> > zext_ln1265_fu_482_p1;
    sc_signal< sc_lv<5> > zext_ln1265_2_fu_504_p1;
    sc_signal< sc_lv<5> > add_ln1265_fu_508_p2;
    sc_signal< sc_lv<58> > shl_ln2_fu_526_p3;
    sc_signal< sc_lv<60> > grp_fu_537_p0;
    sc_signal< sc_lv<117> > sub_ln1148_fu_553_p2;
    sc_signal< sc_lv<37> > tmp_90_fu_558_p4;
    sc_signal< sc_lv<38> > sext_ln703_fu_574_p1;
    sc_signal< sc_lv<38> > sub_ln703_fu_577_p2;
    sc_signal< sc_lv<38> > sext_ln703_6_fu_583_p1;
    sc_signal< sc_lv<1> > trunc_ln210_fu_606_p1;
    sc_signal< sc_lv<5> > shl_ln_fu_610_p3;
    sc_signal< sc_lv<3> > shl_ln210_1_fu_622_p3;
    sc_signal< sc_lv<6> > zext_ln210_fu_618_p1;
    sc_signal< sc_lv<6> > zext_ln210_2_fu_630_p1;
    sc_signal< sc_lv<4> > tmp_64_fu_648_p3;
    sc_signal< sc_lv<6> > tmp_63_fu_640_p3;
    sc_signal< sc_lv<6> > zext_ln203_fu_656_p1;
    sc_signal< sc_lv<6> > zext_ln209_fu_666_p1;
    sc_signal< sc_lv<6> > add_ln203_fu_687_p2;
    sc_signal< sc_lv<32> > sext_ln210_fu_697_p1;
    sc_signal< sc_lv<39> > ap_NS_fsm;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< bool > ap_block_state8_on_subcall_done;
    sc_signal< bool > ap_block_state10_on_subcall_done;
    sc_signal< bool > ap_block_state12_on_subcall_done;
    sc_signal< bool > ap_block_state14_on_subcall_done;
    sc_signal< bool > ap_block_state35_on_subcall_done;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<39> ap_ST_fsm_state1;
    static const sc_lv<39> ap_ST_fsm_state2;
    static const sc_lv<39> ap_ST_fsm_state3;
    static const sc_lv<39> ap_ST_fsm_state4;
    static const sc_lv<39> ap_ST_fsm_state5;
    static const sc_lv<39> ap_ST_fsm_state6;
    static const sc_lv<39> ap_ST_fsm_state7;
    static const sc_lv<39> ap_ST_fsm_state8;
    static const sc_lv<39> ap_ST_fsm_state9;
    static const sc_lv<39> ap_ST_fsm_state10;
    static const sc_lv<39> ap_ST_fsm_state11;
    static const sc_lv<39> ap_ST_fsm_state12;
    static const sc_lv<39> ap_ST_fsm_state13;
    static const sc_lv<39> ap_ST_fsm_state14;
    static const sc_lv<39> ap_ST_fsm_state15;
    static const sc_lv<39> ap_ST_fsm_state16;
    static const sc_lv<39> ap_ST_fsm_state17;
    static const sc_lv<39> ap_ST_fsm_state18;
    static const sc_lv<39> ap_ST_fsm_state19;
    static const sc_lv<39> ap_ST_fsm_state20;
    static const sc_lv<39> ap_ST_fsm_state21;
    static const sc_lv<39> ap_ST_fsm_state22;
    static const sc_lv<39> ap_ST_fsm_state23;
    static const sc_lv<39> ap_ST_fsm_state24;
    static const sc_lv<39> ap_ST_fsm_state25;
    static const sc_lv<39> ap_ST_fsm_state26;
    static const sc_lv<39> ap_ST_fsm_state27;
    static const sc_lv<39> ap_ST_fsm_state28;
    static const sc_lv<39> ap_ST_fsm_state29;
    static const sc_lv<39> ap_ST_fsm_state30;
    static const sc_lv<39> ap_ST_fsm_state31;
    static const sc_lv<39> ap_ST_fsm_state32;
    static const sc_lv<39> ap_ST_fsm_state33;
    static const sc_lv<39> ap_ST_fsm_state34;
    static const sc_lv<39> ap_ST_fsm_state35;
    static const sc_lv<39> ap_ST_fsm_state36;
    static const sc_lv<39> ap_ST_fsm_state37;
    static const sc_lv<39> ap_ST_fsm_state38;
    static const sc_lv<39> ap_ST_fsm_state39;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<26> ap_const_lv26_132AE28;
    static const sc_lv<26> ap_const_lv26_12D593F;
    static const sc_lv<26> ap_const_lv26_AED1D0;
    static const sc_lv<26> ap_const_lv26_B1C474;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<117> ap_const_lv117_49E69E2C819CFA2;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_74;
    static const sc_lv<117> ap_const_lv117_0;
    static const sc_lv<38> ap_const_lv38_0;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const bool ap_const_boolean_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln1265_fu_508_p2();
    void thread_add_ln178_fu_498_p2();
    void thread_add_ln203_fu_687_p2();
    void thread_add_ln208_fu_600_p2();
    void thread_add_ln209_fu_676_p2();
    void thread_add_ln210_fu_682_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state10_on_subcall_done();
    void thread_ap_block_state12_on_subcall_done();
    void thread_ap_block_state14_on_subcall_done();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_block_state35_on_subcall_done();
    void thread_ap_block_state8_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_attn_output_0_address0();
    void thread_attn_output_0_ce0();
    void thread_attn_output_0_we0();
    void thread_attn_output_2D_0_V_address0();
    void thread_attn_output_2D_0_V_ce0();
    void thread_attn_output_2D_0_V_ce1();
    void thread_attn_output_2D_0_V_d0();
    void thread_attn_output_2D_0_V_we0();
    void thread_attn_weights_0_V_address0();
    void thread_attn_weights_0_V_ce0();
    void thread_attn_weights_0_V_d0();
    void thread_attn_weights_0_V_we0();
    void thread_final_output_0_V_address0();
    void thread_final_output_0_V_address1();
    void thread_final_output_0_V_ce0();
    void thread_final_output_0_V_ce1();
    void thread_final_output_0_V_d0();
    void thread_final_output_0_V_d1();
    void thread_final_output_0_V_we0();
    void thread_final_output_0_V_we1();
    void thread_grp_GEMM_3D_float_1_fu_388_ap_start();
    void thread_grp_GEMM_3D_float_fu_395_ap_start();
    void thread_grp_apply_rotary_pos_emb_fu_376_ap_start();
    void thread_grp_cache_update_1_fu_402_ap_start();
    void thread_grp_cache_update_fu_410_ap_start();
    void thread_grp_fu_537_p0();
    void thread_grp_init_2d_mem_fu_430_ap_start();
    void thread_grp_init_2d_mem_fu_436_ap_start();
    void thread_grp_init_2d_mem_fu_442_ap_start();
    void thread_grp_linear_forward_no_mu_fu_319_ap_start();
    void thread_grp_linear_forward_no_mu_fu_319_input_0_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_319_input_1_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_319_input_2_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_319_input_3_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_319_output_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_319_packed_weights_q0();
    void thread_grp_linear_forward_no_mu_fu_319_w_scale_V();
    void thread_grp_quantize_activation_fu_366_ap_start();
    void thread_grp_quantize_activation_fu_366_input_0_V_q0();
    void thread_grp_quantize_activation_fu_366_input_0_V_q1();
    void thread_grp_reshape_2D_to_3D_fu_424_ap_start();
    void thread_grp_reshape_2D_to_3D_fu_424_input_0_V_q0();
    void thread_grp_rms_norm_24_s_fu_340_ap_start();
    void thread_grp_rms_norm_24_s_fu_340_input_0_V_q0();
    void thread_grp_rms_norm_24_s_fu_340_weight_V_q0();
    void thread_grp_softmax_1_2_6_s_fu_349_ap_start();
    void thread_grp_transpose_last_two_d_fu_418_ap_start();
    void thread_h_fu_460_p2();
    void thread_hidden_states_0_V_address0();
    void thread_hidden_states_0_V_address1();
    void thread_hidden_states_0_V_ce0();
    void thread_hidden_states_0_V_ce1();
    void thread_hidden_states_0_V_d0();
    void thread_hidden_states_0_V_we0();
    void thread_icmp_ln176_fu_454_p2();
    void thread_icmp_ln178_fu_492_p2();
    void thread_icmp_ln208_fu_594_p2();
    void thread_icmp_ln209_fu_670_p2();
    void thread_k_cache_upd_V_address0();
    void thread_k_cache_upd_V_ce0();
    void thread_k_cache_upd_V_we0();
    void thread_k_embed_0_V_address0();
    void thread_k_embed_0_V_ce0();
    void thread_k_embed_0_V_we0();
    void thread_k_proj_0_V_address0();
    void thread_k_proj_0_V_ce0();
    void thread_k_proj_0_V_ce1();
    void thread_k_proj_0_V_we0();
    void thread_k_proj_re_0_V_address0();
    void thread_k_proj_re_0_V_ce0();
    void thread_k_proj_re_0_V_ce1();
    void thread_k_proj_re_0_V_d0();
    void thread_k_proj_re_0_V_we0();
    void thread_k_proj_re_0_V_we1();
    void thread_k_proj_transposed_V_address0();
    void thread_k_proj_transposed_V_ce0();
    void thread_k_proj_transposed_V_we0();
    void thread_k_weights_ce0();
    void thread_ln_weight_V_ce0();
    void thread_ln_weight_in_V_ce0();
    void thread_o_weights_ce0();
    void thread_q_embed_0_V_address0();
    void thread_q_embed_0_V_ce0();
    void thread_q_embed_0_V_we0();
    void thread_q_proj_0_V_address0();
    void thread_q_proj_0_V_ce0();
    void thread_q_proj_0_V_ce1();
    void thread_q_proj_0_V_we0();
    void thread_q_proj_re_0_V_address0();
    void thread_q_proj_re_0_V_ce0();
    void thread_q_proj_re_0_V_ce1();
    void thread_q_proj_re_0_V_d0();
    void thread_q_proj_re_0_V_we0();
    void thread_q_proj_re_0_V_we1();
    void thread_q_weights_ce0();
    void thread_quantized_final_outp_1_address0();
    void thread_quantized_final_outp_1_ce0();
    void thread_quantized_final_outp_1_we0();
    void thread_quantized_final_outp_2_address0();
    void thread_quantized_final_outp_2_ce0();
    void thread_quantized_final_outp_2_we0();
    void thread_quantized_final_outp_3_address0();
    void thread_quantized_final_outp_3_ce0();
    void thread_quantized_final_outp_3_we0();
    void thread_quantized_final_outp_address0();
    void thread_quantized_final_outp_ce0();
    void thread_quantized_final_outp_we0();
    void thread_quantized_hidden_sta_1_address0();
    void thread_quantized_hidden_sta_1_ce0();
    void thread_quantized_hidden_sta_1_we0();
    void thread_quantized_hidden_sta_2_address0();
    void thread_quantized_hidden_sta_2_ce0();
    void thread_quantized_hidden_sta_2_we0();
    void thread_quantized_hidden_sta_3_address0();
    void thread_quantized_hidden_sta_3_ce0();
    void thread_quantized_hidden_sta_3_we0();
    void thread_quantized_hidden_sta_address0();
    void thread_quantized_hidden_sta_ce0();
    void thread_quantized_hidden_sta_we0();
    void thread_select_ln1148_2_fu_586_p3();
    void thread_select_ln1148_fu_568_p3();
    void thread_sext_ln1265_fu_513_p1();
    void thread_sext_ln203_fu_692_p1();
    void thread_sext_ln210_fu_697_p1();
    void thread_sext_ln703_6_fu_583_p1();
    void thread_sext_ln703_fu_574_p1();
    void thread_shl_ln210_1_fu_622_p3();
    void thread_shl_ln2_fu_526_p3();
    void thread_shl_ln_fu_610_p3();
    void thread_sub_ln1148_fu_553_p2();
    void thread_sub_ln1265_fu_486_p2();
    void thread_sub_ln203_fu_660_p2();
    void thread_sub_ln210_fu_634_p2();
    void thread_sub_ln703_fu_577_p2();
    void thread_tmp_61_fu_466_p3();
    void thread_tmp_62_fu_474_p3();
    void thread_tmp_63_fu_640_p3();
    void thread_tmp_64_fu_648_p3();
    void thread_tmp_90_fu_558_p4();
    void thread_trunc_ln210_fu_606_p1();
    void thread_v_cache_upd_V_address0();
    void thread_v_cache_upd_V_ce0();
    void thread_v_cache_upd_V_we0();
    void thread_v_proj_0_V_address0();
    void thread_v_proj_0_V_ce0();
    void thread_v_proj_0_V_we0();
    void thread_v_proj_re_0_V_address0();
    void thread_v_proj_re_0_V_ce0();
    void thread_v_proj_re_0_V_ce1();
    void thread_v_proj_re_0_V_d0();
    void thread_v_proj_re_0_V_we0();
    void thread_v_proj_re_0_V_we1();
    void thread_v_weights_ce0();
    void thread_zext_ln1265_2_fu_504_p1();
    void thread_zext_ln1265_fu_482_p1();
    void thread_zext_ln203_fu_656_p1();
    void thread_zext_ln209_fu_666_p1();
    void thread_zext_ln210_1_fu_700_p1();
    void thread_zext_ln210_2_fu_630_p1();
    void thread_zext_ln210_fu_618_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
