#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Feb 18 15:49:20 2019
# Process ID: 10896
# Log file: C:/Users/azamk/Desktop/Vivzdo/modulator/vivado.log
# Journal file: C:/Users/azamk/Desktop/Vivzdo/modulator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 688.773 ; gain = 153.504
close [ open C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd w ]
add_files C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'frequency_trigger_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_1/behav'
"xvhdl -m64 --relax -prj frequency_trigger_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frequency_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_1/new/frequency_trigger_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frequency_trigger_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e461357db4a84a9ca08978afaaf17763 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot frequency_trigger_tb_behav xil_defaultlib.frequency_trigger_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package xil_defaultlib.modulator_pkg
Compiling architecture rtl of entity xil_defaultlib.frequency_trigger [frequency_trigger_default]
Compiling architecture tb of entity xil_defaultlib.frequency_trigger_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot frequency_trigger_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_1/behav/xsim.dir/frequency_trigger_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_1/behav/xsim.dir/frequency_trigger_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 18 15:55:36 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 18 15:55:36 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 709.414 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "frequency_trigger_tb_behav -key {Behavioral:sim_1:Functional:frequency_trigger_tb} -tclbatch {frequency_trigger_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source frequency_trigger_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 730.590 ; gain = 11.930
INFO: [USF-XSim-96] XSim completed. Design snapshot 'frequency_trigger_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 730.590 ; gain = 21.176
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
