---
layout: default
title: "2.5D / 3D IC | 積層・インターポーザ実装"
---

---

# 🧱 2.5D / 3D IC
*Silicon interposer and 3D die stacking technologies*

---

## 🔗 リンク / Links

| 項目 / Item | 説明 / Description | Links |
|-------------|-------------------|-------|
| 🌐 View Site | ページ表示 / *View this page on site* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Advanced-Packaging/2.5D-3D-IC/) |
| 📂 View Repo | GitHubリポジトリ / *View source on GitHub* | [![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/Advanced-Packaging/2.5D-3D-IC.md) |

---

## 📑 目次 / Table of Contents
1. [概要 / Overview](#-概要--overview)  
2. [技術比較 / Technology Comparison](#-技術比較--technology-comparison)  
3. [設計課題 / Design Challenges](#-設計課題--design-challenges)  
4. [応用分野 / Applications](#-応用分野--applications)  
5. [信頼性と熱設計 / Reliability & Thermal](#-信頼性と熱設計--reliability--thermal)  
6. [関連リンク / Related Links](#-関連リンク--related-links)  
7. [⬆️ Back to Advanced Packaging](#️-back-to-advanced-packaging)  

---

## 🏗 概要 / Overview
- **2.5D**: シリコンインターポーザ上に複数のダイを並列実装。  
  *Multiple dies mounted on a silicon interposer (lateral integration).*  
- **3D IC**: TSV（Through-Silicon Via）を用いた垂直積層。  
  *Vertical die stacking using Through-Silicon Vias (TSVs).*  

これらは従来のパッケージを超え、**高帯域・低遅延・高集積**を実現します。  

---

## ⚖️ 技術比較 / Technology Comparison

| 項目 / Aspect | 2.5D IC | 3D IC |
|---------------|---------|-------|
| 配置 / Integration | 横方向 (インターポーザ) | 垂直積層 |
| 相互接続 / Interconnect | RDL, μ-bumps | TSV, μ-bumps |
| 帯域幅 / Bandwidth | 数百 GB/s (HBM対応) | 数 TB/s ポテンシャル |
| 熱設計 / Thermal | 放熱しやすい | 熱集中課題あり |
| 製造難度 / Manufacturing | 中程度 | 高い（TSV形成, 接合） |

---

## 🧮 設計課題 / Design Challenges
- **TSVインダクタンス・容量**: 高速信号でSI劣化  
  *TSV parasitics cause SI degradation at high speed.*  
- **熱管理**: 垂直積層ではホットスポット形成  
  *Thermal hotspots are critical in vertical stacking.*  
- **歩留まり**: 多ダイ結合で欠陥率上昇  
  *Yield decreases with multiple die integration.*  
- **応力制御**: 異種材料間で熱膨張差が問題に  
  *CTE mismatch causes stress between dies.*  

---

## 💡 応用分野 / Applications
- **HBM (High Bandwidth Memory)**: GPU/AI向けに2.5Dが主流  
  *2.5D with HBM widely used in GPUs and AI accelerators.*  
- **ロジック＋メモリ積層**: CPU + SRAM/DRAMの3D統合  
  *3D integration of CPU with SRAM/DRAM.*  
- **イメージセンサ**: CISにおける垂直積層（画素＋ロジック）  
  *Image sensors with pixel+logic vertical stacking.*  

---

## 🌡 信頼性と熱設計 / Reliability & Thermal
- **熱拡散層 (TIM, Heat Spreader)** 必須  
  *Requires TIM and heat spreaders.*  
- **電源分配 (PDN) のインピーダンス制御**  
  *Low-impedance PDN across stacked dies.*  
- **加速試験**: 温度サイクル/高湿HASTによる寿命評価  
  *Accelerated tests: thermal cycling, HAST.*  

---

## 🔗 関連リンク / Related Links

| 項目 / Item | 説明 / Description | Links |
|-------------|-------------------|-------|
| 🌐 Fan-Out WLP | RDLを利用した再配線型パッケージ<br>*Redistribution layer based packaging* | [![Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Advanced-Packaging/Fan-Out-WLP/)<br>[![Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/Advanced-Packaging/Fan-Out-WLP.md) |
| 🖇 CoWoS / InFO | TSMCの2.5D/ファンアウト技術<br>*TSMC 2.5D and fan-out technologies* | [![Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Advanced-Packaging/CoWoS-InFO/)<br>[![Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/Advanced-Packaging/CoWoS-InFO.md) |

---

## ⬆️ Back to Advanced Packaging

| 項目 / Item | 説明 / Description | Links |
|-------------|-------------------|-------|
| 🌐 Back to Site | Advanced Packaging全体ページへ戻る<br>*Back to Advanced Packaging site* | [![Back Site](https://img.shields.io/badge/⬆️%20Back-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/Advanced-Packaging/) |
| 📂 Back to Repo | GitHubリポジトリに戻る<br>*Back to GitHub repo* | [![Back Repo](https://img.shields.io/badge/⬆️%20Back-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/Assembly-Integration/Advanced-Packaging) |
