// Seed: 2196715610
module module_0;
  logic id_1;
  ;
  logic id_2;
  ;
  always @(*)
    if (-1'b0) begin : LABEL_0
      id_1 <= id_1;
      id_2 <= -1;
    end
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1
    , id_3
);
  assign id_3 = -1'b0;
  assign id_3 = id_0;
  always @(posedge id_3) begin : LABEL_0
    id_3 <= id_1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_4 = 1 ? 1 : -1 ? id_4 : 1;
  assign id_3 = -1;
  wire id_5;
  assign id_5 = id_0;
endmodule
