Information: Updating design information... (UID-85)
Warning: Design 'matmul_16x16_systolic' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : matmul_16x16_systolic
Version: O-2018.06-SP5
Date   : Sun Jul 26 17:54:25 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: u_matmul_4x4_systolic_0_0/u_output_logic/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_matmul_4x4_systolic_0_0/u_output_logic/counter_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_matmul_4x4_systolic_0_0/u_output_logic/counter_reg[1]/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  u_matmul_4x4_systolic_0_0/u_output_logic/counter_reg[1]/Q (DFFPOSX1)
                                                          0.11       0.11 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/A[1] (output_logic_0_DW01_inc_0)
                                                          0.00       0.11 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_1/YC (HAX1)
                                                          0.06       0.16 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_2/YC (HAX1)
                                                          0.05       0.21 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_3/YC (HAX1)
                                                          0.05       0.26 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_4/YC (HAX1)
                                                          0.05       0.31 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_5/YC (HAX1)
                                                          0.05       0.36 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_6/YC (HAX1)
                                                          0.05       0.41 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_7/YC (HAX1)
                                                          0.05       0.46 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_8/YC (HAX1)
                                                          0.05       0.51 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_9/YC (HAX1)
                                                          0.05       0.56 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_10/YC (HAX1)
                                                          0.05       0.61 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_11/YC (HAX1)
                                                          0.05       0.66 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_12/YC (HAX1)
                                                          0.05       0.71 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_13/YC (HAX1)
                                                          0.05       0.76 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_14/YC (HAX1)
                                                          0.05       0.81 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_15/YC (HAX1)
                                                          0.05       0.86 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_16/YC (HAX1)
                                                          0.05       0.91 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_17/YC (HAX1)
                                                          0.05       0.96 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_18/YC (HAX1)
                                                          0.05       1.01 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_19/YC (HAX1)
                                                          0.05       1.06 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_20/YC (HAX1)
                                                          0.05       1.11 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_21/YC (HAX1)
                                                          0.05       1.16 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_22/YC (HAX1)
                                                          0.05       1.21 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_23/YC (HAX1)
                                                          0.05       1.26 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_24/YC (HAX1)
                                                          0.05       1.31 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_25/YC (HAX1)
                                                          0.05       1.36 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_26/YC (HAX1)
                                                          0.05       1.41 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_27/YC (HAX1)
                                                          0.05       1.46 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_28/YC (HAX1)
                                                          0.05       1.51 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_29/YC (HAX1)
                                                          0.05       1.57 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U1_1_30/YC (HAX1)
                                                          0.05       1.62 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/U2/Y (XOR2X1)
                                                          0.03       1.65 f
  u_matmul_4x4_systolic_0_0/u_output_logic/r331/SUM[31] (output_logic_0_DW01_inc_0)
                                                          0.00       1.65 f
  u_matmul_4x4_systolic_0_0/u_output_logic/U504/Y (AOI22X1)
                                                          0.05       1.70 r
  u_matmul_4x4_systolic_0_0/u_output_logic/U661/Y (INVX1)
                                                          0.02       1.72 f
  u_matmul_4x4_systolic_0_0/u_output_logic/counter_reg[31]/D (DFFPOSX1)
                                                          0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  u_matmul_4x4_systolic_0_0/u_output_logic/counter_reg[31]/CLK (DFFPOSX1)
                                                          0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


1
