# Sequence-Detector-1001

ğŸ” Mealy FSM â€“ Overlapping Sequence Detector (Verilog)
ğŸ“Œ Project Description

This project implements a Mealy finite state machine (FSM) in Verilog HDL that detects a specific binary input sequence with overlapping allowed.

The output y is asserted during the same clock cycle in which the final bit of the sequence is detected, which is a key characteristic of Mealy machines.

âš™ï¸ Key Features

Mealy state machine implementation

Overlapping sequence detection

Asynchronous reset

Fully synchronous state transitions

Includes testbench for functional verification

ğŸ§  FSM Overview

FSM Type: Mealy

States: 4 (a, b, c, d)

State Encoding: 2-bit parameterized encoding

Output Dependency: Current state and input

ğŸ§© State Description
State	Description
a	Initial / Idle state
b	Partial sequence detected
c	Further sequence progress
d	Final state before detection

Output y = 1 is generated only in state d when x = 1

FSM supports overlapping, meaning detection can restart without reset

ğŸ”„ Overlapping Detection

After detecting the sequence, the FSM:

Transitions back to an intermediate state instead of the initial state

Allows detection of back-to-back overlapping sequences

ğŸ—ï¸ Module Overview
mealy_overlapping

Inputs

clk â€“ Clock signal

rst â€“ Asynchronous reset

x â€“ Serial input

Output

y â€“ Sequence detected output

ğŸ§ª Testbench (tb_mealy_overlapping)

The testbench:

Generates a clock signal (10 time-unit period)

Applies reset at start

Applies a predefined binary input pattern

Monitors output using $monitor

Demonstrates overlapping detection behavior

ğŸ–¥ï¸ Simulation Tools

Compatible with:

ModelSim

Vivado Simulator



ğŸš€ Future Improvements

Clearly specify detected sequence in comments

Add waveform screenshots

Convert to Moore FSM for comparison

Parameterize state encoding

Add assertions for verification

ğŸ“š Learning Outcomes

Difference between Mealy and Moore FSMs

Overlapping vs non-overlapping sequence detection

FSM design using Verilog

Testbench-driven verification

ğŸ‘¤ Author

Rishabh Rawat
B.Tech â€“ Electronics & Communication Engineering
