Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : TOP_SYS
Version: K-2015.06
Date   : Wed Sep 20 00:42:47 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
TOP_SYS                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
TOP_SYS                                7.76e-02    0.204 1.86e+07    0.300 100.0
  U0_divmux (divmux)                      0.000 1.05e-05 1.86e+05 1.97e-04   0.1
  U0_RegFile (RegFile)                 1.43e-02    0.105 3.81e+06    0.123  41.1
  U0_ALU (ALU)                         1.90e-03 1.23e-02 6.68e+06 2.09e-02   7.0
    mult_49 (ALU_DW02_mult_0)             0.000    0.000 1.64e+06 1.64e-03   0.5
    add_43 (ALU_DW01_add_0)               0.000    0.000 2.03e+05 2.03e-04   0.1
    sub_46 (ALU_DW01_sub_0)               0.000    0.000 2.38e+05 2.38e-04   0.1
    div_52 (ALU_DW_div_uns_0)             0.000    0.000 3.42e+06 3.42e-03   1.1
  U0_CLK_GATE (CLK_GATE)               3.13e-02 2.06e-03 2.09e+04 3.33e-02  11.1
  U1_CLK_DIV (CLK_DIV_1)               7.74e-03 1.28e-03 7.33e+05 9.75e-03   3.2
    add_42_aco (CLK_DIV_1_DW01_inc_1)  2.28e-04 3.63e-05 9.59e+04 3.60e-04   0.1
    add_36_round (CLK_DIV_1_DW01_inc_0)
                                          0.000    0.000 9.61e+04 9.61e-05   0.0
  U1_RST_SYNC (RST_SYNC_1)             9.10e-05 2.45e-04 2.40e+04 3.60e-04   0.1
  U0_RST_SYNC (RST_SYNC_0)             1.84e-04 2.26e-03 2.53e+04 2.47e-03   0.8
  U0_FIFO (FIFO)                       1.02e-02 5.84e-02 2.44e+06 7.11e-02  23.7
    U0_RFIFO (RFIFO)                   3.92e-04 5.97e-05 2.55e+05 7.07e-04   0.2
    U0_WFIFO (WFIFO)                   8.00e-04 5.85e-03 2.54e+05 6.90e-03   2.3
    U1_sync (sync_1)                   4.43e-04 6.26e-05 7.69e+04 5.82e-04   0.2
    U0_sync (sync_0)                   8.96e-04 5.80e-03 9.03e+04 6.79e-03   2.3
    U0_memory (memory)                 7.01e-03 4.66e-02 1.75e+06 5.54e-02  18.4
  U0_DATA_SYNC (DATA_SYNC)             1.31e-03 8.70e-03 2.01e+05 1.02e-02   3.4
  U0_Pulse (Pulse)                     9.58e-05 6.16e-05 3.86e+04 1.96e-04   0.1
  U0_Uart_Rx_Top (Uart_Rx_Top)         3.26e-03 2.20e-03 2.51e+06 7.97e-03   2.7
    U0_fsmRX (fsmRX)                   1.24e-03 7.27e-04 9.28e+05 2.89e-03   1.0
    U0_parity_check (parity_check)        0.000    0.000 1.06e+05 1.06e-04   0.0
    U0_start_check (start_check)          0.000    0.000 2.12e+03 2.12e-06   0.0
    U0_stop_check (stop_check)            0.000    0.000 4.49e+03 4.49e-06   0.0
    U0_deserializer (deserializer)     4.38e-04 4.91e-04 2.55e+05 1.18e-03   0.4
    U0_data_sampling (data_sampling)   5.85e-04 3.50e-04 7.97e+05 1.73e-03   0.6
    U0_edgebitcounter (edgebitcounter) 7.69e-04 6.15e-04 4.04e+05 1.79e-03   0.6
  U0_UART_TX (UART_TX)                 1.06e-03 1.75e-04 6.16e+05 1.85e-03   0.6
    U0_mux (mux)                          0.000    0.000 2.48e+04 2.48e-05   0.0
    U0_parity (parity)                    0.000 5.24e-06 1.11e+05 1.17e-04   0.0
    U0_fsm (fsm)                       9.87e-05 3.08e-05 1.43e+05 2.73e-04   0.1
    U0_serializer (serializer)         7.30e-04 1.23e-04 3.32e+05 1.19e-03   0.4
  U0_CLK_DIV (CLK_DIV_0)               2.97e-03 1.31e-03 7.08e+05 4.99e-03   1.7
    add_42_aco (CLK_DIV_0_DW01_inc_1)  1.01e-04 1.63e-05 9.50e+04 2.12e-04   0.1
    add_36_round (CLK_DIV_0_DW01_inc_0)
                                          0.000    0.000 9.79e+04 9.79e-05   0.0
  U0_sysctrl (sysctrl)                 1.39e-03 9.73e-03 6.18e+05 1.17e-02   3.9
1
