{"vcs1":{"timestamp_begin":1737628099.002851654, "rt":0.19, "ut":0.08, "st":0.07}}
{"vcselab":{"timestamp_begin":1737628099.273391459, "rt":0.17, "ut":0.13, "st":0.03}}
{"link":{"timestamp_begin":1737628099.506413291, "rt":0.19, "ut":0.08, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737628098.758319971}
{"VCS_COMP_START_TIME": 1737628098.758319971}
{"VCS_COMP_END_TIME": 1737628099.767384802}
{"VCS_USER_OPTIONS": "-sverilog simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261536}}
{"vcselab": {"peak_mem": 133956}}
