Command: /home/milo/ICCodes/mcu51/simv -ucli -fromCmd +UVM_CONFIG_DB_TRACE +UVM_PHASE_TRACE +UVM_OBJECTION_TRACE +UVM_RESOURCE_DB_TRACE +UVM_LOG_RECORD +UVM_VERDI_TRACE=UVM_AWARE -ucli2Proc -lca -l /home/milo/ICCodes/mcu51/verdiLog/sim.log
Warning-[RT_UO] Unsupported option
  Unsupported option '-fromCmd' is ignored
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Oct 29 16:53 2021

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /home/milo/Synopsys/verdi/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd

ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};catch {setUcliVerdiConnected};cbug::config pretty_print auto;fsdbDumpfile {/home/milo/ICCodes/mcu51/inter.fsdb}; fsdbDumpflush;
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file '/home/milo/ICCodes/mcu51/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 0 {tb_get_ins.cpu.status} ;fsdbDumpvars 0 {tb_get_ins.cpu.psw} ;fsdbDumpvars 0 {tb_get_ins.instruction} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.pro_ans} ;fsdbDumpvars 0 {tb_get_ins.cpu.b_nxt} ;fsdbDumpvars 0 {tb_get_ins.cpu.b} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.ans} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu_ans} 
*Verdi3* : Dumping the signal (tb_get_ins.cpu.status).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.psw).
*Verdi3* : Dumping the signal (tb_get_ins.instruction).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.pro_ans).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.b_nxt).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.b).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.ans).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu_ans).

ucli% fsdbDumpvars 1 {tb_get_ins.cpu.pro_ans} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro_ans).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% sps_interactive
*Verdi3* : Enable RPC Server(8695)

ucli% ucliCore::getToolPID
8695
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
8695
ucli% pid
8702
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.milo.8695 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./CPU/tb_get_ins.sv
activeFrame: 
activeLine: 3
activeScope: tb_get_ins
activeThread: 
endCol: 0
file: ./CPU/tb_get_ins.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: /home/milo/ICCodes/mcu51/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 8695
scope: tb_get_ins
startCol: 0
state: stopped
thread: 
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./CPU/tb_get_ins.sv
./CPU/tb_get_ins.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run 50ns
50000 ps
ucli% ucliCore::getToolPID
8695
ucli% synEnv::isFinished
0
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 50,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./CPU/tb_get_ins.sv
activeFrame: 
activeLine: 3
activeScope: tb_get_ins
activeThread: 
endCol: 0
file: ./CPU/tb_get_ins.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: /home/milo/ICCodes/mcu51/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 8695
scope: tb_get_ins
startCol: 0
state: stopped
thread: 
time: 50000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./CPU/tb_get_ins.sv
./CPU/tb_get_ins.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run 50ns
100000 ps
ucli% ucliCore::getToolPID
8695
ucli% synEnv::isFinished
0
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 100,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./CPU/tb_get_ins.sv
activeFrame: 
activeLine: 3
activeScope: tb_get_ins
activeThread: 
endCol: 0
file: ./CPU/tb_get_ins.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: /home/milo/ICCodes/mcu51/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 8695
scope: tb_get_ins
startCol: 0
state: stopped
thread: 
time: 100000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./CPU/tb_get_ins.sv
./CPU/tb_get_ins.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpvars 1 {tb_get_ins.cpu.pro.alu.bit_en} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.bit_en).
*Verdi3* : Flush all FSDB Files at 100,000 ps.

ucli% fsdbDumpvars 1 {tb_get_ins.cpu.pro.alu.a_bit_location} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.a_bit_location).
*Verdi3* : Flush all FSDB Files at 100,000 ps.

ucli% fsdbDumpvars 1 {tb_get_ins.cpu.pro.alu.a_data} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.a_data).
*Verdi3* : Flush all FSDB Files at 100,000 ps.

ucli% fsdbDumpvars 1 {tb_get_ins.cpu.pro.alu.alu_op} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.alu_op).
*Verdi3* : Flush all FSDB Files at 100,000 ps.

ucli% fsdbDumpvars 1 {tb_get_ins.cpu.pro.alu.b_bit_location} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.b_bit_location).
*Verdi3* : Flush all FSDB Files at 100,000 ps.

ucli% fsdbDumpvars 1 {tb_get_ins.cpu.pro.alu.b_data} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.b_data).
*Verdi3* : Flush all FSDB Files at 100,000 ps.

ucli% fsdbDumpvars 1 {tb_get_ins.cpu.pro.alu.psw_in} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.psw_in).
*Verdi3* : Flush all FSDB Files at 100,000 ps.

ucli% fsdbDumpvars 1 {tb_get_ins.cpu.pro.alu.ans} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.ans).
*Verdi3* : Flush all FSDB Files at 100,000 ps.

ucli% fsdbDumpvars 1 {tb_get_ins.cpu.pro.alu.psw_out} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.psw_out).
*Verdi3* : Flush all FSDB Files at 100,000 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run 50ns
150000 ps
ucli% ucliCore::getToolPID
8695
ucli% synEnv::isFinished
0
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 150,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./CPU/tb_get_ins.sv
activeFrame: 
activeLine: 3
activeScope: tb_get_ins
activeThread: 
endCol: 0
file: ./CPU/tb_get_ins.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: /home/milo/ICCodes/mcu51/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 8695
scope: tb_get_ins
startCol: 0
state: stopped
thread: 
time: 150000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./CPU/tb_get_ins.sv
./CPU/tb_get_ins.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 150000 ps
CPU Time:      0.110 seconds;       Data structure size:   0.0Mb
Fri Oct 29 16:55:58 2021

VERDI_SIM_Terminated

Command: /home/milo/ICCodes/mcu51/simv -ucli -a sim.log +UVM_CONFIG_DB_TRACE +UVM_PHASE_TRACE +UVM_OBJECTION_TRACE +UVM_RESOURCE_DB_TRACE +UVM_LOG_RECORD +UVM_VERDI_TRACE=UVM_AWARE -ucli2Proc -lca
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Oct 29 16:56 2021

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /home/milo/Synopsys/verdi/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd

ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};catch {setUcliVerdiConnected};cbug::config pretty_print auto;fsdbDumpfile {/home/milo/ICCodes/mcu51/inter.fsdb}; fsdbDumpflush;
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file '/home/milo/ICCodes/mcu51/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% sps_interactive
*Verdi3* : Enable RPC Server(9411)

ucli% ucliCore::getToolPID
9411
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
9411
ucli% pid
9418
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.milo.9411 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpvars 0 {tb_get_ins.cpu.status} ;fsdbDumpvars 0 {tb_get_ins.cpu.psw} ;fsdbDumpvars 0 {tb_get_ins.instruction} ;fsdbDumpvars 0 {tb_get_ins.cpu.b_nxt} ;fsdbDumpvars 0 {tb_get_ins.cpu.b} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.ans} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.pro_ans} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu_ans} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro_ans} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.bit_en} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.a_bit_location} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.a_data} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.alu_op} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.b_bit_location} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.b_data} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.psw_in} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.ans} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.psw_out} 
*Verdi3* : Dumping the signal (tb_get_ins.cpu.status).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.psw).
*Verdi3* : Dumping the signal (tb_get_ins.instruction).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.b_nxt).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.b).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.ans).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.pro_ans).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu_ans).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro_ans).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.bit_en).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.a_bit_location).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.a_data).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.alu_op).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.b_bit_location).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.b_data).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.psw_in).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.ans).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.psw_out).

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./CPU/tb_get_ins.sv
activeFrame: 
activeLine: 3
activeScope: tb_get_ins
activeThread: 
endCol: 0
file: ./CPU/tb_get_ins.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: sim.log
macroIndex: -1
macroOffset: -1
pid: 9411
scope: tb_get_ins
startCol: 0
state: stopped
thread: 
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./CPU/tb_get_ins.sv
./CPU/tb_get_ins.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run 50ns
50000 ps
ucli% ucliCore::getToolPID
9411
ucli% synEnv::isFinished
0
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 50,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./CPU/tb_get_ins.sv
activeFrame: 
activeLine: 3
activeScope: tb_get_ins
activeThread: 
endCol: 0
file: ./CPU/tb_get_ins.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: sim.log
macroIndex: -1
macroOffset: -1
pid: 9411
scope: tb_get_ins
startCol: 0
state: stopped
thread: 
time: 50000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./CPU/tb_get_ins.sv
./CPU/tb_get_ins.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run 50ns
100000 ps
ucli% ucliCore::getToolPID
9411
ucli% synEnv::isFinished
0
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 100,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./CPU/tb_get_ins.sv
activeFrame: 
activeLine: 3
activeScope: tb_get_ins
activeThread: 
endCol: 0
file: ./CPU/tb_get_ins.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: sim.log
macroIndex: -1
macroOffset: -1
pid: 9411
scope: tb_get_ins
startCol: 0
state: stopped
thread: 
time: 100000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./CPU/tb_get_ins.sv
./CPU/tb_get_ins.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 100000 ps
CPU Time:      0.080 seconds;       Data structure size:   0.0Mb
Fri Oct 29 16:56:50 2021

VERDI_SIM_Terminated

Command: /home/milo/ICCodes/mcu51/simv -ucli -a sim.log +UVM_CONFIG_DB_TRACE +UVM_PHASE_TRACE +UVM_OBJECTION_TRACE +UVM_RESOURCE_DB_TRACE +UVM_LOG_RECORD +UVM_VERDI_TRACE=UVM_AWARE -ucli2Proc -lca
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Oct 29 16:56 2021

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /home/milo/Synopsys/verdi/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd

ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};catch {setUcliVerdiConnected};cbug::config pretty_print auto;fsdbDumpfile {/home/milo/ICCodes/mcu51/inter.fsdb}; fsdbDumpflush;
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file '/home/milo/ICCodes/mcu51/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% sps_interactive
*Verdi3* : Enable RPC Server(10067)

ucli% ucliCore::getToolPID
10067
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
10067
ucli% pid
10074
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.milo.10067 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpvars 0 {tb_get_ins.cpu.status} ;fsdbDumpvars 0 {tb_get_ins.cpu.psw} ;fsdbDumpvars 0 {tb_get_ins.instruction} ;fsdbDumpvars 0 {tb_get_ins.cpu.b_nxt} ;fsdbDumpvars 0 {tb_get_ins.cpu.b} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.ans} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.pro_ans} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu_ans} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro_ans} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.bit_en} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.a_bit_location} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.a_data} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.alu_op} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.b_bit_location} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.b_data} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.psw_in} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.ans} ;fsdbDumpvars 0 {tb_get_ins.cpu.pro.alu.psw_out} 
*Verdi3* : Dumping the signal (tb_get_ins.cpu.status).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.psw).
*Verdi3* : Dumping the signal (tb_get_ins.instruction).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.b_nxt).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.b).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.ans).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.pro_ans).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu_ans).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro_ans).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.bit_en).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.a_bit_location).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.a_data).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.alu_op).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.b_bit_location).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.b_data).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.psw_in).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.ans).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.pro.alu.psw_out).

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./CPU/tb_get_ins.sv
activeFrame: 
activeLine: 3
activeScope: tb_get_ins
activeThread: 
endCol: 0
file: ./CPU/tb_get_ins.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: sim.log
macroIndex: -1
macroOffset: -1
pid: 10067
scope: tb_get_ins
startCol: 0
state: stopped
thread: 
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./CPU/tb_get_ins.sv
./CPU/tb_get_ins.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run 50ns
50000 ps
ucli% ucliCore::getToolPID
10067
ucli% synEnv::isFinished
0
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 50,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./CPU/tb_get_ins.sv
activeFrame: 
activeLine: 3
activeScope: tb_get_ins
activeThread: 
endCol: 0
file: ./CPU/tb_get_ins.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: sim.log
macroIndex: -1
macroOffset: -1
pid: 10067
scope: tb_get_ins
startCol: 0
state: stopped
thread: 
time: 50000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./CPU/tb_get_ins.sv
./CPU/tb_get_ins.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run 50ns
100000 ps
ucli% ucliCore::getToolPID
10067
ucli% synEnv::isFinished
0
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 100,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./CPU/tb_get_ins.sv
activeFrame: 
activeLine: 3
activeScope: tb_get_ins
activeThread: 
endCol: 0
file: ./CPU/tb_get_ins.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: sim.log
macroIndex: -1
macroOffset: -1
pid: 10067
scope: tb_get_ins
startCol: 0
state: stopped
thread: 
time: 100000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./CPU/tb_get_ins.sv
./CPU/tb_get_ins.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 100000 ps
CPU Time:      0.090 seconds;       Data structure size:   0.0Mb
Fri Oct 29 16:57:35 2021

VERDI_SIM_Terminated

