# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../progetto_reti.srcs/sources_1/new/main.vhd" \
"../../../../progetto_reti.srcs/sim_4/imports/Auto_300k/testbench.vhd" \

# Do not sort compile order
nosort
