-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                cm2715@EEWS104A-004                                 
-- Generated date:              Thu May 05 15:22:37 +0100 2016                      

Solution Settings: Counter.v3
  Current state: schedule
  Project: MemoryAccessCounter
  
  Design Input Files Specified
    $PROJECT_HOME/../../src/AccessCount.cpp
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../../src/includes/definitions.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Counter/core                       4    4097       4161            0  0          
    Design Total:                       4    4097       4161            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /Counter/core            
    
  I/O Data Ranges
    Port            Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------- ---- -------- --------- --------- ------- -------- --------
    clk             IN   Unsigned         1                                     
    en              IN   Unsigned         1                                     
    asyn_rst        IN   Unsigned         1                                     
    row_count:rsc.z OUT  Unsigned         5                                     
    col_count:rsc.z OUT  Unsigned         5                                     
    
  Memory Resources
    Resource Name: /Counter/row_count:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 5
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /Counter/row_count     0:4 00000000-00000000 (0-0) 
      
    Resource Name: /Counter/col_count:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 5
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /Counter/col_count     0:4 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process       Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /Counter/core main               Infinite       1         4161  83.22 us                       
    /Counter/core   for                    64       1         4160  83.20 us                       
    /Counter/core    for:for               64       1           64   1.28 us                       
    
  Loop Execution Profile
    Process       Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------- ---------------- ------------ -------------------------- ----------------- --------
    /Counter/core main                       1                        0.02             4161           
    /Counter/core   for                     64                        1.54             4160           
    /Counter/core    for:for              4096                       98.44             4096           
    
  End of Report
