Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 37b10079850e4670b1d1e74a0b8c9f8b --incr --debug typical --relax --mt 2 -L work -L secureip --snapshot rc5_enc_tb_behav work.rc5_enc_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity work.left_rotate [left_rotate_default]
Compiling architecture rtl of entity work.rc5_enc [rc5_enc_default]
Compiling architecture behavior of entity work.rc5_enc_tb
Built simulation snapshot rc5_enc_tb_behav
