# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../user/src/memory/FIFO/DPRAM.v" \
"../../../../../../user/src/memory/FIFO/async_fifo.v" \
"../../../../../../user/sim/tb_async_fifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
