# 
# Questa Static Verification System
# Version 10.7b linux_x86_64 12 Jun 2018

log created Sun Dec  5 08:29:52 2021 by pratik2 on mo.ece.pdx.edu


Command: netlist elaborate
Command arguments:
    -zdb
      /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/Output_Results/qcache/DB/zdb_0
    -tool propcheck
    -d dma
    -cuname my_bind_sva


## Elaborating Design...
Reading MTI mapping for library mapping
Writing all MTI mappings to vmap output ...

Top level modules:
	dma
	my_bind_sva

Analyzing design...
-- Loading module z0in_work.dma
-- Importing package z0in_work.dmaRegConfigPkg
-- Loading package z0in_work.my_bind_sva
-- Loading interface z0in_work.dmaInternalRegistersIf
-- Loading interface z0in_work.dmaInternalSignalsIf
-- Loading module z0in_work.priorityLogic
-- Loading module z0in_work.timingAndControl
-- Loading module z0in_work.datapath
-- Loading module z0in_work.dma_checker_sva
-- Loading module z0in_work.referenceModel
-- Loading interface z0in_work.busInterface
Optimizing 11 design-units (inlining 0/9 module instances):
-- Optimizing package z0in_work.my_bind_sva(fast)
-- Optimizing package z0in_work.dmaRegConfigPkg(fast)
-- Optimizing interface z0in_work.busInterface(fast)
-- Optimizing interface z0in_work.dmaInternalRegistersIf(fast)
-- Optimizing interface z0in_work.dmaInternalSignalsIf(fast)
-- Optimizing module z0in_work.priorityLogic(fast)
-- Optimizing module z0in_work.timingAndControl(fast)
-- Optimizing module z0in_work.datapath(fast)
-- Optimizing module z0in_work.referenceModel(fast)
-- Optimizing module z0in_work.dma_checker_sva(fast)
-- Optimizing module z0in_work.dma(fast)
Optimized design name is zi_opt_csl_1402776646_1
Identified prefix 'dma'.
End of log Sun Dec  5 08:29:53 2021


# 
# Questa Static Verification System
# Version 10.7b linux_x86_64 12 Jun 2018

log created Sun Dec  5 08:29:53 2021 by pratik2 on mo.ece.pdx.edu


Command: netlist create
Command arguments:
    -zdb
      /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/Output_Results/qcache/DB/zdb_0
    -tool propcheck
    -d dma
    -cuname my_bind_sva
    -tcs


## Synthesizing netlist...
Processing module 'dmaInternalRegistersIf'
Elaborating module 'dmaInternalRegistersIf'.
Processing module 'dmaInternalSignalsIf'
Elaborating module 'dmaInternalSignalsIf'.
Processing module 'priorityLogic'
Elaborating module 'priorityLogic'.
Processing module 'timingAndControl'
Elaborating module 'timingAndControl'.
Processing module 'datapath'
Elaborating module 'datapath'.
Processing module 'referenceModel'
Elaborating module 'referenceModel'.
Processing module 'dma_checker_sva'
Elaborating module 'dma_checker_sva'.
Processing module 'dma'
Elaborating module 'dma'.

##Time Taken (Synthesis) = 231.000000 ticks = 2.310000 secs

End of log Sun Dec  5 08:29:56 2021


# 
# Questa Static Verification System
# Version 10.7b linux_x86_64 12 Jun 2018

log created Sun Dec  5 08:29:57 2021 by pratik2 on mo.ece.pdx.edu


Command: formal compile
Command arguments:
    -zdb
      /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/Output_Results/qcache/DB/zdb_0
    -d dma
    -cuname my_bind_sva
    -tcs


## Processing Formal Logic...
Processing module 'dmaInternalRegistersIf'
Restoring module 'dmaInternalRegistersIf'.
Processing module 'dmaInternalSignalsIf'
Restoring module 'dmaInternalSignalsIf'.
Processing module 'priorityLogic'
Restoring module 'priorityLogic'.
Processing module 'timingAndControl'
Restoring module 'timingAndControl'.
Processing module 'datapath'
Restoring module 'datapath'.
Processing module 'referenceModel'
Restoring module 'referenceModel'.
Processing module 'dma_checker_sva'
Restoring module 'dma_checker_sva'.
Processing module 'dma'
Restoring module 'dma'.
Flattening design 'dmaInternalRegistersIf'.
Flattening design 'dmaInternalSignalsIf'.
Flattening design 'priorityLogic'.
Flattening design 'timingAndControl'.
Flattening design 'datapath'.
Flattening design 'referenceModel'.
Flattening design 'dma_checker_sva'.
Flattening design 'dma'.
Flattening design 'dma'.
Info    : Detected reset.  Reset: busIf.RESET, polarity: synchronous, active: high.  [netlist-12]
Info    : Detected clock.  Clock: busIf.CLK, polarity: posedge.  [netlist-11]
Design is processed for formal verification.  Design 'dma'.

Clocks
------------------------------------------------------------------------------
Port                                   Period         Waveform    Edges
------------------------------------------------------------------------------
busIf.CLK                                  10              0 5    PE   
------------------------------------------------------------------------------

Blackboxes
------------------------------------------------------------------------------
Module name                                                Reason
------------------------------------------------------------------------------
<no blackboxed modules>
------------------------------------------------------------------------------

Inferred directives
------------------------------------------------------------------------------
<no inferred directives>
------------------------------------------------------------------------------

Design is linked for formal analysis.  Design 'dma'.
Info    : Multiply-driven register/latch found.  Register: 'd.ioAddressBuffer'.  [formal-280]
Info    : Multiply-driven register/latch found.  Register: 'd.intRegIf.temporaryAddressReg'.  [formal-280]
Info    : Multiply-driven register/latch found.  Register: 'd.outputAddressBuffer'.  [formal-280]
Info    : Multiply-driven register/latch found.  Register: 'd.enUpperAddress'.  [formal-280]
Info    : Multiply-driven register/latch found.  Register: 'd.readBuffer'.  [formal-280]
Formal model has been created.

Property Summary
-------------------------------------------------------------------------------
Total  Directives :42
Assert Directives :23
Assume Directives :2
Cover  Directives :17

SVA Summary
-------------------------------------------------------------------------------
SVA Directive Type        Directives           Checkers
-------------------------------------------------------------------------------
Assert                        23                  23
Assume                         2                   2
Cover                         17                  17
-------------------------------------------------------------------------------

Design Checks Summary
-------------------------------------------------------------------------------
Check                              Found
-------------------------------------------------------------------------------
REG_MULTIPLY_DRIVEN                    5
-------------------------------------------------------------------------------
Total                                  5
-------------------------------------------------------------------------------


To see results in the GUI run:
qverify /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/Output_Results/formal_compile.db


Message Summary
---------------------------------------------------------------------------
Count  Type     Message ID         Summary
---------------------------------------------------------------------------
    5  Info     formal-280         Multiply-driven register/latch found.
    1  Info     netlist-11         Detected clock.
    1  Info     netlist-12         Detected reset.

Final Process Statistics: Max memory 610MB, CPU time 5s, Total time 6s
End of log Sun Dec  5 08:29:59 2021


