{"Source Block": ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga_core.v@354:364@HdlStmAssign", "\nassign user_led_g = ~led_reg[1:0];\nassign user_led_r = 1'b1;\nassign front_led = 2'b00;\n\nassign phy_reset_n = !rst;\n\nassign qsfp_0_txd_1 = 64'h0707070707070707;\nassign qsfp_0_txc_1 = 8'hff;\nassign qsfp_0_txd_2 = 64'h0707070707070707;\nassign qsfp_0_txc_2 = 8'hff;\n"], "Clone Blocks": [["verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga_core.v@352:362", "    end\nend\n\nassign user_led_g = ~led_reg[1:0];\nassign user_led_r = 1'b1;\nassign front_led = 2'b00;\n\nassign phy_reset_n = !rst;\n\nassign qsfp_0_txd_1 = 64'h0707070707070707;\nassign qsfp_0_txc_1 = 8'hff;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga_core.v@357:367", "assign front_led = 2'b00;\n\nassign phy_reset_n = !rst;\n\nassign qsfp_0_txd_1 = 64'h0707070707070707;\nassign qsfp_0_txc_1 = 8'hff;\nassign qsfp_0_txd_2 = 64'h0707070707070707;\nassign qsfp_0_txc_2 = 8'hff;\nassign qsfp_0_txd_3 = 64'h0707070707070707;\nassign qsfp_0_txc_3 = 8'hff;\n\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga_core.v@357:367", "assign front_led = 2'b00;\n\nassign phy_reset_n = !rst;\n\nassign qsfp_0_txd_1 = 64'h0707070707070707;\nassign qsfp_0_txc_1 = 8'hff;\nassign qsfp_0_txd_2 = 64'h0707070707070707;\nassign qsfp_0_txc_2 = 8'hff;\nassign qsfp_0_txd_3 = 64'h0707070707070707;\nassign qsfp_0_txc_3 = 8'hff;\n\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga_core.v@352:362", "    end\nend\n\nassign user_led_g = ~led_reg[1:0];\nassign user_led_r = 1'b1;\nassign front_led = 2'b00;\n\nassign phy_reset_n = !rst;\n\nassign qsfp_0_txd_1 = 64'h0707070707070707;\nassign qsfp_0_txc_1 = 8'hff;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga_core.v@356:366", "assign user_led_r = 1'b1;\nassign front_led = 2'b00;\n\nassign phy_reset_n = !rst;\n\nassign qsfp_0_txd_1 = 64'h0707070707070707;\nassign qsfp_0_txc_1 = 8'hff;\nassign qsfp_0_txd_2 = 64'h0707070707070707;\nassign qsfp_0_txc_2 = 8'hff;\nassign qsfp_0_txd_3 = 64'h0707070707070707;\nassign qsfp_0_txc_3 = 8'hff;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga_core.v@356:366", "assign user_led_r = 1'b1;\nassign front_led = 2'b00;\n\nassign phy_reset_n = !rst;\n\nassign qsfp_0_txd_1 = 64'h0707070707070707;\nassign qsfp_0_txc_1 = 8'hff;\nassign qsfp_0_txd_2 = 64'h0707070707070707;\nassign qsfp_0_txc_2 = 8'hff;\nassign qsfp_0_txd_3 = 64'h0707070707070707;\nassign qsfp_0_txc_3 = 8'hff;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga_core.v@354:364", "\nassign user_led_g = ~led_reg[1:0];\nassign user_led_r = 1'b1;\nassign front_led = 2'b00;\n\nassign phy_reset_n = !rst;\n\nassign qsfp_0_txd_1 = 64'h0707070707070707;\nassign qsfp_0_txc_1 = 8'hff;\nassign qsfp_0_txd_2 = 64'h0707070707070707;\nassign qsfp_0_txc_2 = 8'hff;\n"]], "Diff Content": {"Delete": [[359, "assign phy_reset_n = !rst;\n"]], "Add": []}}