Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,180,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,509,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,64,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5780.34682080925,catapult,CLB,35,catapult_fpga_latency
Throughput,5780.34682080925,catapult,LUT,150,catapult_fpga_latency
Throughput,5780.34682080925,catapult,FF,30,catapult_fpga_latency
Throughput,5780.34682080925,catapult,DSP,1,catapult_fpga_latency
Throughput,5780.34682080925,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,4237.28813559322,catapult,CLB,29,catapult_fpga_latency
Throughput,4237.28813559322,catapult,LUT,138,catapult_fpga_latency
Throughput,4237.28813559322,catapult,FF,49,catapult_fpga_latency
Throughput,4237.28813559322,catapult,DSP,1,catapult_fpga_latency
Throughput,4237.28813559322,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8403.36134453781,catapult,CLB,141,catapult_fpga_latency
Throughput,8403.36134453781,catapult,LUT,507,catapult_fpga_latency
Throughput,8403.36134453781,catapult,FF,86,catapult_fpga_latency
Throughput,8403.36134453781,catapult,DSP,1,catapult_fpga_latency
Throughput,8403.36134453781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,3086.41975308642,catapult,CLB,164,catapult_fpga_latency
Throughput,3086.41975308642,catapult,LUT,464,catapult_fpga_latency
Throughput,3086.41975308642,catapult,FF,77,catapult_fpga_latency
Throughput,3086.41975308642,catapult,DSP,1,catapult_fpga_latency
Throughput,3086.41975308642,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2277.90432801822,catapult,CLB,149,catapult_fpga_latency
Throughput,2277.90432801822,catapult,LUT,562,catapult_fpga_latency
Throughput,2277.90432801822,catapult,FF,170,catapult_fpga_latency
Throughput,2277.90432801822,catapult,DSP,1,catapult_fpga_latency
Throughput,2277.90432801822,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,60,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,314,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,33,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4694.83568075117,catapult,CLB,84,catapult_fpga_latency
Throughput,4694.83568075117,catapult,LUT,414,catapult_fpga_latency
Throughput,4694.83568075117,catapult,FF,33,catapult_fpga_latency
Throughput,4694.83568075117,catapult,DSP,1,catapult_fpga_latency
Throughput,4694.83568075117,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6134.96932515337,catapult,CLB,201,catapult_fpga_latency
Throughput,6134.96932515337,catapult,LUT,769,catapult_fpga_latency
Throughput,6134.96932515337,catapult,FF,38,catapult_fpga_latency
Throughput,6134.96932515337,catapult,DSP,1,catapult_fpga_latency
Throughput,6134.96932515337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,207,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,660,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,153,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4219.40928270042,catapult,CLB,110,catapult_fpga_latency
Throughput,4219.40928270042,catapult,LUT,460,catapult_fpga_latency
Throughput,4219.40928270042,catapult,FF,126,catapult_fpga_latency
Throughput,4219.40928270042,catapult,DSP,1,catapult_fpga_latency
Throughput,4219.40928270042,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,335,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,1443,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,363,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2808.98876404494,catapult,CLB,180,catapult_fpga_latency
Throughput,2808.98876404494,catapult,LUT,755,catapult_fpga_latency
Throughput,2808.98876404494,catapult,FF,350,catapult_fpga_latency
Throughput,2808.98876404494,catapult,DSP,1,catapult_fpga_latency
Throughput,2808.98876404494,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,382,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,1790,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,500,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,2,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,413,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,1919,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,541,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,845,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,4476,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,837,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,2,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,170,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,837,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,413,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,1919,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,541,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,845,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,4476,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,837,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,2,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,148,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,455,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,84,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,46,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,181,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,58,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,54,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,257,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,30,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,163,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,526,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,78,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,109,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,378,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,33,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,845,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,4476,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,837,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,2,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,170,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,837,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,413,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,1919,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,541,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,845,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,4476,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,837,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,2,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,170,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,837,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,845,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,4476,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,837,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,2,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,180,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,509,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,64,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,89,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,299,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,36,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,92,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,317,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,31,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5780.34682080925,catapult,CLB,35,catapult_fpga_latency
Throughput,5780.34682080925,catapult,LUT,150,catapult_fpga_latency
Throughput,5780.34682080925,catapult,FF,30,catapult_fpga_latency
Throughput,5780.34682080925,catapult,DSP,1,catapult_fpga_latency
Throughput,5780.34682080925,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5319.14893617021,catapult,CLB,151,catapult_fpga_latency
Throughput,5319.14893617021,catapult,LUT,467,catapult_fpga_latency
Throughput,5319.14893617021,catapult,FF,80,catapult_fpga_latency
Throughput,5319.14893617021,catapult,DSP,1,catapult_fpga_latency
Throughput,5319.14893617021,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,62,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,217,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,29,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,150,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,48,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,4237.28813559322,catapult,CLB,29,catapult_fpga_latency
Throughput,4237.28813559322,catapult,LUT,138,catapult_fpga_latency
Throughput,4237.28813559322,catapult,FF,49,catapult_fpga_latency
Throughput,4237.28813559322,catapult,DSP,1,catapult_fpga_latency
Throughput,4237.28813559322,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,48,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,214,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,76,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,87,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,297,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,41,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,163,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,526,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,78,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,83,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,303,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,79,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2336.44859813084,catapult,CLB,74,catapult_fpga_latency
Throughput,2336.44859813084,catapult,LUT,291,catapult_fpga_latency
Throughput,2336.44859813084,catapult,FF,111,catapult_fpga_latency
Throughput,2336.44859813084,catapult,DSP,1,catapult_fpga_latency
Throughput,2336.44859813084,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,64,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,280,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6134.96932515337,catapult,CLB,201,catapult_fpga_latency
Throughput,6134.96932515337,catapult,LUT,769,catapult_fpga_latency
Throughput,6134.96932515337,catapult,FF,38,catapult_fpga_latency
Throughput,6134.96932515337,catapult,DSP,1,catapult_fpga_latency
Throughput,6134.96932515337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6134.96932515337,catapult,CLB,201,catapult_fpga_latency
Throughput,6134.96932515337,catapult,LUT,769,catapult_fpga_latency
Throughput,6134.96932515337,catapult,FF,38,catapult_fpga_latency
Throughput,6134.96932515337,catapult,DSP,1,catapult_fpga_latency
Throughput,6134.96932515337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4672.89719626168,catapult,CLB,90,catapult_fpga_latency
Throughput,4672.89719626168,catapult,LUT,282,catapult_fpga_latency
Throughput,4672.89719626168,catapult,FF,80,catapult_fpga_latency
Throughput,4672.89719626168,catapult,DSP,1,catapult_fpga_latency
Throughput,4672.89719626168,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,207,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,660,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,153,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4219.40928270042,catapult,CLB,110,catapult_fpga_latency
Throughput,4219.40928270042,catapult,LUT,460,catapult_fpga_latency
Throughput,4219.40928270042,catapult,FF,126,catapult_fpga_latency
Throughput,4219.40928270042,catapult,DSP,1,catapult_fpga_latency
Throughput,4219.40928270042,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2865.32951289398,catapult,CLB,110,catapult_fpga_latency
Throughput,2865.32951289398,catapult,LUT,413,catapult_fpga_latency
Throughput,2865.32951289398,catapult,FF,120,catapult_fpga_latency
Throughput,2865.32951289398,catapult,DSP,1,catapult_fpga_latency
Throughput,2865.32951289398,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3278.68852459016,catapult,CLB,58,catapult_fpga_latency
Throughput,3278.68852459016,catapult,LUT,280,catapult_fpga_latency
Throughput,3278.68852459016,catapult,FF,127,catapult_fpga_latency
Throughput,3278.68852459016,catapult,DSP,1,catapult_fpga_latency
Throughput,3278.68852459016,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,62,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,289,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,35,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2666.66666666667,catapult,CLB,295,catapult_fpga_latency
Throughput,2666.66666666667,catapult,LUT,1187,catapult_fpga_latency
Throughput,2666.66666666667,catapult,FF,425,catapult_fpga_latency
Throughput,2666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,2666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3164.55696202532,catapult,CLB,389,catapult_fpga_latency
Throughput,3164.55696202532,catapult,LUT,1969,catapult_fpga_latency
Throughput,3164.55696202532,catapult,FF,434,catapult_fpga_latency
Throughput,3164.55696202532,catapult,DSP,1,catapult_fpga_latency
Throughput,3164.55696202532,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,601,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,2929,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,611,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,2,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,413,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,1919,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,541,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,845,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,4476,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,837,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,2,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,170,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,837,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,413,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,1919,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,541,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,845,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,4476,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,837,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,2,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,845,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,4476,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,837,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,2,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,170,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,837,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,413,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,1919,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,541,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,853,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,4476,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,837,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,2,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,24,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,112,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,35,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,51,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,152,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,37,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,84,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,224,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,41,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.10397553517,catapult,CLB,132,catapult_fpga_latency
Throughput,3058.10397553517,catapult,LUT,429,catapult_fpga_latency
Throughput,3058.10397553517,catapult,FF,65,catapult_fpga_latency
Throughput,3058.10397553517,catapult,DSP,1,catapult_fpga_latency
Throughput,3058.10397553517,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000,catapult,CLB,26,catapult_fpga_latency
Throughput,8000,catapult,LUT,121,catapult_fpga_latency
Throughput,8000,catapult,FF,34,catapult_fpga_latency
Throughput,8000,catapult,DSP,1,catapult_fpga_latency
Throughput,8000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,48,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,204,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,68,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,236,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,40,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,140,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,575,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,65,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,1,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,140,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,34,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,50,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,195,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,36,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.50793650794,catapult,CLB,101,catapult_fpga_latency
Throughput,7936.50793650794,catapult,LUT,280,catapult_fpga_latency
Throughput,7936.50793650794,catapult,FF,40,catapult_fpga_latency
Throughput,7936.50793650794,catapult,DSP,1,catapult_fpga_latency
Throughput,7936.50793650794,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,173,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,464,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,58,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,25,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,121,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,36,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,43,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,170,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,38,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989011,catapult,CLB,72,catapult_fpga_latency
Throughput,10989.010989011,catapult,LUT,266,catapult_fpga_latency
Throughput,10989.010989011,catapult,FF,42,catapult_fpga_latency
Throughput,10989.010989011,catapult,DSP,1,catapult_fpga_latency
Throughput,10989.010989011,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,167,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,498,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,60,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.66666666667,catapult,CLB,33,catapult_fpga_latency
Throughput,6666.66666666667,catapult,LUT,137,catapult_fpga_latency
Throughput,6666.66666666667,catapult,FF,22,catapult_fpga_latency
Throughput,6666.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,6666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.6301369863,catapult,CLB,54,catapult_fpga_latency
Throughput,13698.6301369863,catapult,LUT,219,catapult_fpga_latency
Throughput,13698.6301369863,catapult,FF,24,catapult_fpga_latency
Throughput,13698.6301369863,catapult,DSP,1,catapult_fpga_latency
Throughput,13698.6301369863,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,92,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,312,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,28,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,3597.12230215827,catapult,CLB,175,catapult_fpga_latency
Throughput,3597.12230215827,catapult,LUT,462,catapult_fpga_latency
Throughput,3597.12230215827,catapult,FF,46,catapult_fpga_latency
Throughput,3597.12230215827,catapult,DSP,1,catapult_fpga_latency
Throughput,3597.12230215827,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,26,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,123,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,40,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,40,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,154,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,42,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4484.30493273543,catapult,CLB,77,catapult_fpga_latency
Throughput,4484.30493273543,catapult,LUT,230,catapult_fpga_latency
Throughput,4484.30493273543,catapult,FF,46,catapult_fpga_latency
Throughput,4484.30493273543,catapult,DSP,1,catapult_fpga_latency
Throughput,4484.30493273543,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,154,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,584,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,70,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,84,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,270,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,46,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,29,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,140,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,40,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,47,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,201,catapult_fpga_latency
Throughput,7812.5,catapult,FF,42,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,84,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,270,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,46,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,182,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,509,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,64,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,30,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,118,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,27,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,41,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,172,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,29,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,89,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,36,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,161,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,519,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,63,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,29,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,127,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,25,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,56,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,256,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,27,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,91,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,317,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,31,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.08130081301,catapult,CLB,177,catapult_fpga_latency
Throughput,8130.08130081301,catapult,LUT,529,catapult_fpga_latency
Throughput,8130.08130081301,catapult,FF,52,catapult_fpga_latency
Throughput,8130.08130081301,catapult,DSP,1,catapult_fpga_latency
Throughput,8130.08130081301,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,11363.6363636364,catapult,CLB,60,catapult_fpga_latency
Throughput,11363.6363636364,catapult,LUT,251,catapult_fpga_latency
Throughput,11363.6363636364,catapult,FF,62,catapult_fpga_latency
Throughput,11363.6363636364,catapult,DSP,1,catapult_fpga_latency
Throughput,11363.6363636364,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,85,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,293,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,66,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,36,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,188,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,60,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.5652173913,catapult,CLB,60,catapult_fpga_latency
Throughput,10869.5652173913,catapult,LUT,251,catapult_fpga_latency
Throughput,10869.5652173913,catapult,FF,62,catapult_fpga_latency
Throughput,10869.5652173913,catapult,DSP,1,catapult_fpga_latency
Throughput,10869.5652173913,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,145,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,455,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,84,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,33,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,150,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,30,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,71,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,213,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,32,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,82,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,270,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,36,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,2325.58139534884,catapult,CLB,155,catapult_fpga_latency
Throughput,2325.58139534884,catapult,LUT,426,catapult_fpga_latency
Throughput,2325.58139534884,catapult,FF,56,catapult_fpga_latency
Throughput,2325.58139534884,catapult,DSP,1,catapult_fpga_latency
Throughput,2325.58139534884,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,31,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,28,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,59,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,242,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,30,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,81,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,321,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,158,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,471,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,46,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,181,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,58,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,32,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,145,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,56,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,46,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,181,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,58,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,113,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,250,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,62,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,148,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,467,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,80,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,47,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,222,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,72,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,39,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,184,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,70,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,47,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,222,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,72,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,92,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,280,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,76,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,135,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,457,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,100,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,37,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,181,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,22,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.8823529412,catapult,CLB,57,catapult_fpga_latency
Throughput,14705.8823529412,catapult,LUT,236,catapult_fpga_latency
Throughput,14705.8823529412,catapult,FF,24,catapult_fpga_latency
Throughput,14705.8823529412,catapult,DSP,1,catapult_fpga_latency
Throughput,14705.8823529412,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000,catapult,CLB,159,catapult_fpga_latency
Throughput,10000,catapult,LUT,531,catapult_fpga_latency
Throughput,10000,catapult,FF,30,catapult_fpga_latency
Throughput,10000,catapult,DSP,1,catapult_fpga_latency
Throughput,10000,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,154,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,557,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,46,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,33,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,157,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,67,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,61,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,185,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,69,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,3831.41762452107,catapult,CLB,85,catapult_fpga_latency
Throughput,3831.41762452107,catapult,LUT,274,catapult_fpga_latency
Throughput,3831.41762452107,catapult,FF,73,catapult_fpga_latency
Throughput,3831.41762452107,catapult,DSP,1,catapult_fpga_latency
Throughput,3831.41762452107,catapult,BRAM,0,catapult_fpga_latency
Throughput,3533.56890459364,catapult,CLB,148,catapult_fpga_latency
Throughput,3533.56890459364,catapult,LUT,485,catapult_fpga_latency
Throughput,3533.56890459364,catapult,FF,91,catapult_fpga_latency
Throughput,3533.56890459364,catapult,DSP,1,catapult_fpga_latency
Throughput,3533.56890459364,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,35,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,144,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,73,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,60,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,224,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,75,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,89,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,269,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,79,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,232,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,623,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,95,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,40,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,169,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,87,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,57,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,237,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,89,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,95,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,351,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,93,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.34408602151,catapult,CLB,145,catapult_fpga_latency
Throughput,5376.34408602151,catapult,LUT,570,catapult_fpga_latency
Throughput,5376.34408602151,catapult,FF,112,catapult_fpga_latency
Throughput,5376.34408602151,catapult,DSP,1,catapult_fpga_latency
Throughput,5376.34408602151,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.2978723404,catapult,CLB,32,catapult_fpga_latency
Throughput,10638.2978723404,catapult,LUT,155,catapult_fpga_latency
Throughput,10638.2978723404,catapult,FF,25,catapult_fpga_latency
Throughput,10638.2978723404,catapult,DSP,1,catapult_fpga_latency
Throughput,10638.2978723404,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,63,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,251,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,27,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,90,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,365,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,31,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480315,catapult,CLB,141,catapult_fpga_latency
Throughput,7874.0157480315,catapult,LUT,576,catapult_fpga_latency
Throughput,7874.0157480315,catapult,FF,44,catapult_fpga_latency
Throughput,7874.0157480315,catapult,DSP,1,catapult_fpga_latency
Throughput,7874.0157480315,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,40,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,181,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,30,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043,catapult,CLB,71,catapult_fpga_latency
Throughput,10752.688172043,catapult,LUT,275,catapult_fpga_latency
Throughput,10752.688172043,catapult,FF,32,catapult_fpga_latency
Throughput,10752.688172043,catapult,DSP,1,catapult_fpga_latency
Throughput,10752.688172043,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,146,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,515,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,36,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,183,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,781,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,49,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,28,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,121,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,40,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,39,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,158,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,42,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,76,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,248,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,46,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,2932.55131964809,catapult,CLB,234,catapult_fpga_latency
Throughput,2932.55131964809,catapult,LUT,588,catapult_fpga_latency
Throughput,2932.55131964809,catapult,FF,69,catapult_fpga_latency
Throughput,2932.55131964809,catapult,DSP,1,catapult_fpga_latency
Throughput,2932.55131964809,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,27,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,140,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,26,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,63,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,170,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.30769230769,catapult,CLB,95,catapult_fpga_latency
Throughput,7692.30769230769,catapult,LUT,270,catapult_fpga_latency
Throughput,7692.30769230769,catapult,FF,26,catapult_fpga_latency
Throughput,7692.30769230769,catapult,DSP,1,catapult_fpga_latency
Throughput,7692.30769230769,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,153,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,455,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,36,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.68656716418,catapult,CLB,103,catapult_fpga_latency
Throughput,7462.68656716418,catapult,LUT,287,catapult_fpga_latency
Throughput,7462.68656716418,catapult,FF,33,catapult_fpga_latency
Throughput,7462.68656716418,catapult,DSP,1,catapult_fpga_latency
Throughput,7462.68656716418,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,35,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,151,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,27,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,1,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.79439252336,catapult,CLB,61,catapult_fpga_latency
Throughput,9345.79439252336,catapult,LUT,217,catapult_fpga_latency
Throughput,9345.79439252336,catapult,FF,29,catapult_fpga_latency
Throughput,9345.79439252336,catapult,DSP,1,catapult_fpga_latency
Throughput,9345.79439252336,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,103,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,287,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,33,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.75675675676,catapult,CLB,182,catapult_fpga_latency
Throughput,6756.75675675676,catapult,LUT,440,catapult_fpga_latency
Throughput,6756.75675675676,catapult,FF,51,catapult_fpga_latency
Throughput,6756.75675675676,catapult,DSP,1,catapult_fpga_latency
Throughput,6756.75675675676,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,28,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,149,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,48,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,185,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,50,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,93,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,321,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,54,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,119,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,419,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,76,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,38,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,190,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,60,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,52,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,244,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,62,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,91,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,341,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,66,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.94117647059,catapult,CLB,152,catapult_fpga_latency
Throughput,7352.94117647059,catapult,LUT,618,catapult_fpga_latency
Throughput,7352.94117647059,catapult,FF,86,catapult_fpga_latency
Throughput,7352.94117647059,catapult,DSP,1,catapult_fpga_latency
Throughput,7352.94117647059,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,28,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,138,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,49,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3300.3300330033,catapult,CLB,50,catapult_fpga_latency
Throughput,3300.3300330033,catapult,LUT,204,catapult_fpga_latency
Throughput,3300.3300330033,catapult,FF,51,catapult_fpga_latency
Throughput,3300.3300330033,catapult,DSP,1,catapult_fpga_latency
Throughput,3300.3300330033,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,81,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,284,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,55,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3521.12676056338,catapult,CLB,147,catapult_fpga_latency
Throughput,3521.12676056338,catapult,LUT,492,catapult_fpga_latency
Throughput,3521.12676056338,catapult,FF,76,catapult_fpga_latency
Throughput,3521.12676056338,catapult,DSP,1,catapult_fpga_latency
Throughput,3521.12676056338,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5882.35294117647,catapult,CLB,26,catapult_fpga_latency
Throughput,5882.35294117647,catapult,LUT,125,catapult_fpga_latency
Throughput,5882.35294117647,catapult,FF,51,catapult_fpga_latency
Throughput,5882.35294117647,catapult,DSP,1,catapult_fpga_latency
Throughput,5882.35294117647,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,62,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,180,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,53,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,79,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,263,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,57,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.34715025907,catapult,CLB,166,catapult_fpga_latency
Throughput,5181.34715025907,catapult,LUT,429,catapult_fpga_latency
Throughput,5181.34715025907,catapult,FF,75,catapult_fpga_latency
Throughput,5181.34715025907,catapult,DSP,1,catapult_fpga_latency
Throughput,5181.34715025907,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,30,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,143,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,57,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,43,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,179,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,59,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,97,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,272,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,63,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,150,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,510,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,86,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,38,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,184,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,71,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,49,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,213,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,73,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,100,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,364,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,77,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,132,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,454,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,98,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,1,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.24460431655,catapult,CLB,44,catapult_fpga_latency
Throughput,7194.24460431655,catapult,LUT,228,catapult_fpga_latency
Throughput,7194.24460431655,catapult,FF,99,catapult_fpga_latency
Throughput,7194.24460431655,catapult,DSP,1,catapult_fpga_latency
Throughput,7194.24460431655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.50450450451,catapult,CLB,83,catapult_fpga_latency
Throughput,4504.50450450451,catapult,LUT,353,catapult_fpga_latency
Throughput,4504.50450450451,catapult,FF,101,catapult_fpga_latency
Throughput,4504.50450450451,catapult,DSP,1,catapult_fpga_latency
Throughput,4504.50450450451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,108,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,485,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,105,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,165,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,783,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,123,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,1,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,107,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,278,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,74,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,2898.55072463768,catapult,CLB,34,catapult_fpga_latency
Throughput,2898.55072463768,catapult,LUT,135,catapult_fpga_latency
Throughput,2898.55072463768,catapult,FF,68,catapult_fpga_latency
Throughput,2898.55072463768,catapult,DSP,1,catapult_fpga_latency
Throughput,2898.55072463768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,50,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,181,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,70,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,107,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,278,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,74,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2923.97660818713,catapult,CLB,144,catapult_fpga_latency
Throughput,2923.97660818713,catapult,LUT,463,catapult_fpga_latency
Throughput,2923.97660818713,catapult,FF,92,catapult_fpga_latency
Throughput,2923.97660818713,catapult,DSP,1,catapult_fpga_latency
Throughput,2923.97660818713,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.84549356223,catapult,CLB,32,catapult_fpga_latency
Throughput,4291.84549356223,catapult,LUT,145,catapult_fpga_latency
Throughput,4291.84549356223,catapult,FF,74,catapult_fpga_latency
Throughput,4291.84549356223,catapult,DSP,1,catapult_fpga_latency
Throughput,4291.84549356223,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.34482758621,catapult,CLB,49,catapult_fpga_latency
Throughput,4310.34482758621,catapult,LUT,214,catapult_fpga_latency
Throughput,4310.34482758621,catapult,FF,76,catapult_fpga_latency
Throughput,4310.34482758621,catapult,DSP,1,catapult_fpga_latency
Throughput,4310.34482758621,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.40740740741,catapult,CLB,91,catapult_fpga_latency
Throughput,7407.40740740741,catapult,LUT,284,catapult_fpga_latency
Throughput,7407.40740740741,catapult,FF,80,catapult_fpga_latency
Throughput,7407.40740740741,catapult,DSP,1,catapult_fpga_latency
Throughput,7407.40740740741,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,155,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,621,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,98,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,38,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,160,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,27,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.92156862745,catapult,CLB,55,catapult_fpga_latency
Throughput,9803.92156862745,catapult,LUT,249,catapult_fpga_latency
Throughput,9803.92156862745,catapult,FF,29,catapult_fpga_latency
Throughput,9803.92156862745,catapult,DSP,1,catapult_fpga_latency
Throughput,9803.92156862745,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.65217391305,catapult,CLB,124,catapult_fpga_latency
Throughput,8695.65217391305,catapult,LUT,406,catapult_fpga_latency
Throughput,8695.65217391305,catapult,FF,33,catapult_fpga_latency
Throughput,8695.65217391305,catapult,DSP,1,catapult_fpga_latency
Throughput,8695.65217391305,catapult,BRAM,0,catapult_fpga_latency
Throughput,5747.12643678161,catapult,CLB,122,catapult_fpga_latency
Throughput,5747.12643678161,catapult,LUT,463,catapult_fpga_latency
Throughput,5747.12643678161,catapult,FF,58,catapult_fpga_latency
Throughput,5747.12643678161,catapult,DSP,1,catapult_fpga_latency
Throughput,5747.12643678161,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.00900900901,catapult,CLB,42,catapult_fpga_latency
Throughput,9009.00900900901,catapult,LUT,188,catapult_fpga_latency
Throughput,9009.00900900901,catapult,FF,25,catapult_fpga_latency
Throughput,9009.00900900901,catapult,DSP,1,catapult_fpga_latency
Throughput,9009.00900900901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.3157894737,catapult,CLB,76,catapult_fpga_latency
Throughput,10526.3157894737,catapult,LUT,304,catapult_fpga_latency
Throughput,10526.3157894737,catapult,FF,27,catapult_fpga_latency
Throughput,10526.3157894737,catapult,DSP,1,catapult_fpga_latency
Throughput,10526.3157894737,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.00854700855,catapult,CLB,156,catapult_fpga_latency
Throughput,8547.00854700855,catapult,LUT,548,catapult_fpga_latency
Throughput,8547.00854700855,catapult,FF,34,catapult_fpga_latency
Throughput,8547.00854700855,catapult,DSP,1,catapult_fpga_latency
Throughput,8547.00854700855,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,157,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,708,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,49,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,66,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,293,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,32,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,1,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,127,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,458,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,36,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,53,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,296,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,30,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,71,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,292,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,32,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.02395209581,catapult,CLB,239,catapult_fpga_latency
Throughput,5988.02395209581,catapult,LUT,1107,catapult_fpga_latency
Throughput,5988.02395209581,catapult,FF,54,catapult_fpga_latency
Throughput,5988.02395209581,catapult,DSP,1,catapult_fpga_latency
Throughput,5988.02395209581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3048.78048780488,catapult,CLB,54,catapult_fpga_latency
Throughput,3048.78048780488,catapult,LUT,257,catapult_fpga_latency
Throughput,3048.78048780488,catapult,FF,30,catapult_fpga_latency
Throughput,3048.78048780488,catapult,DSP,1,catapult_fpga_latency
Throughput,3048.78048780488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2890.17341040462,catapult,CLB,65,catapult_fpga_latency
Throughput,2890.17341040462,catapult,LUT,264,catapult_fpga_latency
Throughput,2890.17341040462,catapult,FF,32,catapult_fpga_latency
Throughput,2890.17341040462,catapult,DSP,1,catapult_fpga_latency
Throughput,2890.17341040462,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.28136882129,catapult,CLB,119,catapult_fpga_latency
Throughput,3802.28136882129,catapult,LUT,403,catapult_fpga_latency
Throughput,3802.28136882129,catapult,FF,36,catapult_fpga_latency
Throughput,3802.28136882129,catapult,DSP,1,catapult_fpga_latency
Throughput,3802.28136882129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,171,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,540,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,53,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.71751412429,catapult,CLB,44,catapult_fpga_latency
Throughput,5649.71751412429,catapult,LUT,230,catapult_fpga_latency
Throughput,5649.71751412429,catapult,FF,28,catapult_fpga_latency
Throughput,5649.71751412429,catapult,DSP,1,catapult_fpga_latency
Throughput,5649.71751412429,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,62,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,283,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593361,catapult,CLB,111,catapult_fpga_latency
Throughput,4149.377593361,catapult,LUT,372,catapult_fpga_latency
Throughput,4149.377593361,catapult,FF,34,catapult_fpga_latency
Throughput,4149.377593361,catapult,DSP,1,catapult_fpga_latency
Throughput,4149.377593361,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,176,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,595,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,51,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,42,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,192,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,35,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.85714285714,catapult,CLB,46,catapult_fpga_latency
Throughput,7142.85714285714,catapult,LUT,213,catapult_fpga_latency
Throughput,7142.85714285714,catapult,FF,37,catapult_fpga_latency
Throughput,7142.85714285714,catapult,DSP,1,catapult_fpga_latency
Throughput,7142.85714285714,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,85,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,297,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,41,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.66666666667,catapult,CLB,156,catapult_fpga_latency
Throughput,4166.66666666667,catapult,LUT,520,catapult_fpga_latency
Throughput,4166.66666666667,catapult,FF,57,catapult_fpga_latency
Throughput,4166.66666666667,catapult,DSP,1,catapult_fpga_latency
Throughput,4166.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.40939597315,catapult,CLB,47,catapult_fpga_latency
Throughput,6711.40939597315,catapult,LUT,231,catapult_fpga_latency
Throughput,6711.40939597315,catapult,FF,33,catapult_fpga_latency
Throughput,6711.40939597315,catapult,DSP,1,catapult_fpga_latency
Throughput,6711.40939597315,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319797,catapult,CLB,99,catapult_fpga_latency
Throughput,5076.1421319797,catapult,LUT,402,catapult_fpga_latency
Throughput,5076.1421319797,catapult,FF,35,catapult_fpga_latency
Throughput,5076.1421319797,catapult,DSP,1,catapult_fpga_latency
Throughput,5076.1421319797,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,110,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,464,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,39,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,1,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.94736842105,catapult,CLB,164,catapult_fpga_latency
Throughput,6578.94736842105,catapult,LUT,805,catapult_fpga_latency
Throughput,6578.94736842105,catapult,FF,52,catapult_fpga_latency
Throughput,6578.94736842105,catapult,DSP,1,catapult_fpga_latency
Throughput,6578.94736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.58778625954,catapult,CLB,75,catapult_fpga_latency
Throughput,7633.58778625954,catapult,LUT,381,catapult_fpga_latency
Throughput,7633.58778625954,catapult,FF,31,catapult_fpga_latency
Throughput,7633.58778625954,catapult,DSP,1,catapult_fpga_latency
Throughput,7633.58778625954,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.68965517241,catapult,CLB,76,catapult_fpga_latency
Throughput,8620.68965517241,catapult,LUT,367,catapult_fpga_latency
Throughput,8620.68965517241,catapult,FF,33,catapult_fpga_latency
Throughput,8620.68965517241,catapult,DSP,1,catapult_fpga_latency
Throughput,8620.68965517241,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,183,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,631,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,37,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,307,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,1382,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,53,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,91,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,304,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,57,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,4115.22633744856,catapult,CLB,30,catapult_fpga_latency
Throughput,4115.22633744856,catapult,LUT,149,catapult_fpga_latency
Throughput,4115.22633744856,catapult,FF,51,catapult_fpga_latency
Throughput,4115.22633744856,catapult,DSP,1,catapult_fpga_latency
Throughput,4115.22633744856,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,51,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,215,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,53,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,91,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,304,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,57,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,158,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,525,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,78,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,30,catapult_fpga_latency
Throughput,6250,catapult,LUT,145,catapult_fpga_latency
Throughput,6250,catapult,FF,53,catapult_fpga_latency
Throughput,6250,catapult,DSP,1,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.11392405063,catapult,CLB,47,catapult_fpga_latency
Throughput,6329.11392405063,catapult,LUT,174,catapult_fpga_latency
Throughput,6329.11392405063,catapult,FF,55,catapult_fpga_latency
Throughput,6329.11392405063,catapult,DSP,1,catapult_fpga_latency
Throughput,6329.11392405063,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,93,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,277,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,59,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,1,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2985.07462686567,catapult,CLB,164,catapult_fpga_latency
Throughput,2985.07462686567,catapult,LUT,464,catapult_fpga_latency
Throughput,2985.07462686567,catapult,FF,77,catapult_fpga_latency
Throughput,2985.07462686567,catapult,DSP,1,catapult_fpga_latency
Throughput,2985.07462686567,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.2700729927,catapult,CLB,30,catapult_fpga_latency
Throughput,7299.2700729927,catapult,LUT,145,catapult_fpga_latency
Throughput,7299.2700729927,catapult,FF,59,catapult_fpga_latency
Throughput,7299.2700729927,catapult,DSP,1,catapult_fpga_latency
Throughput,7299.2700729927,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.3119266055,catapult,CLB,58,catapult_fpga_latency
Throughput,9174.3119266055,catapult,LUT,196,catapult_fpga_latency
Throughput,9174.3119266055,catapult,FF,61,catapult_fpga_latency
Throughput,9174.3119266055,catapult,DSP,1,catapult_fpga_latency
Throughput,9174.3119266055,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,89,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,279,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,65,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,146,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,428,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,91,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,142,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,474,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,100,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,34,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,188,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,73,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,53,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,203,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,75,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,1,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.96226415094,catapult,CLB,85,catapult_fpga_latency
Throughput,9433.96226415094,catapult,LUT,303,catapult_fpga_latency
Throughput,9433.96226415094,catapult,FF,79,catapult_fpga_latency
Throughput,9433.96226415094,catapult,DSP,1,catapult_fpga_latency
Throughput,9433.96226415094,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,143,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,474,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,100,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,1,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.25352112676,catapult,CLB,44,catapult_fpga_latency
Throughput,7042.25352112676,catapult,LUT,226,catapult_fpga_latency
Throughput,7042.25352112676,catapult,FF,22,catapult_fpga_latency
Throughput,7042.25352112676,catapult,DSP,1,catapult_fpga_latency
Throughput,7042.25352112676,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.8947368421,catapult,CLB,77,catapult_fpga_latency
Throughput,13157.8947368421,catapult,LUT,341,catapult_fpga_latency
Throughput,13157.8947368421,catapult,FF,24,catapult_fpga_latency
Throughput,13157.8947368421,catapult,DSP,1,catapult_fpga_latency
Throughput,13157.8947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,146,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,553,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,30,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,1,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,183,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,912,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,46,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3144.65408805031,catapult,CLB,33,catapult_fpga_latency
Throughput,3144.65408805031,catapult,LUT,136,catapult_fpga_latency
Throughput,3144.65408805031,catapult,FF,70,catapult_fpga_latency
Throughput,3144.65408805031,catapult,DSP,1,catapult_fpga_latency
Throughput,3144.65408805031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,50,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,190,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,72,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,85,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,283,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,76,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2531.64556962025,catapult,CLB,147,catapult_fpga_latency
Throughput,2531.64556962025,catapult,LUT,562,catapult_fpga_latency
Throughput,2531.64556962025,catapult,FF,170,catapult_fpga_latency
Throughput,2531.64556962025,catapult,DSP,1,catapult_fpga_latency
Throughput,2531.64556962025,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,32,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,154,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,76,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.96078431373,catapult,CLB,57,catapult_fpga_latency
Throughput,4901.96078431373,catapult,LUT,200,catapult_fpga_latency
Throughput,4901.96078431373,catapult,FF,78,catapult_fpga_latency
Throughput,4901.96078431373,catapult,DSP,1,catapult_fpga_latency
Throughput,4901.96078431373,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.50649350649,catapult,CLB,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,LUT,289,catapult_fpga_latency
Throughput,6493.50649350649,catapult,FF,82,catapult_fpga_latency
Throughput,6493.50649350649,catapult,DSP,1,catapult_fpga_latency
Throughput,6493.50649350649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3289.47368421053,catapult,CLB,131,catapult_fpga_latency
Throughput,3289.47368421053,catapult,LUT,521,catapult_fpga_latency
Throughput,3289.47368421053,catapult,FF,174,catapult_fpga_latency
Throughput,3289.47368421053,catapult,DSP,1,catapult_fpga_latency
Throughput,3289.47368421053,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.19858156028,catapult,CLB,39,catapult_fpga_latency
Throughput,7092.19858156028,catapult,LUT,207,catapult_fpga_latency
Throughput,7092.19858156028,catapult,FF,27,catapult_fpga_latency
Throughput,7092.19858156028,catapult,DSP,1,catapult_fpga_latency
Throughput,7092.19858156028,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.55752212389,catapult,CLB,75,catapult_fpga_latency
Throughput,8849.55752212389,catapult,LUT,336,catapult_fpga_latency
Throughput,8849.55752212389,catapult,FF,29,catapult_fpga_latency
Throughput,8849.55752212389,catapult,DSP,1,catapult_fpga_latency
Throughput,8849.55752212389,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,112,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,378,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,33,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,1,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,167,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,576,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,206,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,58,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,287,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,120,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,1,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,84,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,414,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,122,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,97,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,457,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,126,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.06425702811,catapult,CLB,226,catapult_fpga_latency
Throughput,4016.06425702811,catapult,LUT,961,catapult_fpga_latency
Throughput,4016.06425702811,catapult,FF,211,catapult_fpga_latency
Throughput,4016.06425702811,catapult,DSP,1,catapult_fpga_latency
Throughput,4016.06425702811,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.33333333333,catapult,CLB,54,catapult_fpga_latency
Throughput,8333.33333333333,catapult,LUT,279,catapult_fpga_latency
Throughput,8333.33333333333,catapult,FF,30,catapult_fpga_latency
Throughput,8333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,8333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.93798449613,catapult,CLB,70,catapult_fpga_latency
Throughput,7751.93798449613,catapult,LUT,376,catapult_fpga_latency
Throughput,7751.93798449613,catapult,FF,32,catapult_fpga_latency
Throughput,7751.93798449613,catapult,DSP,1,catapult_fpga_latency
Throughput,7751.93798449613,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.46280991735,catapult,CLB,154,catapult_fpga_latency
Throughput,8264.46280991735,catapult,LUT,577,catapult_fpga_latency
Throughput,8264.46280991735,catapult,FF,39,catapult_fpga_latency
Throughput,8264.46280991735,catapult,DSP,1,catapult_fpga_latency
Throughput,8264.46280991735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,251,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1226,catapult_fpga_latency
Throughput,3906.25,catapult,FF,271,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,1,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2590.67357512953,catapult,CLB,43,catapult_fpga_latency
Throughput,2590.67357512953,catapult,LUT,229,catapult_fpga_latency
Throughput,2590.67357512953,catapult,FF,109,catapult_fpga_latency
Throughput,2590.67357512953,catapult,DSP,1,catapult_fpga_latency
Throughput,2590.67357512953,catapult,BRAM,0,catapult_fpga_latency
Throughput,2551.02040816327,catapult,CLB,70,catapult_fpga_latency
Throughput,2551.02040816327,catapult,LUT,291,catapult_fpga_latency
Throughput,2551.02040816327,catapult,FF,111,catapult_fpga_latency
Throughput,2551.02040816327,catapult,DSP,1,catapult_fpga_latency
Throughput,2551.02040816327,catapult,BRAM,0,catapult_fpga_latency
Throughput,2824.85875706215,catapult,CLB,104,catapult_fpga_latency
Throughput,2824.85875706215,catapult,LUT,382,catapult_fpga_latency
Throughput,2824.85875706215,catapult,FF,115,catapult_fpga_latency
Throughput,2824.85875706215,catapult,DSP,1,catapult_fpga_latency
Throughput,2824.85875706215,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.5798816568,catapult,CLB,182,catapult_fpga_latency
Throughput,2958.5798816568,catapult,LUT,645,catapult_fpga_latency
Throughput,2958.5798816568,catapult,FF,264,catapult_fpga_latency
Throughput,2958.5798816568,catapult,DSP,1,catapult_fpga_latency
Throughput,2958.5798816568,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.25396825397,catapult,CLB,58,catapult_fpga_latency
Throughput,3968.25396825397,catapult,LUT,276,catapult_fpga_latency
Throughput,3968.25396825397,catapult,FF,123,catapult_fpga_latency
Throughput,3968.25396825397,catapult,DSP,1,catapult_fpga_latency
Throughput,3968.25396825397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4081.63265306122,catapult,CLB,61,catapult_fpga_latency
Throughput,4081.63265306122,catapult,LUT,276,catapult_fpga_latency
Throughput,4081.63265306122,catapult,FF,123,catapult_fpga_latency
Throughput,4081.63265306122,catapult,DSP,1,catapult_fpga_latency
Throughput,4081.63265306122,catapult,BRAM,0,catapult_fpga_latency
Throughput,3401.36054421769,catapult,CLB,77,catapult_fpga_latency
Throughput,3401.36054421769,catapult,LUT,334,catapult_fpga_latency
Throughput,3401.36054421769,catapult,FF,125,catapult_fpga_latency
Throughput,3401.36054421769,catapult,DSP,1,catapult_fpga_latency
Throughput,3401.36054421769,catapult,BRAM,0,catapult_fpga_latency
Throughput,3496.5034965035,catapult,CLB,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,LUT,492,catapult_fpga_latency
Throughput,3496.5034965035,catapult,FF,129,catapult_fpga_latency
Throughput,3496.5034965035,catapult,DSP,1,catapult_fpga_latency
Throughput,3496.5034965035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,192,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,740,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,295,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,4587.15596330275,catapult,CLB,47,catapult_fpga_latency
Throughput,4587.15596330275,catapult,LUT,218,catapult_fpga_latency
Throughput,4587.15596330275,catapult,FF,35,catapult_fpga_latency
Throughput,4587.15596330275,catapult,DSP,1,catapult_fpga_latency
Throughput,4587.15596330275,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,64,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,280,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,37,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,103,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,374,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,41,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,1,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,230,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1034,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,248,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,60,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,314,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,33,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,112,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,528,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,4651.16279069768,catapult,CLB,164,catapult_fpga_latency
Throughput,4651.16279069768,catapult,LUT,711,catapult_fpga_latency
Throughput,4651.16279069768,catapult,FF,39,catapult_fpga_latency
Throughput,4651.16279069768,catapult,DSP,1,catapult_fpga_latency
Throughput,4651.16279069768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,259,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,1086,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,309,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.95348837209,catapult,CLB,104,catapult_fpga_latency
Throughput,5813.95348837209,catapult,LUT,529,catapult_fpga_latency
Throughput,5813.95348837209,catapult,FF,31,catapult_fpga_latency
Throughput,5813.95348837209,catapult,DSP,1,catapult_fpga_latency
Throughput,5813.95348837209,catapult,BRAM,0,catapult_fpga_latency
Throughput,4545.45454545455,catapult,CLB,85,catapult_fpga_latency
Throughput,4545.45454545455,catapult,LUT,414,catapult_fpga_latency
Throughput,4545.45454545455,catapult,FF,33,catapult_fpga_latency
Throughput,4545.45454545455,catapult,DSP,1,catapult_fpga_latency
Throughput,4545.45454545455,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,151,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,636,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,37,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,1,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.79389312977,catapult,CLB,236,catapult_fpga_latency
Throughput,3816.79389312977,catapult,LUT,1075,catapult_fpga_latency
Throughput,3816.79389312977,catapult,FF,416,catapult_fpga_latency
Throughput,3816.79389312977,catapult,DSP,1,catapult_fpga_latency
Throughput,3816.79389312977,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,48,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,252,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,38,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2380.95238095238,catapult,CLB,70,catapult_fpga_latency
Throughput,2380.95238095238,catapult,LUT,330,catapult_fpga_latency
Throughput,2380.95238095238,catapult,FF,40,catapult_fpga_latency
Throughput,2380.95238095238,catapult,DSP,1,catapult_fpga_latency
Throughput,2380.95238095238,catapult,BRAM,0,catapult_fpga_latency
Throughput,2785.51532033426,catapult,CLB,115,catapult_fpga_latency
Throughput,2785.51532033426,catapult,LUT,452,catapult_fpga_latency
Throughput,2785.51532033426,catapult,FF,44,catapult_fpga_latency
Throughput,2785.51532033426,catapult,DSP,1,catapult_fpga_latency
Throughput,2785.51532033426,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.91787439614,catapult,CLB,226,catapult_fpga_latency
Throughput,4830.91787439614,catapult,LUT,874,catapult_fpga_latency
Throughput,4830.91787439614,catapult,FF,414,catapult_fpga_latency
Throughput,4830.91787439614,catapult,DSP,2,catapult_fpga_latency
Throughput,4830.91787439614,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,65,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,322,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,36,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,2409.63855421687,catapult,CLB,90,catapult_fpga_latency
Throughput,2409.63855421687,catapult,LUT,430,catapult_fpga_latency
Throughput,2409.63855421687,catapult,FF,38,catapult_fpga_latency
Throughput,2409.63855421687,catapult,DSP,1,catapult_fpga_latency
Throughput,2409.63855421687,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.10041841004,catapult,CLB,134,catapult_fpga_latency
Throughput,4184.10041841004,catapult,LUT,492,catapult_fpga_latency
Throughput,4184.10041841004,catapult,FF,42,catapult_fpga_latency
Throughput,4184.10041841004,catapult,DSP,1,catapult_fpga_latency
Throughput,4184.10041841004,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,236,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,1202,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,438,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,2,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,198,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1030,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,367,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.55172413793,catapult,CLB,46,catapult_fpga_latency
Throughput,6896.55172413793,catapult,LUT,243,catapult_fpga_latency
Throughput,6896.55172413793,catapult,FF,36,catapult_fpga_latency
Throughput,6896.55172413793,catapult,DSP,1,catapult_fpga_latency
Throughput,6896.55172413793,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.06374501992,catapult,CLB,72,catapult_fpga_latency
Throughput,3984.06374501992,catapult,LUT,313,catapult_fpga_latency
Throughput,3984.06374501992,catapult,FF,38,catapult_fpga_latency
Throughput,3984.06374501992,catapult,DSP,1,catapult_fpga_latency
Throughput,3984.06374501992,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,127,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,461,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,42,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,1,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.61290322581,catapult,CLB,205,catapult_fpga_latency
Throughput,6451.61290322581,catapult,LUT,1030,catapult_fpga_latency
Throughput,6451.61290322581,catapult,FF,367,catapult_fpga_latency
Throughput,6451.61290322581,catapult,DSP,2,catapult_fpga_latency
Throughput,6451.61290322581,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,6250,catapult,CLB,292,catapult_fpga_latency
Throughput,6250,catapult,LUT,1317,catapult_fpga_latency
Throughput,6250,catapult,FF,420,catapult_fpga_latency
Throughput,6250,catapult,DSP,2,catapult_fpga_latency
Throughput,6250,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.60606060606,catapult,CLB,91,catapult_fpga_latency
Throughput,6060.60606060606,catapult,LUT,468,catapult_fpga_latency
Throughput,6060.60606060606,catapult,FF,34,catapult_fpga_latency
Throughput,6060.60606060606,catapult,DSP,1,catapult_fpga_latency
Throughput,6060.60606060606,catapult,BRAM,0,catapult_fpga_latency
Throughput,6024.09638554217,catapult,CLB,98,catapult_fpga_latency
Throughput,6024.09638554217,catapult,LUT,470,catapult_fpga_latency
Throughput,6024.09638554217,catapult,FF,36,catapult_fpga_latency
Throughput,6024.09638554217,catapult,DSP,1,catapult_fpga_latency
Throughput,6024.09638554217,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.86187845304,catapult,CLB,177,catapult_fpga_latency
Throughput,5524.86187845304,catapult,LUT,692,catapult_fpga_latency
Throughput,5524.86187845304,catapult,FF,40,catapult_fpga_latency
Throughput,5524.86187845304,catapult,DSP,1,catapult_fpga_latency
Throughput,5524.86187845304,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6134.96932515337,catapult,CLB,201,catapult_fpga_latency
Throughput,6134.96932515337,catapult,LUT,769,catapult_fpga_latency
Throughput,6134.96932515337,catapult,FF,38,catapult_fpga_latency
Throughput,6134.96932515337,catapult,DSP,1,catapult_fpga_latency
Throughput,6134.96932515337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6134.96932515337,catapult,CLB,201,catapult_fpga_latency
Throughput,6134.96932515337,catapult,LUT,769,catapult_fpga_latency
Throughput,6134.96932515337,catapult,FF,38,catapult_fpga_latency
Throughput,6134.96932515337,catapult,DSP,1,catapult_fpga_latency
Throughput,6134.96932515337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6134.96932515337,catapult,CLB,201,catapult_fpga_latency
Throughput,6134.96932515337,catapult,LUT,769,catapult_fpga_latency
Throughput,6134.96932515337,catapult,FF,38,catapult_fpga_latency
Throughput,6134.96932515337,catapult,DSP,1,catapult_fpga_latency
Throughput,6134.96932515337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,88,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,486,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,32,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,543,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,34,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,6134.96932515337,catapult,CLB,201,catapult_fpga_latency
Throughput,6134.96932515337,catapult,LUT,769,catapult_fpga_latency
Throughput,6134.96932515337,catapult,FF,38,catapult_fpga_latency
Throughput,6134.96932515337,catapult,DSP,1,catapult_fpga_latency
Throughput,6134.96932515337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.42675159236,catapult,CLB,422,catapult_fpga_latency
Throughput,6369.42675159236,catapult,LUT,1758,catapult_fpga_latency
Throughput,6369.42675159236,catapult,FF,511,catapult_fpga_latency
Throughput,6369.42675159236,catapult,DSP,2,catapult_fpga_latency
Throughput,6369.42675159236,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2967.3590504451,catapult,CLB,33,catapult_fpga_latency
Throughput,2967.3590504451,catapult,LUT,149,catapult_fpga_latency
Throughput,2967.3590504451,catapult,FF,74,catapult_fpga_latency
Throughput,2967.3590504451,catapult,DSP,1,catapult_fpga_latency
Throughput,2967.3590504451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3623.1884057971,catapult,CLB,68,catapult_fpga_latency
Throughput,3623.1884057971,catapult,LUT,246,catapult_fpga_latency
Throughput,3623.1884057971,catapult,FF,76,catapult_fpga_latency
Throughput,3623.1884057971,catapult,DSP,1,catapult_fpga_latency
Throughput,3623.1884057971,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.68899521531,catapult,CLB,89,catapult_fpga_latency
Throughput,4784.68899521531,catapult,LUT,282,catapult_fpga_latency
Throughput,4784.68899521531,catapult,FF,80,catapult_fpga_latency
Throughput,4784.68899521531,catapult,DSP,1,catapult_fpga_latency
Throughput,4784.68899521531,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.05058365759,catapult,CLB,160,catapult_fpga_latency
Throughput,3891.05058365759,catapult,LUT,617,catapult_fpga_latency
Throughput,3891.05058365759,catapult,FF,124,catapult_fpga_latency
Throughput,3891.05058365759,catapult,DSP,1,catapult_fpga_latency
Throughput,3891.05058365759,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,30,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,155,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,80,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.1256281407,catapult,CLB,66,catapult_fpga_latency
Throughput,5025.1256281407,catapult,LUT,269,catapult_fpga_latency
Throughput,5025.1256281407,catapult,FF,82,catapult_fpga_latency
Throughput,5025.1256281407,catapult,DSP,1,catapult_fpga_latency
Throughput,5025.1256281407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,81,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,299,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,86,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.69230769231,catapult,CLB,206,catapult_fpga_latency
Throughput,4807.69230769231,catapult,LUT,660,catapult_fpga_latency
Throughput,4807.69230769231,catapult,FF,153,catapult_fpga_latency
Throughput,4807.69230769231,catapult,DSP,1,catapult_fpga_latency
Throughput,4807.69230769231,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.75757575758,catapult,CLB,45,catapult_fpga_latency
Throughput,7575.75757575758,catapult,LUT,241,catapult_fpga_latency
Throughput,7575.75757575758,catapult,FF,27,catapult_fpga_latency
Throughput,7575.75757575758,catapult,DSP,1,catapult_fpga_latency
Throughput,7575.75757575758,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.80952380952,catapult,CLB,72,catapult_fpga_latency
Throughput,9523.80952380952,catapult,LUT,333,catapult_fpga_latency
Throughput,9523.80952380952,catapult,FF,29,catapult_fpga_latency
Throughput,9523.80952380952,catapult,DSP,1,catapult_fpga_latency
Throughput,9523.80952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.33333333333,catapult,CLB,170,catapult_fpga_latency
Throughput,5208.33333333333,catapult,LUT,597,catapult_fpga_latency
Throughput,5208.33333333333,catapult,FF,36,catapult_fpga_latency
Throughput,5208.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,5208.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.04081632653,catapult,CLB,237,catapult_fpga_latency
Throughput,5102.04081632653,catapult,LUT,850,catapult_fpga_latency
Throughput,5102.04081632653,catapult,FF,143,catapult_fpga_latency
Throughput,5102.04081632653,catapult,DSP,1,catapult_fpga_latency
Throughput,5102.04081632653,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4219.40928270042,catapult,CLB,110,catapult_fpga_latency
Throughput,4219.40928270042,catapult,LUT,460,catapult_fpga_latency
Throughput,4219.40928270042,catapult,FF,126,catapult_fpga_latency
Throughput,4219.40928270042,catapult,DSP,1,catapult_fpga_latency
Throughput,4219.40928270042,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000,catapult,CLB,65,catapult_fpga_latency
Throughput,5000,catapult,LUT,346,catapult_fpga_latency
Throughput,5000,catapult,FF,124,catapult_fpga_latency
Throughput,5000,catapult,DSP,1,catapult_fpga_latency
Throughput,5000,catapult,BRAM,0,catapult_fpga_latency
Throughput,4366.81222707424,catapult,CLB,109,catapult_fpga_latency
Throughput,4366.81222707424,catapult,LUT,460,catapult_fpga_latency
Throughput,4366.81222707424,catapult,FF,126,catapult_fpga_latency
Throughput,4366.81222707424,catapult,DSP,1,catapult_fpga_latency
Throughput,4366.81222707424,catapult,BRAM,0,catapult_fpga_latency
Throughput,5347.5935828877,catapult,CLB,146,catapult_fpga_latency
Throughput,5347.5935828877,catapult,LUT,614,catapult_fpga_latency
Throughput,5347.5935828877,catapult,FF,130,catapult_fpga_latency
Throughput,5347.5935828877,catapult,DSP,1,catapult_fpga_latency
Throughput,5347.5935828877,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.04878048781,catapult,CLB,253,catapult_fpga_latency
Throughput,4878.04878048781,catapult,LUT,1167,catapult_fpga_latency
Throughput,4878.04878048781,catapult,FF,313,catapult_fpga_latency
Throughput,4878.04878048781,catapult,DSP,1,catapult_fpga_latency
Throughput,4878.04878048781,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.51612903226,catapult,CLB,64,catapult_fpga_latency
Throughput,8064.51612903226,catapult,LUT,316,catapult_fpga_latency
Throughput,8064.51612903226,catapult,FF,30,catapult_fpga_latency
Throughput,8064.51612903226,catapult,DSP,1,catapult_fpga_latency
Throughput,8064.51612903226,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.44444444444,catapult,CLB,81,catapult_fpga_latency
Throughput,6944.44444444444,catapult,LUT,418,catapult_fpga_latency
Throughput,6944.44444444444,catapult,FF,32,catapult_fpga_latency
Throughput,6944.44444444444,catapult,DSP,1,catapult_fpga_latency
Throughput,6944.44444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.3768115942,catapult,CLB,154,catapult_fpga_latency
Throughput,7246.3768115942,catapult,LUT,638,catapult_fpga_latency
Throughput,7246.3768115942,catapult,FF,37,catapult_fpga_latency
Throughput,7246.3768115942,catapult,DSP,1,catapult_fpga_latency
Throughput,7246.3768115942,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.78260869565,catapult,CLB,381,catapult_fpga_latency
Throughput,5434.78260869565,catapult,LUT,1644,catapult_fpga_latency
Throughput,5434.78260869565,catapult,FF,380,catapult_fpga_latency
Throughput,5434.78260869565,catapult,DSP,1,catapult_fpga_latency
Throughput,5434.78260869565,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,4347.82608695652,catapult,CLB,49,catapult_fpga_latency
Throughput,4347.82608695652,catapult,LUT,237,catapult_fpga_latency
Throughput,4347.82608695652,catapult,FF,30,catapult_fpga_latency
Throughput,4347.82608695652,catapult,DSP,1,catapult_fpga_latency
Throughput,4347.82608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.56862745098,catapult,CLB,76,catapult_fpga_latency
Throughput,3921.56862745098,catapult,LUT,352,catapult_fpga_latency
Throughput,3921.56862745098,catapult,FF,32,catapult_fpga_latency
Throughput,3921.56862745098,catapult,DSP,1,catapult_fpga_latency
Throughput,3921.56862745098,catapult,BRAM,0,catapult_fpga_latency
Throughput,2314.81481481481,catapult,CLB,89,catapult_fpga_latency
Throughput,2314.81481481481,catapult,LUT,311,catapult_fpga_latency
Throughput,2314.81481481481,catapult,FF,124,catapult_fpga_latency
Throughput,2314.81481481481,catapult,DSP,1,catapult_fpga_latency
Throughput,2314.81481481481,catapult,BRAM,0,catapult_fpga_latency
Throughput,2717.39130434783,catapult,CLB,189,catapult_fpga_latency
Throughput,2717.39130434783,catapult,LUT,730,catapult_fpga_latency
Throughput,2717.39130434783,catapult,FF,242,catapult_fpga_latency
Throughput,2717.39130434783,catapult,DSP,1,catapult_fpga_latency
Throughput,2717.39130434783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,214,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,944,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,268,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,58,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,281,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,127,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3215.43408360129,catapult,CLB,93,catapult_fpga_latency
Throughput,3215.43408360129,catapult,LUT,431,catapult_fpga_latency
Throughput,3215.43408360129,catapult,FF,129,catapult_fpga_latency
Throughput,3215.43408360129,catapult,DSP,1,catapult_fpga_latency
Throughput,3215.43408360129,catapult,BRAM,0,catapult_fpga_latency
Throughput,2777.77777777778,catapult,CLB,110,catapult_fpga_latency
Throughput,2777.77777777778,catapult,LUT,413,catapult_fpga_latency
Throughput,2777.77777777778,catapult,FF,120,catapult_fpga_latency
Throughput,2777.77777777778,catapult,DSP,1,catapult_fpga_latency
Throughput,2777.77777777778,catapult,BRAM,0,catapult_fpga_latency
Throughput,2732.24043715847,catapult,CLB,217,catapult_fpga_latency
Throughput,2732.24043715847,catapult,LUT,946,catapult_fpga_latency
Throughput,2732.24043715847,catapult,FF,268,catapult_fpga_latency
Throughput,2732.24043715847,catapult,DSP,1,catapult_fpga_latency
Throughput,2732.24043715847,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,4524.88687782805,catapult,CLB,62,catapult_fpga_latency
Throughput,4524.88687782805,catapult,LUT,289,catapult_fpga_latency
Throughput,4524.88687782805,catapult,FF,35,catapult_fpga_latency
Throughput,4524.88687782805,catapult,DSP,1,catapult_fpga_latency
Throughput,4524.88687782805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,75,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,346,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,37,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,1,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,3333.33333333333,catapult,CLB,155,catapult_fpga_latency
Throughput,3333.33333333333,catapult,LUT,581,catapult_fpga_latency
Throughput,3333.33333333333,catapult,FF,243,catapult_fpga_latency
Throughput,3333.33333333333,catapult,DSP,1,catapult_fpga_latency
Throughput,3333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,3236.24595469256,catapult,CLB,224,catapult_fpga_latency
Throughput,3236.24595469256,catapult,LUT,1016,catapult_fpga_latency
Throughput,3236.24595469256,catapult,FF,352,catapult_fpga_latency
Throughput,3236.24595469256,catapult,DSP,1,catapult_fpga_latency
Throughput,3236.24595469256,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,77,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,399,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,33,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,1,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.63917525773,catapult,CLB,101,catapult_fpga_latency
Throughput,5154.63917525773,catapult,LUT,433,catapult_fpga_latency
Throughput,5154.63917525773,catapult,FF,35,catapult_fpga_latency
Throughput,5154.63917525773,catapult,DSP,1,catapult_fpga_latency
Throughput,5154.63917525773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037,catapult,CLB,244,catapult_fpga_latency
Throughput,3703.7037037037,catapult,LUT,1029,catapult_fpga_latency
Throughput,3703.7037037037,catapult,FF,201,catapult_fpga_latency
Throughput,3703.7037037037,catapult,DSP,1,catapult_fpga_latency
Throughput,3703.7037037037,catapult,BRAM,0,catapult_fpga_latency
Throughput,3115.26479750779,catapult,CLB,388,catapult_fpga_latency
Throughput,3115.26479750779,catapult,LUT,1766,catapult_fpga_latency
Throughput,3115.26479750779,catapult,FF,372,catapult_fpga_latency
Throughput,3115.26479750779,catapult,DSP,1,catapult_fpga_latency
Throughput,3115.26479750779,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.00699300699,catapult,CLB,79,catapult_fpga_latency
Throughput,6993.00699300699,catapult,LUT,412,catapult_fpga_latency
Throughput,6993.00699300699,catapult,FF,31,catapult_fpga_latency
Throughput,6993.00699300699,catapult,DSP,1,catapult_fpga_latency
Throughput,6993.00699300699,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,86,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,477,catapult_fpga_latency
Throughput,7812.5,catapult,FF,33,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,1,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.3984962406,catapult,CLB,240,catapult_fpga_latency
Throughput,3759.3984962406,catapult,LUT,1145,catapult_fpga_latency
Throughput,3759.3984962406,catapult,FF,254,catapult_fpga_latency
Throughput,3759.3984962406,catapult,DSP,1,catapult_fpga_latency
Throughput,3759.3984962406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3389.83050847458,catapult,CLB,585,catapult_fpga_latency
Throughput,3389.83050847458,catapult,LUT,2661,catapult_fpga_latency
Throughput,3389.83050847458,catapult,FF,599,catapult_fpga_latency
Throughput,3389.83050847458,catapult,DSP,1,catapult_fpga_latency
Throughput,3389.83050847458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3003.003003003,catapult,CLB,127,catapult_fpga_latency
Throughput,3003.003003003,catapult,LUT,491,catapult_fpga_latency
Throughput,3003.003003003,catapult,FF,202,catapult_fpga_latency
Throughput,3003.003003003,catapult,DSP,1,catapult_fpga_latency
Throughput,3003.003003003,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,58,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,317,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,38,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2192.98245614035,catapult,CLB,87,catapult_fpga_latency
Throughput,2192.98245614035,catapult,LUT,374,catapult_fpga_latency
Throughput,2192.98245614035,catapult,FF,40,catapult_fpga_latency
Throughput,2192.98245614035,catapult,DSP,1,catapult_fpga_latency
Throughput,2192.98245614035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3105.5900621118,catapult,CLB,129,catapult_fpga_latency
Throughput,3105.5900621118,catapult,LUT,491,catapult_fpga_latency
Throughput,3105.5900621118,catapult,FF,202,catapult_fpga_latency
Throughput,3105.5900621118,catapult,DSP,1,catapult_fpga_latency
Throughput,3105.5900621118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2770.08310249307,catapult,CLB,230,catapult_fpga_latency
Throughput,2770.08310249307,catapult,LUT,1121,catapult_fpga_latency
Throughput,2770.08310249307,catapult,FF,278,catapult_fpga_latency
Throughput,2770.08310249307,catapult,DSP,1,catapult_fpga_latency
Throughput,2770.08310249307,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,4032.25806451613,catapult,CLB,68,catapult_fpga_latency
Throughput,4032.25806451613,catapult,LUT,342,catapult_fpga_latency
Throughput,4032.25806451613,catapult,FF,36,catapult_fpga_latency
Throughput,4032.25806451613,catapult,DSP,1,catapult_fpga_latency
Throughput,4032.25806451613,catapult,BRAM,0,catapult_fpga_latency
Throughput,3021.14803625378,catapult,CLB,89,catapult_fpga_latency
Throughput,3021.14803625378,catapult,LUT,425,catapult_fpga_latency
Throughput,3021.14803625378,catapult,FF,38,catapult_fpga_latency
Throughput,3021.14803625378,catapult,DSP,1,catapult_fpga_latency
Throughput,3021.14803625378,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,156,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,550,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,227,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,2659.57446808511,catapult,CLB,297,catapult_fpga_latency
Throughput,2659.57446808511,catapult,LUT,1186,catapult_fpga_latency
Throughput,2659.57446808511,catapult,FF,425,catapult_fpga_latency
Throughput,2659.57446808511,catapult,DSP,1,catapult_fpga_latency
Throughput,2659.57446808511,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,3067.48466257669,catapult,CLB,177,catapult_fpga_latency
Throughput,3067.48466257669,catapult,LUT,676,catapult_fpga_latency
Throughput,3067.48466257669,catapult,FF,239,catapult_fpga_latency
Throughput,3067.48466257669,catapult,DSP,1,catapult_fpga_latency
Throughput,3067.48466257669,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,66,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,347,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,36,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,1,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,4405.28634361234,catapult,CLB,105,catapult_fpga_latency
Throughput,4405.28634361234,catapult,LUT,444,catapult_fpga_latency
Throughput,4405.28634361234,catapult,FF,38,catapult_fpga_latency
Throughput,4405.28634361234,catapult,DSP,1,catapult_fpga_latency
Throughput,4405.28634361234,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.0119760479,catapult,CLB,177,catapult_fpga_latency
Throughput,2994.0119760479,catapult,LUT,676,catapult_fpga_latency
Throughput,2994.0119760479,catapult,FF,239,catapult_fpga_latency
Throughput,2994.0119760479,catapult,DSP,1,catapult_fpga_latency
Throughput,2994.0119760479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.32899022801,catapult,CLB,338,catapult_fpga_latency
Throughput,3257.32899022801,catapult,LUT,1443,catapult_fpga_latency
Throughput,3257.32899022801,catapult,FF,363,catapult_fpga_latency
Throughput,3257.32899022801,catapult,DSP,1,catapult_fpga_latency
Throughput,3257.32899022801,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,82,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,426,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,34,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,1,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.81818181818,catapult,CLB,110,catapult_fpga_latency
Throughput,5681.81818181818,catapult,LUT,522,catapult_fpga_latency
Throughput,5681.81818181818,catapult,FF,36,catapult_fpga_latency
Throughput,5681.81818181818,catapult,DSP,1,catapult_fpga_latency
Throughput,5681.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,3472.22222222222,catapult,CLB,207,catapult_fpga_latency
Throughput,3472.22222222222,catapult,LUT,909,catapult_fpga_latency
Throughput,3472.22222222222,catapult,FF,293,catapult_fpga_latency
Throughput,3472.22222222222,catapult,DSP,1,catapult_fpga_latency
Throughput,3472.22222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.25827814569,catapult,CLB,481,catapult_fpga_latency
Throughput,3311.25827814569,catapult,LUT,2171,catapult_fpga_latency
Throughput,3311.25827814569,catapult,FF,489,catapult_fpga_latency
Throughput,3311.25827814569,catapult,DSP,1,catapult_fpga_latency
Throughput,3311.25827814569,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.83950617284,catapult,CLB,108,catapult_fpga_latency
Throughput,6172.83950617284,catapult,LUT,560,catapult_fpga_latency
Throughput,6172.83950617284,catapult,FF,32,catapult_fpga_latency
Throughput,6172.83950617284,catapult,DSP,1,catapult_fpga_latency
Throughput,6172.83950617284,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,135,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,631,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,34,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,3367.00336700337,catapult,CLB,306,catapult_fpga_latency
Throughput,3367.00336700337,catapult,LUT,1461,catapult_fpga_latency
Throughput,3367.00336700337,catapult,FF,400,catapult_fpga_latency
Throughput,3367.00336700337,catapult,DSP,1,catapult_fpga_latency
Throughput,3367.00336700337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.97523219814,catapult,CLB,734,catapult_fpga_latency
Throughput,3095.97523219814,catapult,LUT,3599,catapult_fpga_latency
Throughput,3095.97523219814,catapult,FF,741,catapult_fpga_latency
Throughput,3095.97523219814,catapult,DSP,1,catapult_fpga_latency
Throughput,3095.97523219814,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2570.6940874036,catapult,CLB,92,catapult_fpga_latency
Throughput,2570.6940874036,catapult,LUT,467,catapult_fpga_latency
Throughput,2570.6940874036,catapult,FF,39,catapult_fpga_latency
Throughput,2570.6940874036,catapult,DSP,1,catapult_fpga_latency
Throughput,2570.6940874036,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1801.8018018018,catapult,CLB,120,catapult_fpga_latency
Throughput,1801.8018018018,catapult,LUT,531,catapult_fpga_latency
Throughput,1801.8018018018,catapult,FF,41,catapult_fpga_latency
Throughput,1801.8018018018,catapult,DSP,1,catapult_fpga_latency
Throughput,1801.8018018018,catapult,BRAM,0,catapult_fpga_latency
Throughput,2793.29608938548,catapult,CLB,180,catapult_fpga_latency
Throughput,2793.29608938548,catapult,LUT,755,catapult_fpga_latency
Throughput,2793.29608938548,catapult,FF,350,catapult_fpga_latency
Throughput,2793.29608938548,catapult,DSP,1,catapult_fpga_latency
Throughput,2793.29608938548,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.10837438424,catapult,CLB,292,catapult_fpga_latency
Throughput,4926.10837438424,catapult,LUT,1193,catapult_fpga_latency
Throughput,4926.10837438424,catapult,FF,441,catapult_fpga_latency
Throughput,4926.10837438424,catapult,DSP,2,catapult_fpga_latency
Throughput,4926.10837438424,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.00787401575,catapult,CLB,79,catapult_fpga_latency
Throughput,3937.00787401575,catapult,LUT,407,catapult_fpga_latency
Throughput,3937.00787401575,catapult,FF,37,catapult_fpga_latency
Throughput,3937.00787401575,catapult,DSP,1,catapult_fpga_latency
Throughput,3937.00787401575,catapult,BRAM,0,catapult_fpga_latency
Throughput,3448.27586206897,catapult,CLB,99,catapult_fpga_latency
Throughput,3448.27586206897,catapult,LUT,471,catapult_fpga_latency
Throughput,3448.27586206897,catapult,FF,39,catapult_fpga_latency
Throughput,3448.27586206897,catapult,DSP,1,catapult_fpga_latency
Throughput,3448.27586206897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3012.04819277108,catapult,CLB,194,catapult_fpga_latency
Throughput,3012.04819277108,catapult,LUT,879,catapult_fpga_latency
Throughput,3012.04819277108,catapult,FF,358,catapult_fpga_latency
Throughput,3012.04819277108,catapult,DSP,1,catapult_fpga_latency
Throughput,3012.04819277108,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.40540540541,catapult,CLB,359,catapult_fpga_latency
Throughput,5405.40540540541,catapult,LUT,1561,catapult_fpga_latency
Throughput,5405.40540540541,catapult,FF,472,catapult_fpga_latency
Throughput,5405.40540540541,catapult,DSP,2,catapult_fpga_latency
Throughput,5405.40540540541,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.75324675325,catapult,CLB,286,catapult_fpga_latency
Throughput,3246.75324675325,catapult,LUT,1298,catapult_fpga_latency
Throughput,3246.75324675325,catapult,FF,384,catapult_fpga_latency
Throughput,3246.75324675325,catapult,DSP,1,catapult_fpga_latency
Throughput,3246.75324675325,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.50549450549,catapult,CLB,62,catapult_fpga_latency
Throughput,5494.50549450549,catapult,LUT,288,catapult_fpga_latency
Throughput,5494.50549450549,catapult,FF,37,catapult_fpga_latency
Throughput,5494.50549450549,catapult,DSP,1,catapult_fpga_latency
Throughput,5494.50549450549,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,92,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,449,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,39,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,1,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,3267.97385620915,catapult,CLB,283,catapult_fpga_latency
Throughput,3267.97385620915,catapult,LUT,1298,catapult_fpga_latency
Throughput,3267.97385620915,catapult,FF,384,catapult_fpga_latency
Throughput,3267.97385620915,catapult,DSP,1,catapult_fpga_latency
Throughput,3267.97385620915,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.95321637427,catapult,CLB,393,catapult_fpga_latency
Throughput,5847.95321637427,catapult,LUT,1788,catapult_fpga_latency
Throughput,5847.95321637427,catapult,FF,500,catapult_fpga_latency
Throughput,5847.95321637427,catapult,DSP,2,catapult_fpga_latency
Throughput,5847.95321637427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.50427350427,catapult,CLB,134,catapult_fpga_latency
Throughput,4273.50427350427,catapult,LUT,682,catapult_fpga_latency
Throughput,4273.50427350427,catapult,FF,35,catapult_fpga_latency
Throughput,4273.50427350427,catapult,DSP,1,catapult_fpga_latency
Throughput,4273.50427350427,catapult,BRAM,0,catapult_fpga_latency
Throughput,3773.58490566038,catapult,CLB,155,catapult_fpga_latency
Throughput,3773.58490566038,catapult,LUT,731,catapult_fpga_latency
Throughput,3773.58490566038,catapult,FF,37,catapult_fpga_latency
Throughput,3773.58490566038,catapult,DSP,1,catapult_fpga_latency
Throughput,3773.58490566038,catapult,BRAM,0,catapult_fpga_latency
Throughput,3125,catapult,CLB,389,catapult_fpga_latency
Throughput,3125,catapult,LUT,1969,catapult_fpga_latency
Throughput,3125,catapult,FF,434,catapult_fpga_latency
Throughput,3125,catapult,DSP,1,catapult_fpga_latency
Throughput,3125,catapult,BRAM,0,catapult_fpga_latency
Throughput,5714.28571428571,catapult,CLB,596,catapult_fpga_latency
Throughput,5714.28571428571,catapult,LUT,2928,catapult_fpga_latency
Throughput,5714.28571428571,catapult,FF,611,catapult_fpga_latency
Throughput,5714.28571428571,catapult,DSP,2,catapult_fpga_latency
Throughput,5714.28571428571,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,170,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,837,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,413,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,1919,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,541,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,845,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,4476,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,837,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,2,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,845,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,4476,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,837,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,2,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,413,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,1919,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,541,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.38095238095,catapult,CLB,853,catapult_fpga_latency
Throughput,5952.38095238095,catapult,LUT,4476,catapult_fpga_latency
Throughput,5952.38095238095,catapult,FF,837,catapult_fpga_latency
Throughput,5952.38095238095,catapult,DSP,2,catapult_fpga_latency
Throughput,5952.38095238095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,170,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,837,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,413,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,1919,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,541,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,845,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,4476,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,837,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,2,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.00529100529,catapult,CLB,153,catapult_fpga_latency
Throughput,5291.00529100529,catapult,LUT,845,catapult_fpga_latency
Throughput,5291.00529100529,catapult,FF,33,catapult_fpga_latency
Throughput,5291.00529100529,catapult,DSP,1,catapult_fpga_latency
Throughput,5291.00529100529,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.55555555556,catapult,CLB,170,catapult_fpga_latency
Throughput,5555.55555555556,catapult,LUT,837,catapult_fpga_latency
Throughput,5555.55555555556,catapult,FF,35,catapult_fpga_latency
Throughput,5555.55555555556,catapult,DSP,1,catapult_fpga_latency
Throughput,5555.55555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.32055749129,catapult,CLB,413,catapult_fpga_latency
Throughput,3484.32055749129,catapult,LUT,1919,catapult_fpga_latency
Throughput,3484.32055749129,catapult,FF,541,catapult_fpga_latency
Throughput,3484.32055749129,catapult,DSP,1,catapult_fpga_latency
Throughput,3484.32055749129,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.56097560976,catapult,CLB,845,catapult_fpga_latency
Throughput,6097.56097560976,catapult,LUT,4476,catapult_fpga_latency
Throughput,6097.56097560976,catapult,FF,837,catapult_fpga_latency
Throughput,6097.56097560976,catapult,DSP,2,catapult_fpga_latency
Throughput,6097.56097560976,catapult,BRAM,0,catapult_fpga_latency
