// Seed: 2946570260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd70,
    parameter id_5 = 32'd7,
    parameter id_7 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5
);
  output wire _id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [id_5 : id_4] id_6[1 : 1];
  ;
  logic _id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_6,
      id_3,
      id_3,
      id_6
  );
  wire id_8;
  wire [id_7 : -1] id_9;
endmodule
