{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631107482654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631107482655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 08 20:24:42 2021 " "Processing started: Wed Sep 08 20:24:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631107482655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631107482655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testVGA -c testVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631107482655 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631107483119 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "testVGA.v(62) " "Verilog HDL Module Instantiation warning at testVGA.v(62): ignored dangling comma in List of Port Connections" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1631107483172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testvga.v 1 1 " "Found 1 design units, including 1 entities, in source file testvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 testVGA " "Found entity 1: testVGA" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631107483175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631107483175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631107483180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631107483180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.v" "" { Text "C:/altera/13.0sp1/testVGA/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631107483182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631107483182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/altera/13.0sp1/testVGA/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631107483185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631107483185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookup_alphabet.v 1 1 " "Found 1 design units, including 1 entities, in source file lookup_alphabet.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Alphabet " "Found entity 1: Lookup_Alphabet" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631107483189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631107483189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frame_Buffer " "Found entity 1: Frame_Buffer" {  } { { "Frame_Buffer.v" "" { Text "C:/altera/13.0sp1/testVGA/Frame_Buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631107483193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631107483193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookup_alphabet_array.v 1 1 " "Found 1 design units, including 1 entities, in source file lookup_alphabet_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Alphabet_array " "Found entity 1: Lookup_Alphabet_array" {  } { { "Lookup_Alphabet_array.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631107483196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631107483196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testVGA " "Elaborating entity \"testVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631107483240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red testVGA.v(29) " "Verilog HDL or VHDL warning at testVGA.v(29): object \"red\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631107483243 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green testVGA.v(30) " "Verilog HDL or VHDL warning at testVGA.v(30): object \"green\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631107483243 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue testVGA.v(31) " "Verilog HDL or VHDL warning at testVGA.v(31): object \"blue\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631107483243 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "countPosition testVGA.v(33) " "Verilog HDL or VHDL warning at testVGA.v(33): object \"countPosition\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631107483243 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_red testVGA.v(39) " "Verilog HDL or VHDL warning at testVGA.v(39): object \"c_red\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631107483243 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_blue testVGA.v(40) " "Verilog HDL or VHDL warning at testVGA.v(40): object \"c_blue\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631107483244 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_green testVGA.v(41) " "Verilog HDL or VHDL warning at testVGA.v(41): object \"c_green\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631107483244 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Blank testVGA.v(66) " "Verilog HDL or VHDL warning at testVGA.v(66): object \"Blank\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631107483244 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset testVGA.v(67) " "Verilog HDL or VHDL warning at testVGA.v(67): object \"reset\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631107483244 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R testVGA.v(68) " "Verilog HDL or VHDL warning at testVGA.v(68): object \"R\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631107483244 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G testVGA.v(68) " "Verilog HDL or VHDL warning at testVGA.v(68): object \"G\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631107483244 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B testVGA.v(68) " "Verilog HDL or VHDL warning at testVGA.v(68): object \"B\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631107483244 "|testVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "testVGA.v" "hvsync" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631107483247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(41) " "Verilog HDL assignment warning at hvsync_generator.v(41): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631107483250 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(50) " "Verilog HDL assignment warning at hvsync_generator.v(50): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631107483250 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hvsync_generator.v(62) " "Verilog HDL assignment warning at hvsync_generator.v(62): truncated value with size 32 to match size of target (5)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631107483250 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 hvsync_generator.v(71) " "Verilog HDL assignment warning at hvsync_generator.v(71): truncated value with size 32 to match size of target (7)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631107483250 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 hvsync_generator.v(503) " "Verilog HDL assignment warning at hvsync_generator.v(503): truncated value with size 8 to match size of target (1)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631107483250 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "countPos hvsync_generator.v(12) " "Output port \"countPos\" at hvsync_generator.v(12) has no driver" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483250 "|testVGA|hvsync_generator:hvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer hvsync_generator:hvsync\|Debouncer:Deboun " "Elaborating entity \"Debouncer\" for hierarchy \"hvsync_generator:hvsync\|Debouncer:Deboun\"" {  } { { "hvsync_generator.v" "Deboun" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631107483252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lookup_Alphabet hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A " "Elaborating entity \"Lookup_Alphabet\" for hierarchy \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\"" {  } { { "hvsync_generator.v" "LUT_A" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631107483255 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r0 Lookup_Alphabet.v(3) " "Output port \"r0\" at Lookup_Alphabet.v(3) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483257 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r1 Lookup_Alphabet.v(4) " "Output port \"r1\" at Lookup_Alphabet.v(4) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483257 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r2 Lookup_Alphabet.v(5) " "Output port \"r2\" at Lookup_Alphabet.v(5) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483257 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r3 Lookup_Alphabet.v(6) " "Output port \"r3\" at Lookup_Alphabet.v(6) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483257 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r4 Lookup_Alphabet.v(7) " "Output port \"r4\" at Lookup_Alphabet.v(7) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483257 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r5 Lookup_Alphabet.v(8) " "Output port \"r5\" at Lookup_Alphabet.v(8) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483258 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r6 Lookup_Alphabet.v(9) " "Output port \"r6\" at Lookup_Alphabet.v(9) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483258 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r7 Lookup_Alphabet.v(10) " "Output port \"r7\" at Lookup_Alphabet.v(10) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483258 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r8 Lookup_Alphabet.v(11) " "Output port \"r8\" at Lookup_Alphabet.v(11) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483258 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r9 Lookup_Alphabet.v(12) " "Output port \"r9\" at Lookup_Alphabet.v(12) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483258 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r10 Lookup_Alphabet.v(13) " "Output port \"r10\" at Lookup_Alphabet.v(13) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483258 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r11 Lookup_Alphabet.v(14) " "Output port \"r11\" at Lookup_Alphabet.v(14) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483258 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r12 Lookup_Alphabet.v(15) " "Output port \"r12\" at Lookup_Alphabet.v(15) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483258 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r13 Lookup_Alphabet.v(16) " "Output port \"r13\" at Lookup_Alphabet.v(16) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483258 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r14 Lookup_Alphabet.v(17) " "Output port \"r14\" at Lookup_Alphabet.v(17) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483258 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r15 Lookup_Alphabet.v(18) " "Output port \"r15\" at Lookup_Alphabet.v(18) has no driver" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631107483258 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WSGN_EMPTY_SHELL" "Lookup_Alphabet " "Entity \"Lookup_Alphabet\" contains only dangling pins" {  } { { "hvsync_generator.v" "LUT_A" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 274 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1631107483259 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1631107483562 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pixel\[0\] GND " "Pin \"pixel\[0\]\" is stuck at GND" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631107483587 "|testVGA|pixel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel\[1\] GND " "Pin \"pixel\[1\]\" is stuck at GND" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631107483587 "|testVGA|pixel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel\[2\] GND " "Pin \"pixel\[2\]\" is stuck at GND" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631107483587 "|testVGA|pixel[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1631107483587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631107483762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631107483762 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_r " "No output dependent on input pin \"sw_r\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631107483798 "|testVGA|sw_r"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_g " "No output dependent on input pin \"sw_g\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631107483798 "|testVGA|sw_g"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_b " "No output dependent on input pin \"sw_b\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631107483798 "|testVGA|sw_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_p1 " "No output dependent on input pin \"sw_p1\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631107483798 "|testVGA|sw_p1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_p2 " "No output dependent on input pin \"sw_p2\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631107483798 "|testVGA|sw_p2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_p3 " "No output dependent on input pin \"sw_p3\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631107483798 "|testVGA|sw_p3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_cc " "No output dependent on input pin \"sw_cc\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631107483798 "|testVGA|sw_cc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_cp " "No output dependent on input pin \"sw_cp\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631107483798 "|testVGA|sw_cp"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1631107483798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631107483799 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631107483799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631107483799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631107483799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4590 " "Peak virtual memory: 4590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631107483824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 08 20:24:43 2021 " "Processing ended: Wed Sep 08 20:24:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631107483824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631107483824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631107483824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631107483824 ""}
