|ipm_ID1000500B
clk => clk.IN2
rst => wireReset.IN0
addressMCU[0] => addressMCU[0].IN1
addressMCU[1] => addressMCU[1].IN1
addressMCU[2] => addressMCU[2].IN1
addressMCU[3] => addressMCU[3].IN1
rstMCU => wireReset.IN1
rdMCU => rdMCU.IN1
wrMCU => wrMCU.IN1
dataMCU[0] <> ipm:IPM.ipmMCUDataInout
dataMCU[1] <> ipm:IPM.ipmMCUDataInout
dataMCU[2] <> ipm:IPM.ipmMCUDataInout
dataMCU[3] <> ipm:IPM.ipmMCUDataInout
dataMCU[4] <> ipm:IPM.ipmMCUDataInout
dataMCU[5] <> ipm:IPM.ipmMCUDataInout
dataMCU[6] <> ipm:IPM.ipmMCUDataInout
dataMCU[7] <> ipm:IPM.ipmMCUDataInout
intMCU << ipm:IPM.ipmMCUINTOut


|ipm_ID1000500B|ipm:IPM
clk_n_Hz => clk_n_Hz.IN1
ipm_RstIn => ipm_RstIn.IN1
ipmMCUDataInout[0] <> ipmMCUDataInout[0]
ipmMCUDataInout[1] <> ipmMCUDataInout[1]
ipmMCUDataInout[2] <> ipmMCUDataInout[2]
ipmMCUDataInout[3] <> ipmMCUDataInout[3]
ipmMCUDataInout[4] <> ipmMCUDataInout[4]
ipmMCUDataInout[5] <> ipmMCUDataInout[5]
ipmMCUDataInout[6] <> ipmMCUDataInout[6]
ipmMCUDataInout[7] <> ipmMCUDataInout[7]
ipmMCUAddrsIn[0] => ipmMCUAddrsIn[0].IN1
ipmMCUAddrsIn[1] => ipmMCUAddrsIn[1].IN1
ipmMCUAddrsIn[2] => ipmMCUAddrsIn[2].IN1
ipmMCUAddrsIn[3] => ipmMCUAddrsIn[3].IN1
ipmMCURdIn => ipmMCUDataInout.IN0
ipmMCUWrIn => ipmMCUWrIn.IN1
ipmMCUINTOut <= ipmPIPINTIn.DB_MAX_OUTPUT_PORT_TYPE
ipmPIPDataIn[0] => ipmPIPDataIn[0].IN1
ipmPIPDataIn[1] => ipmPIPDataIn[1].IN1
ipmPIPDataIn[2] => ipmPIPDataIn[2].IN1
ipmPIPDataIn[3] => ipmPIPDataIn[3].IN1
ipmPIPDataIn[4] => ipmPIPDataIn[4].IN1
ipmPIPDataIn[5] => ipmPIPDataIn[5].IN1
ipmPIPDataIn[6] => ipmPIPDataIn[6].IN1
ipmPIPDataIn[7] => ipmPIPDataIn[7].IN1
ipmPIPDataIn[8] => ipmPIPDataIn[8].IN1
ipmPIPDataIn[9] => ipmPIPDataIn[9].IN1
ipmPIPDataIn[10] => ipmPIPDataIn[10].IN1
ipmPIPDataIn[11] => ipmPIPDataIn[11].IN1
ipmPIPDataIn[12] => ipmPIPDataIn[12].IN1
ipmPIPDataIn[13] => ipmPIPDataIn[13].IN1
ipmPIPDataIn[14] => ipmPIPDataIn[14].IN1
ipmPIPDataIn[15] => ipmPIPDataIn[15].IN1
ipmPIPDataIn[16] => ipmPIPDataIn[16].IN1
ipmPIPDataIn[17] => ipmPIPDataIn[17].IN1
ipmPIPDataIn[18] => ipmPIPDataIn[18].IN1
ipmPIPDataIn[19] => ipmPIPDataIn[19].IN1
ipmPIPDataIn[20] => ipmPIPDataIn[20].IN1
ipmPIPDataIn[21] => ipmPIPDataIn[21].IN1
ipmPIPDataIn[22] => ipmPIPDataIn[22].IN1
ipmPIPDataIn[23] => ipmPIPDataIn[23].IN1
ipmPIPDataIn[24] => ipmPIPDataIn[24].IN1
ipmPIPDataIn[25] => ipmPIPDataIn[25].IN1
ipmPIPDataIn[26] => ipmPIPDataIn[26].IN1
ipmPIPDataIn[27] => ipmPIPDataIn[27].IN1
ipmPIPDataIn[28] => ipmPIPDataIn[28].IN1
ipmPIPDataIn[29] => ipmPIPDataIn[29].IN1
ipmPIPDataIn[30] => ipmPIPDataIn[30].IN1
ipmPIPDataIn[31] => ipmPIPDataIn[31].IN1
ipmPIPConfOut[0] <= ipm_register:IPM_REG.configIPo
ipmPIPConfOut[1] <= ipm_register:IPM_REG.configIPo
ipmPIPConfOut[2] <= ipm_register:IPM_REG.configIPo
ipmPIPConfOut[3] <= ipm_register:IPM_REG.configIPo
ipmPIPConfOut[4] <= ipm_register:IPM_REG.configIPo
ipmPIPReadOut <= ipm_register:IPM_REG.readIPo
ipmPIPWriteOut <= ipm_register:IPM_REG.writeIPo
ipmPIPStartOut <= ipm_register:IPM_REG.startIPo
ipmPIPDataOut[0] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[1] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[2] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[3] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[4] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[5] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[6] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[7] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[8] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[9] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[10] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[11] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[12] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[13] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[14] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[15] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[16] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[17] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[18] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[19] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[20] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[21] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[22] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[23] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[24] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[25] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[26] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[27] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[28] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[29] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[30] <= ipm_register:IPM_REG.dataInIPo
ipmPIPDataOut[31] <= ipm_register:IPM_REG.dataInIPo
ipmPIPINTIn => ipmMCUINTOut.DATAIN


|ipm_ID1000500B|ipm:IPM|ipm_register:IPM_REG
clk_n_Hz => regSTIP.CLK
clk_n_Hz => edge_mem_st[0].CLK
clk_n_Hz => edge_mem_st[1].CLK
clk_n_Hz => edge_mem_st[2].CLK
clk_n_Hz => regRDIP.CLK
clk_n_Hz => edge_mem_rd[0].CLK
clk_n_Hz => edge_mem_rd[1].CLK
clk_n_Hz => edge_mem_rd[2].CLK
clk_n_Hz => regWRIP.CLK
clk_n_Hz => edge_mem_wr[0].CLK
clk_n_Hz => edge_mem_wr[1].CLK
clk_n_Hz => edge_mem_wr[2].CLK
clk_n_Hz => regCtrl[0].CLK
clk_n_Hz => regCtrl[1].CLK
clk_n_Hz => regCtrl[2].CLK
clk_n_Hz => regConf[0].CLK
clk_n_Hz => regConf[1].CLK
clk_n_Hz => regConf[2].CLK
clk_n_Hz => regConf[3].CLK
clk_n_Hz => regConf[4].CLK
clk_n_Hz => regDataOut[3][0].CLK
clk_n_Hz => regDataOut[3][1].CLK
clk_n_Hz => regDataOut[3][2].CLK
clk_n_Hz => regDataOut[3][3].CLK
clk_n_Hz => regDataOut[3][4].CLK
clk_n_Hz => regDataOut[3][5].CLK
clk_n_Hz => regDataOut[3][6].CLK
clk_n_Hz => regDataOut[3][7].CLK
clk_n_Hz => regDataOut[2][0].CLK
clk_n_Hz => regDataOut[2][1].CLK
clk_n_Hz => regDataOut[2][2].CLK
clk_n_Hz => regDataOut[2][3].CLK
clk_n_Hz => regDataOut[2][4].CLK
clk_n_Hz => regDataOut[2][5].CLK
clk_n_Hz => regDataOut[2][6].CLK
clk_n_Hz => regDataOut[2][7].CLK
clk_n_Hz => regDataOut[1][0].CLK
clk_n_Hz => regDataOut[1][1].CLK
clk_n_Hz => regDataOut[1][2].CLK
clk_n_Hz => regDataOut[1][3].CLK
clk_n_Hz => regDataOut[1][4].CLK
clk_n_Hz => regDataOut[1][5].CLK
clk_n_Hz => regDataOut[1][6].CLK
clk_n_Hz => regDataOut[1][7].CLK
clk_n_Hz => regDataOut[0][0].CLK
clk_n_Hz => regDataOut[0][1].CLK
clk_n_Hz => regDataOut[0][2].CLK
clk_n_Hz => regDataOut[0][3].CLK
clk_n_Hz => regDataOut[0][4].CLK
clk_n_Hz => regDataOut[0][5].CLK
clk_n_Hz => regDataOut[0][6].CLK
clk_n_Hz => regDataOut[0][7].CLK
clk_n_Hz => regDataIn[3][0].CLK
clk_n_Hz => regDataIn[3][1].CLK
clk_n_Hz => regDataIn[3][2].CLK
clk_n_Hz => regDataIn[3][3].CLK
clk_n_Hz => regDataIn[3][4].CLK
clk_n_Hz => regDataIn[3][5].CLK
clk_n_Hz => regDataIn[3][6].CLK
clk_n_Hz => regDataIn[3][7].CLK
clk_n_Hz => regDataIn[2][0].CLK
clk_n_Hz => regDataIn[2][1].CLK
clk_n_Hz => regDataIn[2][2].CLK
clk_n_Hz => regDataIn[2][3].CLK
clk_n_Hz => regDataIn[2][4].CLK
clk_n_Hz => regDataIn[2][5].CLK
clk_n_Hz => regDataIn[2][6].CLK
clk_n_Hz => regDataIn[2][7].CLK
clk_n_Hz => regDataIn[1][0].CLK
clk_n_Hz => regDataIn[1][1].CLK
clk_n_Hz => regDataIn[1][2].CLK
clk_n_Hz => regDataIn[1][3].CLK
clk_n_Hz => regDataIn[1][4].CLK
clk_n_Hz => regDataIn[1][5].CLK
clk_n_Hz => regDataIn[1][6].CLK
clk_n_Hz => regDataIn[1][7].CLK
clk_n_Hz => regDataIn[0][0].CLK
clk_n_Hz => regDataIn[0][1].CLK
clk_n_Hz => regDataIn[0][2].CLK
clk_n_Hz => regDataIn[0][3].CLK
clk_n_Hz => regDataIn[0][4].CLK
clk_n_Hz => regDataIn[0][5].CLK
clk_n_Hz => regDataIn[0][6].CLK
clk_n_Hz => regDataIn[0][7].CLK
rst_async_low => regDataIn[3][0].ACLR
rst_async_low => regDataIn[3][1].ACLR
rst_async_low => regDataIn[3][2].ACLR
rst_async_low => regDataIn[3][3].ACLR
rst_async_low => regDataIn[3][4].ACLR
rst_async_low => regDataIn[3][5].ACLR
rst_async_low => regDataIn[3][6].ACLR
rst_async_low => regDataIn[3][7].ACLR
rst_async_low => regDataIn[2][0].ACLR
rst_async_low => regDataIn[2][1].ACLR
rst_async_low => regDataIn[2][2].ACLR
rst_async_low => regDataIn[2][3].ACLR
rst_async_low => regDataIn[2][4].ACLR
rst_async_low => regDataIn[2][5].ACLR
rst_async_low => regDataIn[2][6].ACLR
rst_async_low => regDataIn[2][7].ACLR
rst_async_low => regDataIn[1][0].ACLR
rst_async_low => regDataIn[1][1].ACLR
rst_async_low => regDataIn[1][2].ACLR
rst_async_low => regDataIn[1][3].ACLR
rst_async_low => regDataIn[1][4].ACLR
rst_async_low => regDataIn[1][5].ACLR
rst_async_low => regDataIn[1][6].ACLR
rst_async_low => regDataIn[1][7].ACLR
rst_async_low => regDataIn[0][0].ACLR
rst_async_low => regDataIn[0][1].ACLR
rst_async_low => regDataIn[0][2].ACLR
rst_async_low => regDataIn[0][3].ACLR
rst_async_low => regDataIn[0][4].ACLR
rst_async_low => regDataIn[0][5].ACLR
rst_async_low => regDataIn[0][6].ACLR
rst_async_low => regDataIn[0][7].ACLR
rst_async_low => regConf[0].ACLR
rst_async_low => regConf[1].ACLR
rst_async_low => regConf[2].ACLR
rst_async_low => regConf[3].ACLR
rst_async_low => regConf[4].ACLR
rst_async_low => regRDIP.ACLR
rst_async_low => edge_mem_rd[0].ACLR
rst_async_low => edge_mem_rd[1].ACLR
rst_async_low => edge_mem_rd[2].ACLR
rst_async_low => regWRIP.ACLR
rst_async_low => edge_mem_wr[0].ACLR
rst_async_low => edge_mem_wr[1].ACLR
rst_async_low => edge_mem_wr[2].ACLR
rst_async_low => regSTIP.ACLR
rst_async_low => edge_mem_st[0].ACLR
rst_async_low => edge_mem_st[1].ACLR
rst_async_low => edge_mem_st[2].ACLR
rst_async_low => regDataOut[3][0].ACLR
rst_async_low => regDataOut[3][1].ACLR
rst_async_low => regDataOut[3][2].ACLR
rst_async_low => regDataOut[3][3].ACLR
rst_async_low => regDataOut[3][4].ACLR
rst_async_low => regDataOut[3][5].ACLR
rst_async_low => regDataOut[3][6].ACLR
rst_async_low => regDataOut[3][7].ACLR
rst_async_low => regDataOut[2][0].ACLR
rst_async_low => regDataOut[2][1].ACLR
rst_async_low => regDataOut[2][2].ACLR
rst_async_low => regDataOut[2][3].ACLR
rst_async_low => regDataOut[2][4].ACLR
rst_async_low => regDataOut[2][5].ACLR
rst_async_low => regDataOut[2][6].ACLR
rst_async_low => regDataOut[2][7].ACLR
rst_async_low => regDataOut[1][0].ACLR
rst_async_low => regDataOut[1][1].ACLR
rst_async_low => regDataOut[1][2].ACLR
rst_async_low => regDataOut[1][3].ACLR
rst_async_low => regDataOut[1][4].ACLR
rst_async_low => regDataOut[1][5].ACLR
rst_async_low => regDataOut[1][6].ACLR
rst_async_low => regDataOut[1][7].ACLR
rst_async_low => regDataOut[0][0].ACLR
rst_async_low => regDataOut[0][1].ACLR
rst_async_low => regDataOut[0][2].ACLR
rst_async_low => regDataOut[0][3].ACLR
rst_async_low => regDataOut[0][4].ACLR
rst_async_low => regDataOut[0][5].ACLR
rst_async_low => regDataOut[0][6].ACLR
rst_async_low => regDataOut[0][7].ACLR
rst_async_low => regCtrl[0].ACLR
rst_async_low => regCtrl[1].ACLR
rst_async_low => regCtrl[2].ACLR
dataMCUOut[0] <= dataMCUOut.DB_MAX_OUTPUT_PORT_TYPE
dataMCUOut[1] <= dataMCUOut.DB_MAX_OUTPUT_PORT_TYPE
dataMCUOut[2] <= dataMCUOut.DB_MAX_OUTPUT_PORT_TYPE
dataMCUOut[3] <= dataMCUOut.DB_MAX_OUTPUT_PORT_TYPE
dataMCUOut[4] <= dataMCUOut.DB_MAX_OUTPUT_PORT_TYPE
dataMCUOut[5] <= dataMCUOut.DB_MAX_OUTPUT_PORT_TYPE
dataMCUOut[6] <= dataMCUOut.DB_MAX_OUTPUT_PORT_TYPE
dataMCUOut[7] <= dataMCUOut.DB_MAX_OUTPUT_PORT_TYPE
dataMCUIn[0] => regDataIn.DATAB
dataMCUIn[0] => regDataIn.DATAB
dataMCUIn[0] => regDataIn.DATAB
dataMCUIn[0] => regDataIn.DATAB
dataMCUIn[0] => regConf[0].DATAIN
dataMCUIn[0] => regCtrl[0].DATAIN
dataMCUIn[1] => regDataIn.DATAB
dataMCUIn[1] => regDataIn.DATAB
dataMCUIn[1] => regDataIn.DATAB
dataMCUIn[1] => regDataIn.DATAB
dataMCUIn[1] => regConf[1].DATAIN
dataMCUIn[1] => regCtrl[1].DATAIN
dataMCUIn[2] => regDataIn.DATAB
dataMCUIn[2] => regDataIn.DATAB
dataMCUIn[2] => regDataIn.DATAB
dataMCUIn[2] => regDataIn.DATAB
dataMCUIn[2] => regConf[2].DATAIN
dataMCUIn[2] => regCtrl[2].DATAIN
dataMCUIn[3] => regDataIn.DATAB
dataMCUIn[3] => regDataIn.DATAB
dataMCUIn[3] => regDataIn.DATAB
dataMCUIn[3] => regDataIn.DATAB
dataMCUIn[3] => regConf[3].DATAIN
dataMCUIn[4] => regDataIn.DATAB
dataMCUIn[4] => regDataIn.DATAB
dataMCUIn[4] => regDataIn.DATAB
dataMCUIn[4] => regDataIn.DATAB
dataMCUIn[4] => regConf[4].DATAIN
dataMCUIn[5] => regDataIn.DATAB
dataMCUIn[5] => regDataIn.DATAB
dataMCUIn[5] => regDataIn.DATAB
dataMCUIn[5] => regDataIn.DATAB
dataMCUIn[6] => regDataIn.DATAB
dataMCUIn[6] => regDataIn.DATAB
dataMCUIn[6] => regDataIn.DATAB
dataMCUIn[6] => regDataIn.DATAB
dataMCUIn[7] => regDataIn.DATAB
dataMCUIn[7] => regDataIn.DATAB
dataMCUIn[7] => regDataIn.DATAB
dataMCUIn[7] => regDataIn.DATAB
wr => always0.IN1
wr => always2.IN1
wr => always3.IN1
address[0] => LessThan0.IN8
address[0] => Mux0.IN1
address[0] => Mux1.IN1
address[0] => Mux2.IN1
address[0] => Mux3.IN1
address[0] => Mux4.IN1
address[0] => Mux5.IN1
address[0] => Mux6.IN1
address[0] => Mux7.IN1
address[0] => Decoder0.IN1
address[0] => Equal0.IN31
address[0] => Equal1.IN1
address[1] => LessThan0.IN7
address[1] => Mux0.IN0
address[1] => Mux1.IN0
address[1] => Mux2.IN0
address[1] => Mux3.IN0
address[1] => Mux4.IN0
address[1] => Mux5.IN0
address[1] => Mux6.IN0
address[1] => Mux7.IN0
address[1] => Decoder0.IN0
address[1] => Equal0.IN30
address[1] => Equal1.IN31
address[2] => LessThan0.IN6
address[2] => LessThan1.IN4
address[2] => Equal0.IN0
address[2] => Equal1.IN0
address[3] => LessThan0.IN5
address[3] => LessThan1.IN3
address[3] => Equal0.IN29
address[3] => Equal1.IN30
dataInIPo[0] <= regDataIn[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[1] <= regDataIn[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[2] <= regDataIn[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[3] <= regDataIn[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[4] <= regDataIn[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[5] <= regDataIn[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[6] <= regDataIn[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[7] <= regDataIn[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[8] <= regDataIn[1][0].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[9] <= regDataIn[1][1].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[10] <= regDataIn[1][2].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[11] <= regDataIn[1][3].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[12] <= regDataIn[1][4].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[13] <= regDataIn[1][5].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[14] <= regDataIn[1][6].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[15] <= regDataIn[1][7].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[16] <= regDataIn[2][0].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[17] <= regDataIn[2][1].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[18] <= regDataIn[2][2].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[19] <= regDataIn[2][3].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[20] <= regDataIn[2][4].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[21] <= regDataIn[2][5].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[22] <= regDataIn[2][6].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[23] <= regDataIn[2][7].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[24] <= regDataIn[3][0].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[25] <= regDataIn[3][1].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[26] <= regDataIn[3][2].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[27] <= regDataIn[3][3].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[28] <= regDataIn[3][4].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[29] <= regDataIn[3][5].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[30] <= regDataIn[3][6].DB_MAX_OUTPUT_PORT_TYPE
dataInIPo[31] <= regDataIn[3][7].DB_MAX_OUTPUT_PORT_TYPE
configIPo[0] <= regConf[0].DB_MAX_OUTPUT_PORT_TYPE
configIPo[1] <= regConf[1].DB_MAX_OUTPUT_PORT_TYPE
configIPo[2] <= regConf[2].DB_MAX_OUTPUT_PORT_TYPE
configIPo[3] <= regConf[3].DB_MAX_OUTPUT_PORT_TYPE
configIPo[4] <= regConf[4].DB_MAX_OUTPUT_PORT_TYPE
readIPo <= regRDIP.DB_MAX_OUTPUT_PORT_TYPE
writeIPo <= regWRIP.DB_MAX_OUTPUT_PORT_TYPE
startIPo <= regSTIP.DB_MAX_OUTPUT_PORT_TYPE
dataOutIPi[0] => regDataOut[0][0].DATAIN
dataOutIPi[1] => regDataOut[0][1].DATAIN
dataOutIPi[2] => regDataOut[0][2].DATAIN
dataOutIPi[3] => regDataOut[0][3].DATAIN
dataOutIPi[4] => regDataOut[0][4].DATAIN
dataOutIPi[5] => regDataOut[0][5].DATAIN
dataOutIPi[6] => regDataOut[0][6].DATAIN
dataOutIPi[7] => regDataOut[0][7].DATAIN
dataOutIPi[8] => regDataOut[1][0].DATAIN
dataOutIPi[9] => regDataOut[1][1].DATAIN
dataOutIPi[10] => regDataOut[1][2].DATAIN
dataOutIPi[11] => regDataOut[1][3].DATAIN
dataOutIPi[12] => regDataOut[1][4].DATAIN
dataOutIPi[13] => regDataOut[1][5].DATAIN
dataOutIPi[14] => regDataOut[1][6].DATAIN
dataOutIPi[15] => regDataOut[1][7].DATAIN
dataOutIPi[16] => regDataOut[2][0].DATAIN
dataOutIPi[17] => regDataOut[2][1].DATAIN
dataOutIPi[18] => regDataOut[2][2].DATAIN
dataOutIPi[19] => regDataOut[2][3].DATAIN
dataOutIPi[20] => regDataOut[2][4].DATAIN
dataOutIPi[21] => regDataOut[2][5].DATAIN
dataOutIPi[22] => regDataOut[2][6].DATAIN
dataOutIPi[23] => regDataOut[2][7].DATAIN
dataOutIPi[24] => regDataOut[3][0].DATAIN
dataOutIPi[25] => regDataOut[3][1].DATAIN
dataOutIPi[26] => regDataOut[3][2].DATAIN
dataOutIPi[27] => regDataOut[3][3].DATAIN
dataOutIPi[28] => regDataOut[3][4].DATAIN
dataOutIPi[29] => regDataOut[3][5].DATAIN
dataOutIPi[30] => regDataOut[3][6].DATAIN
dataOutIPi[31] => regDataOut[3][7].DATAIN


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor
clk => clk.IN2
rst_a => rst_a.IN2
en_s => en_s.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[1] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[2] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[3] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[4] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[5] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[6] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[7] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[8] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[9] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[10] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[11] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[12] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[13] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[14] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[15] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[16] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[17] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[18] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[19] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[20] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[21] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[22] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[23] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[24] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[25] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[26] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[27] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[28] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[29] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[30] <= ID1000500B_aip:INTERFACE.dataOutAIP
data_out[31] <= ID1000500B_aip:INTERFACE.dataOutAIP
write => write.IN1
read => read.IN1
start => start.IN1
conf_dbus[0] => conf_dbus[0].IN1
conf_dbus[1] => conf_dbus[1].IN1
conf_dbus[2] => conf_dbus[2].IN1
conf_dbus[3] => conf_dbus[3].IN1
conf_dbus[4] => conf_dbus[4].IN1
int_req <= ID1000500B_aip:INTERFACE.intAIP


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE
clk => clk.IN1
rst => rst.IN1
en => en.IN1
dataInAIP[0] => dataInAIP[0].IN1
dataInAIP[1] => dataInAIP[1].IN1
dataInAIP[2] => dataInAIP[2].IN1
dataInAIP[3] => dataInAIP[3].IN1
dataInAIP[4] => dataInAIP[4].IN1
dataInAIP[5] => dataInAIP[5].IN1
dataInAIP[6] => dataInAIP[6].IN1
dataInAIP[7] => dataInAIP[7].IN1
dataInAIP[8] => dataInAIP[8].IN1
dataInAIP[9] => dataInAIP[9].IN1
dataInAIP[10] => dataInAIP[10].IN1
dataInAIP[11] => dataInAIP[11].IN1
dataInAIP[12] => dataInAIP[12].IN1
dataInAIP[13] => dataInAIP[13].IN1
dataInAIP[14] => dataInAIP[14].IN1
dataInAIP[15] => dataInAIP[15].IN1
dataInAIP[16] => dataInAIP[16].IN1
dataInAIP[17] => dataInAIP[17].IN1
dataInAIP[18] => dataInAIP[18].IN1
dataInAIP[19] => dataInAIP[19].IN1
dataInAIP[20] => dataInAIP[20].IN1
dataInAIP[21] => dataInAIP[21].IN1
dataInAIP[22] => dataInAIP[22].IN1
dataInAIP[23] => dataInAIP[23].IN1
dataInAIP[24] => dataInAIP[24].IN1
dataInAIP[25] => dataInAIP[25].IN1
dataInAIP[26] => dataInAIP[26].IN1
dataInAIP[27] => dataInAIP[27].IN1
dataInAIP[28] => dataInAIP[28].IN1
dataInAIP[29] => dataInAIP[29].IN1
dataInAIP[30] => dataInAIP[30].IN1
dataInAIP[31] => dataInAIP[31].IN1
dataOutAIP[0] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[1] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[2] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[3] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[4] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[5] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[6] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[7] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[8] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[9] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[10] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[11] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[12] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[13] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[14] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[15] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[16] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[17] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[18] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[19] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[20] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[21] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[22] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[23] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[24] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[25] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[26] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[27] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[28] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[29] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[30] <= ID1000500B_aipModules:AIP.dataOutAIP
dataOutAIP[31] <= ID1000500B_aipModules:AIP.dataOutAIP
configAIP[0] => configAIP[0].IN1
configAIP[1] => configAIP[1].IN1
configAIP[2] => configAIP[2].IN1
configAIP[3] => configAIP[3].IN1
configAIP[4] => configAIP[4].IN1
readAIP => readAIP.IN1
writeAIP => writeAIP.IN1
startAIP => startAIP.IN1
intAIP <= ID1000500B_aipModules:AIP.intAIP
rdDataMemIn_0[0] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[1] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[2] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[3] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[4] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[5] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[6] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[7] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[8] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[9] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[10] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[11] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[12] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[13] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[14] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[15] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[16] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[17] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[18] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[19] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[20] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[21] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[22] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[23] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[24] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[25] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[26] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[27] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[28] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[29] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[30] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdDataMemIn_0[31] <= ID1000500B_aipModules:AIP.rdDataMemIn
rdAddrMemIn_0[0] => rdAddrMemIn_0[0].IN1
rdAddrMemIn_0[1] => rdAddrMemIn_0[1].IN1
rdAddrMemIn_0[2] => rdAddrMemIn_0[2].IN1
rdAddrMemIn_0[3] => rdAddrMemIn_0[3].IN1
rdAddrMemIn_0[4] => rdAddrMemIn_0[4].IN1
rdAddrMemIn_0[5] => rdAddrMemIn_0[5].IN1
rdAddrMemIn_0[6] => rdAddrMemIn_0[6].IN1
rdAddrMemIn_0[7] => rdAddrMemIn_0[7].IN1
rdAddrMemIn_0[8] => rdAddrMemIn_0[8].IN1
rdAddrMemIn_0[9] => rdAddrMemIn_0[9].IN1
rdAddrMemIn_0[10] => rdAddrMemIn_0[10].IN1
rdAddrMemIn_0[11] => rdAddrMemIn_0[11].IN1
rdAddrMemIn_0[12] => rdAddrMemIn_0[12].IN1
rdAddrMemIn_0[13] => rdAddrMemIn_0[13].IN1
rdAddrMemIn_0[14] => rdAddrMemIn_0[14].IN1
rdAddrMemIn_0[15] => rdAddrMemIn_0[15].IN1
wrDataMemOut_0[0] => wrDataMemOut_0[0].IN1
wrDataMemOut_0[1] => wrDataMemOut_0[1].IN1
wrDataMemOut_0[2] => wrDataMemOut_0[2].IN1
wrDataMemOut_0[3] => wrDataMemOut_0[3].IN1
wrDataMemOut_0[4] => wrDataMemOut_0[4].IN1
wrDataMemOut_0[5] => wrDataMemOut_0[5].IN1
wrDataMemOut_0[6] => wrDataMemOut_0[6].IN1
wrDataMemOut_0[7] => wrDataMemOut_0[7].IN1
wrDataMemOut_0[8] => wrDataMemOut_0[8].IN1
wrDataMemOut_0[9] => wrDataMemOut_0[9].IN1
wrDataMemOut_0[10] => wrDataMemOut_0[10].IN1
wrDataMemOut_0[11] => wrDataMemOut_0[11].IN1
wrDataMemOut_0[12] => wrDataMemOut_0[12].IN1
wrDataMemOut_0[13] => wrDataMemOut_0[13].IN1
wrDataMemOut_0[14] => wrDataMemOut_0[14].IN1
wrDataMemOut_0[15] => wrDataMemOut_0[15].IN1
wrDataMemOut_0[16] => wrDataMemOut_0[16].IN1
wrDataMemOut_0[17] => wrDataMemOut_0[17].IN1
wrDataMemOut_0[18] => wrDataMemOut_0[18].IN1
wrDataMemOut_0[19] => wrDataMemOut_0[19].IN1
wrDataMemOut_0[20] => wrDataMemOut_0[20].IN1
wrDataMemOut_0[21] => wrDataMemOut_0[21].IN1
wrDataMemOut_0[22] => wrDataMemOut_0[22].IN1
wrDataMemOut_0[23] => wrDataMemOut_0[23].IN1
wrDataMemOut_0[24] => wrDataMemOut_0[24].IN1
wrDataMemOut_0[25] => wrDataMemOut_0[25].IN1
wrDataMemOut_0[26] => wrDataMemOut_0[26].IN1
wrDataMemOut_0[27] => wrDataMemOut_0[27].IN1
wrDataMemOut_0[28] => wrDataMemOut_0[28].IN1
wrDataMemOut_0[29] => wrDataMemOut_0[29].IN1
wrDataMemOut_0[30] => wrDataMemOut_0[30].IN1
wrDataMemOut_0[31] => wrDataMemOut_0[31].IN1
wrAddrMemOut_0[0] => wrAddrMemOut_0[0].IN1
wrAddrMemOut_0[1] => wrAddrMemOut_0[1].IN1
wrAddrMemOut_0[2] => wrAddrMemOut_0[2].IN1
wrAddrMemOut_0[3] => wrAddrMemOut_0[3].IN1
wrAddrMemOut_0[4] => wrAddrMemOut_0[4].IN1
wrAddrMemOut_0[5] => wrAddrMemOut_0[5].IN1
wrAddrMemOut_0[6] => wrAddrMemOut_0[6].IN1
wrAddrMemOut_0[7] => wrAddrMemOut_0[7].IN1
wrAddrMemOut_0[8] => wrAddrMemOut_0[8].IN1
wrAddrMemOut_0[9] => wrAddrMemOut_0[9].IN1
wrAddrMemOut_0[10] => wrAddrMemOut_0[10].IN1
wrAddrMemOut_0[11] => wrAddrMemOut_0[11].IN1
wrAddrMemOut_0[12] => wrAddrMemOut_0[12].IN1
wrAddrMemOut_0[13] => wrAddrMemOut_0[13].IN1
wrAddrMemOut_0[14] => wrAddrMemOut_0[14].IN1
wrAddrMemOut_0[15] => wrAddrMemOut_0[15].IN1
wrEnMemOut_0 => wrEnMemOut_0.IN1
rdDataConfigReg[0] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[1] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[2] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[3] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[4] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[5] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[6] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[7] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[8] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[9] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[10] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[11] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[12] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[13] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[14] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[15] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[16] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[17] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[18] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[19] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[20] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[21] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[22] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[23] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[24] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[25] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[26] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[27] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[28] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[29] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[30] <= ID1000500B_aipModules:AIP.rdDataConfigReg
rdDataConfigReg[31] <= ID1000500B_aipModules:AIP.rdDataConfigReg
statusIPcore_Busy => statusIPcore_Busy.IN1
intIPCore_Done => intIPCore_Done.IN1
startIPcore <= ID1000500B_aipModules:AIP.startIPcore


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE|ID1000500B_aipModules:AIP
clk => clk.IN6
rst => rst.IN3
en => en.IN1
configAIP[0] => configAIP[0].IN1
configAIP[1] => configAIP[1].IN1
configAIP[2] => configAIP[2].IN1
configAIP[3] => configAIP[3].IN1
configAIP[4] => configAIP[4].IN1
readAIP => readAIP.IN1
writeAIP => writeAIP.IN1
startAIP => startIPcore.DATAIN
dataInAIP[0] => dataInAIP[0].IN4
dataInAIP[1] => dataInAIP[1].IN4
dataInAIP[2] => dataInAIP[2].IN4
dataInAIP[3] => dataInAIP[3].IN4
dataInAIP[4] => dataInAIP[4].IN4
dataInAIP[5] => dataInAIP[5].IN4
dataInAIP[6] => dataInAIP[6].IN4
dataInAIP[7] => dataInAIP[7].IN4
dataInAIP[8] => dataInAIP[8].IN4
dataInAIP[9] => dataInAIP[9].IN4
dataInAIP[10] => dataInAIP[10].IN4
dataInAIP[11] => dataInAIP[11].IN4
dataInAIP[12] => dataInAIP[12].IN4
dataInAIP[13] => dataInAIP[13].IN4
dataInAIP[14] => dataInAIP[14].IN4
dataInAIP[15] => dataInAIP[15].IN4
dataInAIP[16] => dataInAIP[16].IN3
dataInAIP[17] => dataInAIP[17].IN3
dataInAIP[18] => dataInAIP[18].IN3
dataInAIP[19] => dataInAIP[19].IN3
dataInAIP[20] => dataInAIP[20].IN3
dataInAIP[21] => dataInAIP[21].IN3
dataInAIP[22] => dataInAIP[22].IN3
dataInAIP[23] => dataInAIP[23].IN3
dataInAIP[24] => dataInAIP[24].IN3
dataInAIP[25] => dataInAIP[25].IN3
dataInAIP[26] => dataInAIP[26].IN3
dataInAIP[27] => dataInAIP[27].IN3
dataInAIP[28] => dataInAIP[28].IN3
dataInAIP[29] => dataInAIP[29].IN3
dataInAIP[30] => dataInAIP[30].IN3
dataInAIP[31] => dataInAIP[31].IN3
dataOutAIP[0] <= aipParametricMux:MUX.data_out
dataOutAIP[1] <= aipParametricMux:MUX.data_out
dataOutAIP[2] <= aipParametricMux:MUX.data_out
dataOutAIP[3] <= aipParametricMux:MUX.data_out
dataOutAIP[4] <= aipParametricMux:MUX.data_out
dataOutAIP[5] <= aipParametricMux:MUX.data_out
dataOutAIP[6] <= aipParametricMux:MUX.data_out
dataOutAIP[7] <= aipParametricMux:MUX.data_out
dataOutAIP[8] <= aipParametricMux:MUX.data_out
dataOutAIP[9] <= aipParametricMux:MUX.data_out
dataOutAIP[10] <= aipParametricMux:MUX.data_out
dataOutAIP[11] <= aipParametricMux:MUX.data_out
dataOutAIP[12] <= aipParametricMux:MUX.data_out
dataOutAIP[13] <= aipParametricMux:MUX.data_out
dataOutAIP[14] <= aipParametricMux:MUX.data_out
dataOutAIP[15] <= aipParametricMux:MUX.data_out
dataOutAIP[16] <= aipParametricMux:MUX.data_out
dataOutAIP[17] <= aipParametricMux:MUX.data_out
dataOutAIP[18] <= aipParametricMux:MUX.data_out
dataOutAIP[19] <= aipParametricMux:MUX.data_out
dataOutAIP[20] <= aipParametricMux:MUX.data_out
dataOutAIP[21] <= aipParametricMux:MUX.data_out
dataOutAIP[22] <= aipParametricMux:MUX.data_out
dataOutAIP[23] <= aipParametricMux:MUX.data_out
dataOutAIP[24] <= aipParametricMux:MUX.data_out
dataOutAIP[25] <= aipParametricMux:MUX.data_out
dataOutAIP[26] <= aipParametricMux:MUX.data_out
dataOutAIP[27] <= aipParametricMux:MUX.data_out
dataOutAIP[28] <= aipParametricMux:MUX.data_out
dataOutAIP[29] <= aipParametricMux:MUX.data_out
dataOutAIP[30] <= aipParametricMux:MUX.data_out
dataOutAIP[31] <= aipParametricMux:MUX.data_out
intAIP <= aipStatus:STATUS.intReq
rdDataMemIn[0] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[1] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[2] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[3] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[4] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[5] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[6] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[7] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[8] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[9] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[10] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[11] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[12] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[13] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[14] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[15] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[16] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[17] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[18] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[19] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[20] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[21] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[22] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[23] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[24] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[25] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[26] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[27] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[28] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[29] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[30] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdDataMemIn[31] <= simple_dual_port_ram_single_clk:MEMIN[0].MEMIN.data_output__o
rdAddrMemIn[0] => rdAddrMemIn[0].IN1
rdAddrMemIn[1] => rdAddrMemIn[1].IN1
rdAddrMemIn[2] => rdAddrMemIn[2].IN1
rdAddrMemIn[3] => rdAddrMemIn[3].IN1
rdAddrMemIn[4] => rdAddrMemIn[4].IN1
rdAddrMemIn[5] => ~NO_FANOUT~
rdAddrMemIn[6] => ~NO_FANOUT~
rdAddrMemIn[7] => ~NO_FANOUT~
rdAddrMemIn[8] => ~NO_FANOUT~
rdAddrMemIn[9] => ~NO_FANOUT~
rdAddrMemIn[10] => ~NO_FANOUT~
rdAddrMemIn[11] => ~NO_FANOUT~
rdAddrMemIn[12] => ~NO_FANOUT~
rdAddrMemIn[13] => ~NO_FANOUT~
rdAddrMemIn[14] => ~NO_FANOUT~
rdAddrMemIn[15] => ~NO_FANOUT~
wrDataMemOut[0] => wrDataMemOut[0].IN1
wrDataMemOut[1] => wrDataMemOut[1].IN1
wrDataMemOut[2] => wrDataMemOut[2].IN1
wrDataMemOut[3] => wrDataMemOut[3].IN1
wrDataMemOut[4] => wrDataMemOut[4].IN1
wrDataMemOut[5] => wrDataMemOut[5].IN1
wrDataMemOut[6] => wrDataMemOut[6].IN1
wrDataMemOut[7] => wrDataMemOut[7].IN1
wrDataMemOut[8] => wrDataMemOut[8].IN1
wrDataMemOut[9] => wrDataMemOut[9].IN1
wrDataMemOut[10] => wrDataMemOut[10].IN1
wrDataMemOut[11] => wrDataMemOut[11].IN1
wrDataMemOut[12] => wrDataMemOut[12].IN1
wrDataMemOut[13] => wrDataMemOut[13].IN1
wrDataMemOut[14] => wrDataMemOut[14].IN1
wrDataMemOut[15] => wrDataMemOut[15].IN1
wrDataMemOut[16] => wrDataMemOut[16].IN1
wrDataMemOut[17] => wrDataMemOut[17].IN1
wrDataMemOut[18] => wrDataMemOut[18].IN1
wrDataMemOut[19] => wrDataMemOut[19].IN1
wrDataMemOut[20] => wrDataMemOut[20].IN1
wrDataMemOut[21] => wrDataMemOut[21].IN1
wrDataMemOut[22] => wrDataMemOut[22].IN1
wrDataMemOut[23] => wrDataMemOut[23].IN1
wrDataMemOut[24] => wrDataMemOut[24].IN1
wrDataMemOut[25] => wrDataMemOut[25].IN1
wrDataMemOut[26] => wrDataMemOut[26].IN1
wrDataMemOut[27] => wrDataMemOut[27].IN1
wrDataMemOut[28] => wrDataMemOut[28].IN1
wrDataMemOut[29] => wrDataMemOut[29].IN1
wrDataMemOut[30] => wrDataMemOut[30].IN1
wrDataMemOut[31] => wrDataMemOut[31].IN1
wrAddrMemOut[0] => wrAddrMemOut[0].IN1
wrAddrMemOut[1] => wrAddrMemOut[1].IN1
wrAddrMemOut[2] => wrAddrMemOut[2].IN1
wrAddrMemOut[3] => wrAddrMemOut[3].IN1
wrAddrMemOut[4] => wrAddrMemOut[4].IN1
wrAddrMemOut[5] => wrAddrMemOut[5].IN1
wrAddrMemOut[6] => ~NO_FANOUT~
wrAddrMemOut[7] => ~NO_FANOUT~
wrAddrMemOut[8] => ~NO_FANOUT~
wrAddrMemOut[9] => ~NO_FANOUT~
wrAddrMemOut[10] => ~NO_FANOUT~
wrAddrMemOut[11] => ~NO_FANOUT~
wrAddrMemOut[12] => ~NO_FANOUT~
wrAddrMemOut[13] => ~NO_FANOUT~
wrAddrMemOut[14] => ~NO_FANOUT~
wrAddrMemOut[15] => ~NO_FANOUT~
wrEnMemOut[0] => wrEnMemOut[0].IN1
rdDataConfigReg[0] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[1] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[2] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[3] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[4] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[5] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[6] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[7] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[8] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[9] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[10] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[11] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[12] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[13] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[14] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[15] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[16] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[17] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[18] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[19] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[20] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[21] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[22] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[23] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[24] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[25] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[26] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[27] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[28] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[29] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[30] <= aipConfigurationRegister:CONFREG.dataOutput
rdDataConfigReg[31] <= aipConfigurationRegister:CONFREG.dataOutput
statusIPcore[0] => statusIPcore[0].IN1
statusIPcore[1] => statusIPcore[1].IN1
statusIPcore[2] => statusIPcore[2].IN1
statusIPcore[3] => statusIPcore[3].IN1
statusIPcore[4] => statusIPcore[4].IN1
statusIPcore[5] => statusIPcore[5].IN1
statusIPcore[6] => statusIPcore[6].IN1
statusIPcore[7] => statusIPcore[7].IN1
intIPCore[0] => intIPCore[0].IN1
intIPCore[1] => intIPCore[1].IN1
intIPCore[2] => intIPCore[2].IN1
intIPCore[3] => intIPCore[3].IN1
intIPCore[4] => intIPCore[4].IN1
intIPCore[5] => intIPCore[5].IN1
intIPCore[6] => intIPCore[6].IN1
intIPCore[7] => intIPCore[7].IN1
startIPcore <= startAIP.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE|ID1000500B_aipModules:AIP|simple_dual_port_ram_single_clk:MEMIN[0].MEMIN
Write_clock__i => RAM_Structure.we_a.CLK
Write_clock__i => RAM_Structure.waddr_a[4].CLK
Write_clock__i => RAM_Structure.waddr_a[3].CLK
Write_clock__i => RAM_Structure.waddr_a[2].CLK
Write_clock__i => RAM_Structure.waddr_a[1].CLK
Write_clock__i => RAM_Structure.waddr_a[0].CLK
Write_clock__i => RAM_Structure.data_a[31].CLK
Write_clock__i => RAM_Structure.data_a[30].CLK
Write_clock__i => RAM_Structure.data_a[29].CLK
Write_clock__i => RAM_Structure.data_a[28].CLK
Write_clock__i => RAM_Structure.data_a[27].CLK
Write_clock__i => RAM_Structure.data_a[26].CLK
Write_clock__i => RAM_Structure.data_a[25].CLK
Write_clock__i => RAM_Structure.data_a[24].CLK
Write_clock__i => RAM_Structure.data_a[23].CLK
Write_clock__i => RAM_Structure.data_a[22].CLK
Write_clock__i => RAM_Structure.data_a[21].CLK
Write_clock__i => RAM_Structure.data_a[20].CLK
Write_clock__i => RAM_Structure.data_a[19].CLK
Write_clock__i => RAM_Structure.data_a[18].CLK
Write_clock__i => RAM_Structure.data_a[17].CLK
Write_clock__i => RAM_Structure.data_a[16].CLK
Write_clock__i => RAM_Structure.data_a[15].CLK
Write_clock__i => RAM_Structure.data_a[14].CLK
Write_clock__i => RAM_Structure.data_a[13].CLK
Write_clock__i => RAM_Structure.data_a[12].CLK
Write_clock__i => RAM_Structure.data_a[11].CLK
Write_clock__i => RAM_Structure.data_a[10].CLK
Write_clock__i => RAM_Structure.data_a[9].CLK
Write_clock__i => RAM_Structure.data_a[8].CLK
Write_clock__i => RAM_Structure.data_a[7].CLK
Write_clock__i => RAM_Structure.data_a[6].CLK
Write_clock__i => RAM_Structure.data_a[5].CLK
Write_clock__i => RAM_Structure.data_a[4].CLK
Write_clock__i => RAM_Structure.data_a[3].CLK
Write_clock__i => RAM_Structure.data_a[2].CLK
Write_clock__i => RAM_Structure.data_a[1].CLK
Write_clock__i => RAM_Structure.data_a[0].CLK
Write_clock__i => data_output__o[0]~reg0.CLK
Write_clock__i => data_output__o[1]~reg0.CLK
Write_clock__i => data_output__o[2]~reg0.CLK
Write_clock__i => data_output__o[3]~reg0.CLK
Write_clock__i => data_output__o[4]~reg0.CLK
Write_clock__i => data_output__o[5]~reg0.CLK
Write_clock__i => data_output__o[6]~reg0.CLK
Write_clock__i => data_output__o[7]~reg0.CLK
Write_clock__i => data_output__o[8]~reg0.CLK
Write_clock__i => data_output__o[9]~reg0.CLK
Write_clock__i => data_output__o[10]~reg0.CLK
Write_clock__i => data_output__o[11]~reg0.CLK
Write_clock__i => data_output__o[12]~reg0.CLK
Write_clock__i => data_output__o[13]~reg0.CLK
Write_clock__i => data_output__o[14]~reg0.CLK
Write_clock__i => data_output__o[15]~reg0.CLK
Write_clock__i => data_output__o[16]~reg0.CLK
Write_clock__i => data_output__o[17]~reg0.CLK
Write_clock__i => data_output__o[18]~reg0.CLK
Write_clock__i => data_output__o[19]~reg0.CLK
Write_clock__i => data_output__o[20]~reg0.CLK
Write_clock__i => data_output__o[21]~reg0.CLK
Write_clock__i => data_output__o[22]~reg0.CLK
Write_clock__i => data_output__o[23]~reg0.CLK
Write_clock__i => data_output__o[24]~reg0.CLK
Write_clock__i => data_output__o[25]~reg0.CLK
Write_clock__i => data_output__o[26]~reg0.CLK
Write_clock__i => data_output__o[27]~reg0.CLK
Write_clock__i => data_output__o[28]~reg0.CLK
Write_clock__i => data_output__o[29]~reg0.CLK
Write_clock__i => data_output__o[30]~reg0.CLK
Write_clock__i => data_output__o[31]~reg0.CLK
Write_clock__i => RAM_Structure.CLK0
Write_enable_i => RAM_Structure.we_a.DATAIN
Write_enable_i => RAM_Structure.WE
Write_addres_i[0] => RAM_Structure.waddr_a[0].DATAIN
Write_addres_i[0] => RAM_Structure.WADDR
Write_addres_i[1] => RAM_Structure.waddr_a[1].DATAIN
Write_addres_i[1] => RAM_Structure.WADDR1
Write_addres_i[2] => RAM_Structure.waddr_a[2].DATAIN
Write_addres_i[2] => RAM_Structure.WADDR2
Write_addres_i[3] => RAM_Structure.waddr_a[3].DATAIN
Write_addres_i[3] => RAM_Structure.WADDR3
Write_addres_i[4] => RAM_Structure.waddr_a[4].DATAIN
Write_addres_i[4] => RAM_Structure.WADDR4
Read_address_i[0] => RAM_Structure.RADDR
Read_address_i[1] => RAM_Structure.RADDR1
Read_address_i[2] => RAM_Structure.RADDR2
Read_address_i[3] => RAM_Structure.RADDR3
Read_address_i[4] => RAM_Structure.RADDR4
data_input___i[0] => RAM_Structure.data_a[0].DATAIN
data_input___i[0] => RAM_Structure.DATAIN
data_input___i[1] => RAM_Structure.data_a[1].DATAIN
data_input___i[1] => RAM_Structure.DATAIN1
data_input___i[2] => RAM_Structure.data_a[2].DATAIN
data_input___i[2] => RAM_Structure.DATAIN2
data_input___i[3] => RAM_Structure.data_a[3].DATAIN
data_input___i[3] => RAM_Structure.DATAIN3
data_input___i[4] => RAM_Structure.data_a[4].DATAIN
data_input___i[4] => RAM_Structure.DATAIN4
data_input___i[5] => RAM_Structure.data_a[5].DATAIN
data_input___i[5] => RAM_Structure.DATAIN5
data_input___i[6] => RAM_Structure.data_a[6].DATAIN
data_input___i[6] => RAM_Structure.DATAIN6
data_input___i[7] => RAM_Structure.data_a[7].DATAIN
data_input___i[7] => RAM_Structure.DATAIN7
data_input___i[8] => RAM_Structure.data_a[8].DATAIN
data_input___i[8] => RAM_Structure.DATAIN8
data_input___i[9] => RAM_Structure.data_a[9].DATAIN
data_input___i[9] => RAM_Structure.DATAIN9
data_input___i[10] => RAM_Structure.data_a[10].DATAIN
data_input___i[10] => RAM_Structure.DATAIN10
data_input___i[11] => RAM_Structure.data_a[11].DATAIN
data_input___i[11] => RAM_Structure.DATAIN11
data_input___i[12] => RAM_Structure.data_a[12].DATAIN
data_input___i[12] => RAM_Structure.DATAIN12
data_input___i[13] => RAM_Structure.data_a[13].DATAIN
data_input___i[13] => RAM_Structure.DATAIN13
data_input___i[14] => RAM_Structure.data_a[14].DATAIN
data_input___i[14] => RAM_Structure.DATAIN14
data_input___i[15] => RAM_Structure.data_a[15].DATAIN
data_input___i[15] => RAM_Structure.DATAIN15
data_input___i[16] => RAM_Structure.data_a[16].DATAIN
data_input___i[16] => RAM_Structure.DATAIN16
data_input___i[17] => RAM_Structure.data_a[17].DATAIN
data_input___i[17] => RAM_Structure.DATAIN17
data_input___i[18] => RAM_Structure.data_a[18].DATAIN
data_input___i[18] => RAM_Structure.DATAIN18
data_input___i[19] => RAM_Structure.data_a[19].DATAIN
data_input___i[19] => RAM_Structure.DATAIN19
data_input___i[20] => RAM_Structure.data_a[20].DATAIN
data_input___i[20] => RAM_Structure.DATAIN20
data_input___i[21] => RAM_Structure.data_a[21].DATAIN
data_input___i[21] => RAM_Structure.DATAIN21
data_input___i[22] => RAM_Structure.data_a[22].DATAIN
data_input___i[22] => RAM_Structure.DATAIN22
data_input___i[23] => RAM_Structure.data_a[23].DATAIN
data_input___i[23] => RAM_Structure.DATAIN23
data_input___i[24] => RAM_Structure.data_a[24].DATAIN
data_input___i[24] => RAM_Structure.DATAIN24
data_input___i[25] => RAM_Structure.data_a[25].DATAIN
data_input___i[25] => RAM_Structure.DATAIN25
data_input___i[26] => RAM_Structure.data_a[26].DATAIN
data_input___i[26] => RAM_Structure.DATAIN26
data_input___i[27] => RAM_Structure.data_a[27].DATAIN
data_input___i[27] => RAM_Structure.DATAIN27
data_input___i[28] => RAM_Structure.data_a[28].DATAIN
data_input___i[28] => RAM_Structure.DATAIN28
data_input___i[29] => RAM_Structure.data_a[29].DATAIN
data_input___i[29] => RAM_Structure.DATAIN29
data_input___i[30] => RAM_Structure.data_a[30].DATAIN
data_input___i[30] => RAM_Structure.DATAIN30
data_input___i[31] => RAM_Structure.data_a[31].DATAIN
data_input___i[31] => RAM_Structure.DATAIN31
data_output__o[0] <= data_output__o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[1] <= data_output__o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[2] <= data_output__o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[3] <= data_output__o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[4] <= data_output__o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[5] <= data_output__o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[6] <= data_output__o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[7] <= data_output__o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[8] <= data_output__o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[9] <= data_output__o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[10] <= data_output__o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[11] <= data_output__o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[12] <= data_output__o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[13] <= data_output__o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[14] <= data_output__o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[15] <= data_output__o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[16] <= data_output__o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[17] <= data_output__o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[18] <= data_output__o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[19] <= data_output__o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[20] <= data_output__o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[21] <= data_output__o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[22] <= data_output__o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[23] <= data_output__o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[24] <= data_output__o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[25] <= data_output__o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[26] <= data_output__o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[27] <= data_output__o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[28] <= data_output__o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[29] <= data_output__o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[30] <= data_output__o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[31] <= data_output__o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE|ID1000500B_aipModules:AIP|simple_dual_port_ram_single_clk:MEMOUT[0].MEMOUT
Write_clock__i => RAM_Structure.we_a.CLK
Write_clock__i => RAM_Structure.waddr_a[5].CLK
Write_clock__i => RAM_Structure.waddr_a[4].CLK
Write_clock__i => RAM_Structure.waddr_a[3].CLK
Write_clock__i => RAM_Structure.waddr_a[2].CLK
Write_clock__i => RAM_Structure.waddr_a[1].CLK
Write_clock__i => RAM_Structure.waddr_a[0].CLK
Write_clock__i => RAM_Structure.data_a[31].CLK
Write_clock__i => RAM_Structure.data_a[30].CLK
Write_clock__i => RAM_Structure.data_a[29].CLK
Write_clock__i => RAM_Structure.data_a[28].CLK
Write_clock__i => RAM_Structure.data_a[27].CLK
Write_clock__i => RAM_Structure.data_a[26].CLK
Write_clock__i => RAM_Structure.data_a[25].CLK
Write_clock__i => RAM_Structure.data_a[24].CLK
Write_clock__i => RAM_Structure.data_a[23].CLK
Write_clock__i => RAM_Structure.data_a[22].CLK
Write_clock__i => RAM_Structure.data_a[21].CLK
Write_clock__i => RAM_Structure.data_a[20].CLK
Write_clock__i => RAM_Structure.data_a[19].CLK
Write_clock__i => RAM_Structure.data_a[18].CLK
Write_clock__i => RAM_Structure.data_a[17].CLK
Write_clock__i => RAM_Structure.data_a[16].CLK
Write_clock__i => RAM_Structure.data_a[15].CLK
Write_clock__i => RAM_Structure.data_a[14].CLK
Write_clock__i => RAM_Structure.data_a[13].CLK
Write_clock__i => RAM_Structure.data_a[12].CLK
Write_clock__i => RAM_Structure.data_a[11].CLK
Write_clock__i => RAM_Structure.data_a[10].CLK
Write_clock__i => RAM_Structure.data_a[9].CLK
Write_clock__i => RAM_Structure.data_a[8].CLK
Write_clock__i => RAM_Structure.data_a[7].CLK
Write_clock__i => RAM_Structure.data_a[6].CLK
Write_clock__i => RAM_Structure.data_a[5].CLK
Write_clock__i => RAM_Structure.data_a[4].CLK
Write_clock__i => RAM_Structure.data_a[3].CLK
Write_clock__i => RAM_Structure.data_a[2].CLK
Write_clock__i => RAM_Structure.data_a[1].CLK
Write_clock__i => RAM_Structure.data_a[0].CLK
Write_clock__i => data_output__o[0]~reg0.CLK
Write_clock__i => data_output__o[1]~reg0.CLK
Write_clock__i => data_output__o[2]~reg0.CLK
Write_clock__i => data_output__o[3]~reg0.CLK
Write_clock__i => data_output__o[4]~reg0.CLK
Write_clock__i => data_output__o[5]~reg0.CLK
Write_clock__i => data_output__o[6]~reg0.CLK
Write_clock__i => data_output__o[7]~reg0.CLK
Write_clock__i => data_output__o[8]~reg0.CLK
Write_clock__i => data_output__o[9]~reg0.CLK
Write_clock__i => data_output__o[10]~reg0.CLK
Write_clock__i => data_output__o[11]~reg0.CLK
Write_clock__i => data_output__o[12]~reg0.CLK
Write_clock__i => data_output__o[13]~reg0.CLK
Write_clock__i => data_output__o[14]~reg0.CLK
Write_clock__i => data_output__o[15]~reg0.CLK
Write_clock__i => data_output__o[16]~reg0.CLK
Write_clock__i => data_output__o[17]~reg0.CLK
Write_clock__i => data_output__o[18]~reg0.CLK
Write_clock__i => data_output__o[19]~reg0.CLK
Write_clock__i => data_output__o[20]~reg0.CLK
Write_clock__i => data_output__o[21]~reg0.CLK
Write_clock__i => data_output__o[22]~reg0.CLK
Write_clock__i => data_output__o[23]~reg0.CLK
Write_clock__i => data_output__o[24]~reg0.CLK
Write_clock__i => data_output__o[25]~reg0.CLK
Write_clock__i => data_output__o[26]~reg0.CLK
Write_clock__i => data_output__o[27]~reg0.CLK
Write_clock__i => data_output__o[28]~reg0.CLK
Write_clock__i => data_output__o[29]~reg0.CLK
Write_clock__i => data_output__o[30]~reg0.CLK
Write_clock__i => data_output__o[31]~reg0.CLK
Write_clock__i => RAM_Structure.CLK0
Write_enable_i => RAM_Structure.we_a.DATAIN
Write_enable_i => RAM_Structure.WE
Write_addres_i[0] => RAM_Structure.waddr_a[0].DATAIN
Write_addres_i[0] => RAM_Structure.WADDR
Write_addres_i[1] => RAM_Structure.waddr_a[1].DATAIN
Write_addres_i[1] => RAM_Structure.WADDR1
Write_addres_i[2] => RAM_Structure.waddr_a[2].DATAIN
Write_addres_i[2] => RAM_Structure.WADDR2
Write_addres_i[3] => RAM_Structure.waddr_a[3].DATAIN
Write_addres_i[3] => RAM_Structure.WADDR3
Write_addres_i[4] => RAM_Structure.waddr_a[4].DATAIN
Write_addres_i[4] => RAM_Structure.WADDR4
Write_addres_i[5] => RAM_Structure.waddr_a[5].DATAIN
Write_addres_i[5] => RAM_Structure.WADDR5
Read_address_i[0] => RAM_Structure.RADDR
Read_address_i[1] => RAM_Structure.RADDR1
Read_address_i[2] => RAM_Structure.RADDR2
Read_address_i[3] => RAM_Structure.RADDR3
Read_address_i[4] => RAM_Structure.RADDR4
Read_address_i[5] => RAM_Structure.RADDR5
data_input___i[0] => RAM_Structure.data_a[0].DATAIN
data_input___i[0] => RAM_Structure.DATAIN
data_input___i[1] => RAM_Structure.data_a[1].DATAIN
data_input___i[1] => RAM_Structure.DATAIN1
data_input___i[2] => RAM_Structure.data_a[2].DATAIN
data_input___i[2] => RAM_Structure.DATAIN2
data_input___i[3] => RAM_Structure.data_a[3].DATAIN
data_input___i[3] => RAM_Structure.DATAIN3
data_input___i[4] => RAM_Structure.data_a[4].DATAIN
data_input___i[4] => RAM_Structure.DATAIN4
data_input___i[5] => RAM_Structure.data_a[5].DATAIN
data_input___i[5] => RAM_Structure.DATAIN5
data_input___i[6] => RAM_Structure.data_a[6].DATAIN
data_input___i[6] => RAM_Structure.DATAIN6
data_input___i[7] => RAM_Structure.data_a[7].DATAIN
data_input___i[7] => RAM_Structure.DATAIN7
data_input___i[8] => RAM_Structure.data_a[8].DATAIN
data_input___i[8] => RAM_Structure.DATAIN8
data_input___i[9] => RAM_Structure.data_a[9].DATAIN
data_input___i[9] => RAM_Structure.DATAIN9
data_input___i[10] => RAM_Structure.data_a[10].DATAIN
data_input___i[10] => RAM_Structure.DATAIN10
data_input___i[11] => RAM_Structure.data_a[11].DATAIN
data_input___i[11] => RAM_Structure.DATAIN11
data_input___i[12] => RAM_Structure.data_a[12].DATAIN
data_input___i[12] => RAM_Structure.DATAIN12
data_input___i[13] => RAM_Structure.data_a[13].DATAIN
data_input___i[13] => RAM_Structure.DATAIN13
data_input___i[14] => RAM_Structure.data_a[14].DATAIN
data_input___i[14] => RAM_Structure.DATAIN14
data_input___i[15] => RAM_Structure.data_a[15].DATAIN
data_input___i[15] => RAM_Structure.DATAIN15
data_input___i[16] => RAM_Structure.data_a[16].DATAIN
data_input___i[16] => RAM_Structure.DATAIN16
data_input___i[17] => RAM_Structure.data_a[17].DATAIN
data_input___i[17] => RAM_Structure.DATAIN17
data_input___i[18] => RAM_Structure.data_a[18].DATAIN
data_input___i[18] => RAM_Structure.DATAIN18
data_input___i[19] => RAM_Structure.data_a[19].DATAIN
data_input___i[19] => RAM_Structure.DATAIN19
data_input___i[20] => RAM_Structure.data_a[20].DATAIN
data_input___i[20] => RAM_Structure.DATAIN20
data_input___i[21] => RAM_Structure.data_a[21].DATAIN
data_input___i[21] => RAM_Structure.DATAIN21
data_input___i[22] => RAM_Structure.data_a[22].DATAIN
data_input___i[22] => RAM_Structure.DATAIN22
data_input___i[23] => RAM_Structure.data_a[23].DATAIN
data_input___i[23] => RAM_Structure.DATAIN23
data_input___i[24] => RAM_Structure.data_a[24].DATAIN
data_input___i[24] => RAM_Structure.DATAIN24
data_input___i[25] => RAM_Structure.data_a[25].DATAIN
data_input___i[25] => RAM_Structure.DATAIN25
data_input___i[26] => RAM_Structure.data_a[26].DATAIN
data_input___i[26] => RAM_Structure.DATAIN26
data_input___i[27] => RAM_Structure.data_a[27].DATAIN
data_input___i[27] => RAM_Structure.DATAIN27
data_input___i[28] => RAM_Structure.data_a[28].DATAIN
data_input___i[28] => RAM_Structure.DATAIN28
data_input___i[29] => RAM_Structure.data_a[29].DATAIN
data_input___i[29] => RAM_Structure.DATAIN29
data_input___i[30] => RAM_Structure.data_a[30].DATAIN
data_input___i[30] => RAM_Structure.DATAIN30
data_input___i[31] => RAM_Structure.data_a[31].DATAIN
data_input___i[31] => RAM_Structure.DATAIN31
data_output__o[0] <= data_output__o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[1] <= data_output__o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[2] <= data_output__o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[3] <= data_output__o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[4] <= data_output__o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[5] <= data_output__o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[6] <= data_output__o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[7] <= data_output__o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[8] <= data_output__o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[9] <= data_output__o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[10] <= data_output__o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[11] <= data_output__o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[12] <= data_output__o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[13] <= data_output__o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[14] <= data_output__o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[15] <= data_output__o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[16] <= data_output__o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[17] <= data_output__o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[18] <= data_output__o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[19] <= data_output__o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[20] <= data_output__o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[21] <= data_output__o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[22] <= data_output__o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[23] <= data_output__o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[24] <= data_output__o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[25] <= data_output__o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[26] <= data_output__o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[27] <= data_output__o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[28] <= data_output__o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[29] <= data_output__o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[30] <= data_output__o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output__o[31] <= data_output__o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE|ID1000500B_aipModules:AIP|aipConfigurationRegister:CONFREG
reset => regConfigStreaming[0].ACLR
reset => regConfigStreaming[1].ACLR
reset => regConfigStreaming[2].ACLR
reset => regConfigStreaming[3].ACLR
reset => regConfigStreaming[4].ACLR
reset => regConfigStreaming[5].ACLR
reset => regConfigStreaming[6].ACLR
reset => regConfigStreaming[7].ACLR
reset => regConfigStreaming[8].ACLR
reset => regConfigStreaming[9].ACLR
reset => regConfigStreaming[10].ACLR
reset => regConfigStreaming[11].ACLR
reset => regConfigStreaming[12].ACLR
reset => regConfigStreaming[13].ACLR
reset => regConfigStreaming[14].ACLR
reset => regConfigStreaming[15].ACLR
reset => regConfigStreaming[16].ACLR
reset => regConfigStreaming[17].ACLR
reset => regConfigStreaming[18].ACLR
reset => regConfigStreaming[19].ACLR
reset => regConfigStreaming[20].ACLR
reset => regConfigStreaming[21].ACLR
reset => regConfigStreaming[22].ACLR
reset => regConfigStreaming[23].ACLR
reset => regConfigStreaming[24].ACLR
reset => regConfigStreaming[25].ACLR
reset => regConfigStreaming[26].ACLR
reset => regConfigStreaming[27].ACLR
reset => regConfigStreaming[28].ACLR
reset => regConfigStreaming[29].ACLR
reset => regConfigStreaming[30].ACLR
reset => regConfigStreaming[31].ACLR
reset => regConfig[0][0].ACLR
reset => regConfig[0][1].ACLR
reset => regConfig[0][2].ACLR
reset => regConfig[0][3].ACLR
reset => regConfig[0][4].ACLR
reset => regConfig[0][5].ACLR
reset => regConfig[0][6].ACLR
reset => regConfig[0][7].ACLR
reset => regConfig[0][8].ACLR
reset => regConfig[0][9].ACLR
reset => regConfig[0][10].ACLR
reset => regConfig[0][11].ACLR
reset => regConfig[0][12].ACLR
reset => regConfig[0][13].ACLR
reset => regConfig[0][14].ACLR
reset => regConfig[0][15].ACLR
reset => regConfig[0][16].ACLR
reset => regConfig[0][17].ACLR
reset => regConfig[0][18].ACLR
reset => regConfig[0][19].ACLR
reset => regConfig[0][20].ACLR
reset => regConfig[0][21].ACLR
reset => regConfig[0][22].ACLR
reset => regConfig[0][23].ACLR
reset => regConfig[0][24].ACLR
reset => regConfig[0][25].ACLR
reset => regConfig[0][26].ACLR
reset => regConfig[0][27].ACLR
reset => regConfig[0][28].ACLR
reset => regConfig[0][29].ACLR
reset => regConfig[0][30].ACLR
reset => regConfig[0][31].ACLR
writeClock => regConfigStreaming[0].CLK
writeClock => regConfigStreaming[1].CLK
writeClock => regConfigStreaming[2].CLK
writeClock => regConfigStreaming[3].CLK
writeClock => regConfigStreaming[4].CLK
writeClock => regConfigStreaming[5].CLK
writeClock => regConfigStreaming[6].CLK
writeClock => regConfigStreaming[7].CLK
writeClock => regConfigStreaming[8].CLK
writeClock => regConfigStreaming[9].CLK
writeClock => regConfigStreaming[10].CLK
writeClock => regConfigStreaming[11].CLK
writeClock => regConfigStreaming[12].CLK
writeClock => regConfigStreaming[13].CLK
writeClock => regConfigStreaming[14].CLK
writeClock => regConfigStreaming[15].CLK
writeClock => regConfigStreaming[16].CLK
writeClock => regConfigStreaming[17].CLK
writeClock => regConfigStreaming[18].CLK
writeClock => regConfigStreaming[19].CLK
writeClock => regConfigStreaming[20].CLK
writeClock => regConfigStreaming[21].CLK
writeClock => regConfigStreaming[22].CLK
writeClock => regConfigStreaming[23].CLK
writeClock => regConfigStreaming[24].CLK
writeClock => regConfigStreaming[25].CLK
writeClock => regConfigStreaming[26].CLK
writeClock => regConfigStreaming[27].CLK
writeClock => regConfigStreaming[28].CLK
writeClock => regConfigStreaming[29].CLK
writeClock => regConfigStreaming[30].CLK
writeClock => regConfigStreaming[31].CLK
writeClock => regConfig[0][0].CLK
writeClock => regConfig[0][1].CLK
writeClock => regConfig[0][2].CLK
writeClock => regConfig[0][3].CLK
writeClock => regConfig[0][4].CLK
writeClock => regConfig[0][5].CLK
writeClock => regConfig[0][6].CLK
writeClock => regConfig[0][7].CLK
writeClock => regConfig[0][8].CLK
writeClock => regConfig[0][9].CLK
writeClock => regConfig[0][10].CLK
writeClock => regConfig[0][11].CLK
writeClock => regConfig[0][12].CLK
writeClock => regConfig[0][13].CLK
writeClock => regConfig[0][14].CLK
writeClock => regConfig[0][15].CLK
writeClock => regConfig[0][16].CLK
writeClock => regConfig[0][17].CLK
writeClock => regConfig[0][18].CLK
writeClock => regConfig[0][19].CLK
writeClock => regConfig[0][20].CLK
writeClock => regConfig[0][21].CLK
writeClock => regConfig[0][22].CLK
writeClock => regConfig[0][23].CLK
writeClock => regConfig[0][24].CLK
writeClock => regConfig[0][25].CLK
writeClock => regConfig[0][26].CLK
writeClock => regConfig[0][27].CLK
writeClock => regConfig[0][28].CLK
writeClock => regConfig[0][29].CLK
writeClock => regConfig[0][30].CLK
writeClock => regConfig[0][31].CLK
writeEnable => regConfig[0][31].ENA
writeEnable => regConfig[0][30].ENA
writeEnable => regConfig[0][29].ENA
writeEnable => regConfig[0][28].ENA
writeEnable => regConfig[0][27].ENA
writeEnable => regConfig[0][26].ENA
writeEnable => regConfig[0][25].ENA
writeEnable => regConfig[0][24].ENA
writeEnable => regConfig[0][23].ENA
writeEnable => regConfig[0][22].ENA
writeEnable => regConfig[0][21].ENA
writeEnable => regConfig[0][20].ENA
writeEnable => regConfig[0][19].ENA
writeEnable => regConfig[0][18].ENA
writeEnable => regConfig[0][17].ENA
writeEnable => regConfig[0][16].ENA
writeEnable => regConfig[0][15].ENA
writeEnable => regConfig[0][14].ENA
writeEnable => regConfig[0][13].ENA
writeEnable => regConfig[0][12].ENA
writeEnable => regConfig[0][11].ENA
writeEnable => regConfig[0][10].ENA
writeEnable => regConfig[0][9].ENA
writeEnable => regConfig[0][8].ENA
writeEnable => regConfig[0][7].ENA
writeEnable => regConfig[0][6].ENA
writeEnable => regConfig[0][5].ENA
writeEnable => regConfig[0][4].ENA
writeEnable => regConfig[0][3].ENA
writeEnable => regConfig[0][2].ENA
writeEnable => regConfig[0][1].ENA
writeEnable => regConfigStreaming[0].ENA
writeEnable => regConfig[0][0].ENA
writeEnable => regConfigStreaming[31].ENA
writeEnable => regConfigStreaming[30].ENA
writeEnable => regConfigStreaming[29].ENA
writeEnable => regConfigStreaming[28].ENA
writeEnable => regConfigStreaming[27].ENA
writeEnable => regConfigStreaming[26].ENA
writeEnable => regConfigStreaming[25].ENA
writeEnable => regConfigStreaming[24].ENA
writeEnable => regConfigStreaming[23].ENA
writeEnable => regConfigStreaming[22].ENA
writeEnable => regConfigStreaming[21].ENA
writeEnable => regConfigStreaming[20].ENA
writeEnable => regConfigStreaming[19].ENA
writeEnable => regConfigStreaming[18].ENA
writeEnable => regConfigStreaming[17].ENA
writeEnable => regConfigStreaming[16].ENA
writeEnable => regConfigStreaming[15].ENA
writeEnable => regConfigStreaming[14].ENA
writeEnable => regConfigStreaming[13].ENA
writeEnable => regConfigStreaming[12].ENA
writeEnable => regConfigStreaming[11].ENA
writeEnable => regConfigStreaming[10].ENA
writeEnable => regConfigStreaming[9].ENA
writeEnable => regConfigStreaming[8].ENA
writeEnable => regConfigStreaming[7].ENA
writeEnable => regConfigStreaming[6].ENA
writeEnable => regConfigStreaming[5].ENA
writeEnable => regConfigStreaming[4].ENA
writeEnable => regConfigStreaming[3].ENA
writeEnable => regConfigStreaming[2].ENA
writeEnable => regConfigStreaming[1].ENA
writeAddress[0] => Equal0.IN63
writeAddress[0] => Decoder0.IN0
writeAddress[1] => Equal0.IN62
writeAddress[1] => LessThan0.IN4
writeAddress[2] => Equal0.IN61
writeAddress[2] => LessThan0.IN3
dataInput[0] => regConfig.DATAB
dataInput[0] => regConfigStreaming.DATAB
dataInput[1] => regConfig.DATAB
dataInput[1] => regConfigStreaming.DATAB
dataInput[2] => regConfig.DATAB
dataInput[2] => regConfigStreaming.DATAB
dataInput[3] => regConfig.DATAB
dataInput[3] => regConfigStreaming.DATAB
dataInput[4] => regConfig.DATAB
dataInput[4] => regConfigStreaming.DATAB
dataInput[5] => regConfig.DATAB
dataInput[5] => regConfigStreaming.DATAB
dataInput[6] => regConfig.DATAB
dataInput[6] => regConfigStreaming.DATAB
dataInput[7] => regConfig.DATAB
dataInput[7] => regConfigStreaming.DATAB
dataInput[8] => regConfig.DATAB
dataInput[8] => regConfigStreaming.DATAB
dataInput[9] => regConfig.DATAB
dataInput[9] => regConfigStreaming.DATAB
dataInput[10] => regConfig.DATAB
dataInput[10] => regConfigStreaming.DATAB
dataInput[11] => regConfig.DATAB
dataInput[11] => regConfigStreaming.DATAB
dataInput[12] => regConfig.DATAB
dataInput[12] => regConfigStreaming.DATAB
dataInput[13] => regConfig.DATAB
dataInput[13] => regConfigStreaming.DATAB
dataInput[14] => regConfig.DATAB
dataInput[14] => regConfigStreaming.DATAB
dataInput[15] => regConfig.DATAB
dataInput[15] => regConfigStreaming.DATAB
dataInput[16] => regConfig.DATAB
dataInput[16] => regConfigStreaming.DATAB
dataInput[17] => regConfig.DATAB
dataInput[17] => regConfigStreaming.DATAB
dataInput[18] => regConfig.DATAB
dataInput[18] => regConfigStreaming.DATAB
dataInput[19] => regConfig.DATAB
dataInput[19] => regConfigStreaming.DATAB
dataInput[20] => regConfig.DATAB
dataInput[20] => regConfigStreaming.DATAB
dataInput[21] => regConfig.DATAB
dataInput[21] => regConfigStreaming.DATAB
dataInput[22] => regConfig.DATAB
dataInput[22] => regConfigStreaming.DATAB
dataInput[23] => regConfig.DATAB
dataInput[23] => regConfigStreaming.DATAB
dataInput[24] => regConfig.DATAB
dataInput[24] => regConfigStreaming.DATAB
dataInput[25] => regConfig.DATAB
dataInput[25] => regConfigStreaming.DATAB
dataInput[26] => regConfig.DATAB
dataInput[26] => regConfigStreaming.DATAB
dataInput[27] => regConfig.DATAB
dataInput[27] => regConfigStreaming.DATAB
dataInput[28] => regConfig.DATAB
dataInput[28] => regConfigStreaming.DATAB
dataInput[29] => regConfig.DATAB
dataInput[29] => regConfigStreaming.DATAB
dataInput[30] => regConfig.DATAB
dataInput[30] => regConfigStreaming.DATAB
dataInput[31] => regConfig.DATAB
dataInput[31] => regConfigStreaming.DATAB
dataOutput[0] <= regConfig[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[1] <= regConfig[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[2] <= regConfig[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[3] <= regConfig[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[4] <= regConfig[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[5] <= regConfig[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[6] <= regConfig[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[7] <= regConfig[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[8] <= regConfig[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[9] <= regConfig[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[10] <= regConfig[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[11] <= regConfig[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[12] <= regConfig[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[13] <= regConfig[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[14] <= regConfig[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[15] <= regConfig[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[16] <= regConfig[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[17] <= regConfig[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[18] <= regConfig[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[19] <= regConfig[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[20] <= regConfig[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[21] <= regConfig[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[22] <= regConfig[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[23] <= regConfig[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[24] <= regConfig[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[25] <= regConfig[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[26] <= regConfig[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[27] <= regConfig[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[28] <= regConfig[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[29] <= regConfig[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[30] <= regConfig[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[31] <= regConfig[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[32] <= regConfigStreaming[0].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[33] <= regConfigStreaming[1].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[34] <= regConfigStreaming[2].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[35] <= regConfigStreaming[3].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[36] <= regConfigStreaming[4].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[37] <= regConfigStreaming[5].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[38] <= regConfigStreaming[6].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[39] <= regConfigStreaming[7].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[40] <= regConfigStreaming[8].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[41] <= regConfigStreaming[9].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[42] <= regConfigStreaming[10].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[43] <= regConfigStreaming[11].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[44] <= regConfigStreaming[12].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[45] <= regConfigStreaming[13].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[46] <= regConfigStreaming[14].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[47] <= regConfigStreaming[15].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[48] <= regConfigStreaming[16].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[49] <= regConfigStreaming[17].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[50] <= regConfigStreaming[18].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[51] <= regConfigStreaming[19].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[52] <= regConfigStreaming[20].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[53] <= regConfigStreaming[21].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[54] <= regConfigStreaming[22].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[55] <= regConfigStreaming[23].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[56] <= regConfigStreaming[24].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[57] <= regConfigStreaming[25].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[58] <= regConfigStreaming[26].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[59] <= regConfigStreaming[27].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[60] <= regConfigStreaming[28].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[61] <= regConfigStreaming[29].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[62] <= regConfigStreaming[30].DB_MAX_OUTPUT_PORT_TYPE
dataOutput[63] <= regConfigStreaming[31].DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE|ID1000500B_aipModules:AIP|ID1000500B_aipCtrl:CNTRL
clk => regWrAddrConfigReg[0].CLK
clk => regWrAddrConfigReg[1].CLK
clk => regWrAddrConfigReg[2].CLK
clk => regRdAddrMemOut[0][0].CLK
clk => regRdAddrMemOut[0][1].CLK
clk => regRdAddrMemOut[0][2].CLK
clk => regRdAddrMemOut[0][3].CLK
clk => regRdAddrMemOut[0][4].CLK
clk => regRdAddrMemOut[0][5].CLK
clk => regRdAddrMemOut[0][6].CLK
clk => regRdAddrMemOut[0][7].CLK
clk => regRdAddrMemOut[0][8].CLK
clk => regRdAddrMemOut[0][9].CLK
clk => regRdAddrMemOut[0][10].CLK
clk => regRdAddrMemOut[0][11].CLK
clk => regRdAddrMemOut[0][12].CLK
clk => regRdAddrMemOut[0][13].CLK
clk => regRdAddrMemOut[0][14].CLK
clk => regRdAddrMemOut[0][15].CLK
clk => regWrAddrMemIn[0][0].CLK
clk => regWrAddrMemIn[0][1].CLK
clk => regWrAddrMemIn[0][2].CLK
clk => regWrAddrMemIn[0][3].CLK
clk => regWrAddrMemIn[0][4].CLK
clk => regWrAddrMemIn[0][5].CLK
clk => regWrAddrMemIn[0][6].CLK
clk => regWrAddrMemIn[0][7].CLK
clk => regWrAddrMemIn[0][8].CLK
clk => regWrAddrMemIn[0][9].CLK
clk => regWrAddrMemIn[0][10].CLK
clk => regWrAddrMemIn[0][11].CLK
clk => regWrAddrMemIn[0][12].CLK
clk => regWrAddrMemIn[0][13].CLK
clk => regWrAddrMemIn[0][14].CLK
clk => regWrAddrMemIn[0][15].CLK
rst => regWrAddrConfigReg[0].ACLR
rst => regWrAddrConfigReg[1].ACLR
rst => regWrAddrConfigReg[2].ACLR
rst => regRdAddrMemOut[0][0].ACLR
rst => regRdAddrMemOut[0][1].ACLR
rst => regRdAddrMemOut[0][2].ACLR
rst => regRdAddrMemOut[0][3].ACLR
rst => regRdAddrMemOut[0][4].ACLR
rst => regRdAddrMemOut[0][5].ACLR
rst => regRdAddrMemOut[0][6].ACLR
rst => regRdAddrMemOut[0][7].ACLR
rst => regRdAddrMemOut[0][8].ACLR
rst => regRdAddrMemOut[0][9].ACLR
rst => regRdAddrMemOut[0][10].ACLR
rst => regRdAddrMemOut[0][11].ACLR
rst => regRdAddrMemOut[0][12].ACLR
rst => regRdAddrMemOut[0][13].ACLR
rst => regRdAddrMemOut[0][14].ACLR
rst => regRdAddrMemOut[0][15].ACLR
rst => regWrAddrMemIn[0][0].ACLR
rst => regWrAddrMemIn[0][1].ACLR
rst => regWrAddrMemIn[0][2].ACLR
rst => regWrAddrMemIn[0][3].ACLR
rst => regWrAddrMemIn[0][4].ACLR
rst => regWrAddrMemIn[0][5].ACLR
rst => regWrAddrMemIn[0][6].ACLR
rst => regWrAddrMemIn[0][7].ACLR
rst => regWrAddrMemIn[0][8].ACLR
rst => regWrAddrMemIn[0][9].ACLR
rst => regWrAddrMemIn[0][10].ACLR
rst => regWrAddrMemIn[0][11].ACLR
rst => regWrAddrMemIn[0][12].ACLR
rst => regWrAddrMemIn[0][13].ACLR
rst => regWrAddrMemIn[0][14].ACLR
rst => regWrAddrMemIn[0][15].ACLR
en => regWrAddrConfigReg[0].ENA
en => regWrAddrMemIn[0][15].ENA
en => regWrAddrMemIn[0][14].ENA
en => regWrAddrMemIn[0][13].ENA
en => regWrAddrMemIn[0][12].ENA
en => regWrAddrMemIn[0][11].ENA
en => regWrAddrMemIn[0][10].ENA
en => regWrAddrMemIn[0][9].ENA
en => regWrAddrMemIn[0][8].ENA
en => regWrAddrMemIn[0][7].ENA
en => regWrAddrMemIn[0][6].ENA
en => regWrAddrMemIn[0][5].ENA
en => regWrAddrMemIn[0][4].ENA
en => regWrAddrMemIn[0][3].ENA
en => regWrAddrMemIn[0][2].ENA
en => regWrAddrMemIn[0][1].ENA
en => regWrAddrMemIn[0][0].ENA
en => regRdAddrMemOut[0][15].ENA
en => regRdAddrMemOut[0][14].ENA
en => regRdAddrMemOut[0][13].ENA
en => regRdAddrMemOut[0][12].ENA
en => regRdAddrMemOut[0][11].ENA
en => regRdAddrMemOut[0][10].ENA
en => regRdAddrMemOut[0][9].ENA
en => regRdAddrMemOut[0][8].ENA
en => regRdAddrMemOut[0][7].ENA
en => regRdAddrMemOut[0][6].ENA
en => regRdAddrMemOut[0][5].ENA
en => regRdAddrMemOut[0][4].ENA
en => regRdAddrMemOut[0][3].ENA
en => regRdAddrMemOut[0][2].ENA
en => regRdAddrMemOut[0][1].ENA
en => regRdAddrMemOut[0][0].ENA
en => regWrAddrConfigReg[2].ENA
en => regWrAddrConfigReg[1].ENA
readAIP => always0.IN1
writeAIP => setStatus.IN1
writeAIP => wrEnMemIn.IN1
writeAIP => always0.IN1
writeAIP => always0.IN1
writeAIP => always0.IN1
writeAIP => always0.IN1
configAIP[0] => Equal0.IN4
configAIP[0] => Equal1.IN4
configAIP[0] => Equal2.IN0
configAIP[0] => Equal3.IN1
configAIP[0] => Equal4.IN4
configAIP[0] => Equal5.IN1
configAIP[0] => Equal6.IN4
configAIP[1] => Equal0.IN3
configAIP[1] => Equal1.IN3
configAIP[1] => Equal2.IN4
configAIP[1] => Equal3.IN0
configAIP[1] => Equal4.IN0
configAIP[1] => Equal5.IN4
configAIP[1] => Equal6.IN3
configAIP[2] => Equal0.IN2
configAIP[2] => Equal1.IN2
configAIP[2] => Equal2.IN3
configAIP[2] => Equal3.IN4
configAIP[2] => Equal4.IN3
configAIP[2] => Equal5.IN0
configAIP[2] => Equal6.IN0
configAIP[3] => Equal0.IN1
configAIP[3] => Equal1.IN1
configAIP[3] => Equal2.IN2
configAIP[3] => Equal3.IN3
configAIP[3] => Equal4.IN2
configAIP[3] => Equal5.IN3
configAIP[3] => Equal6.IN2
configAIP[4] => Equal0.IN0
configAIP[4] => Equal1.IN0
configAIP[4] => Equal2.IN1
configAIP[4] => Equal3.IN2
configAIP[4] => Equal4.IN1
configAIP[4] => Equal5.IN2
configAIP[4] => Equal6.IN1
wrEnMemIn[0] <= wrEnMemIn.DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[0] <= regWrAddrMemIn[0][0].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[1] <= regWrAddrMemIn[0][1].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[2] <= regWrAddrMemIn[0][2].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[3] <= regWrAddrMemIn[0][3].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[4] <= regWrAddrMemIn[0][4].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[5] <= regWrAddrMemIn[0][5].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[6] <= regWrAddrMemIn[0][6].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[7] <= regWrAddrMemIn[0][7].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[8] <= regWrAddrMemIn[0][8].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[9] <= regWrAddrMemIn[0][9].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[10] <= regWrAddrMemIn[0][10].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[11] <= regWrAddrMemIn[0][11].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[12] <= regWrAddrMemIn[0][12].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[13] <= regWrAddrMemIn[0][13].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[14] <= regWrAddrMemIn[0][14].DB_MAX_OUTPUT_PORT_TYPE
wrAddrMemIn[15] <= regWrAddrMemIn[0][15].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[0] <= regRdAddrMemOut[0][0].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[1] <= regRdAddrMemOut[0][1].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[2] <= regRdAddrMemOut[0][2].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[3] <= regRdAddrMemOut[0][3].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[4] <= regRdAddrMemOut[0][4].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[5] <= regRdAddrMemOut[0][5].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[6] <= regRdAddrMemOut[0][6].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[7] <= regRdAddrMemOut[0][7].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[8] <= regRdAddrMemOut[0][8].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[9] <= regRdAddrMemOut[0][9].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[10] <= regRdAddrMemOut[0][10].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[11] <= regRdAddrMemOut[0][11].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[12] <= regRdAddrMemOut[0][12].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[13] <= regRdAddrMemOut[0][13].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[14] <= regRdAddrMemOut[0][14].DB_MAX_OUTPUT_PORT_TYPE
rdAddrMemOut[15] <= regRdAddrMemOut[0][15].DB_MAX_OUTPUT_PORT_TYPE
wrAddrConfigReg[0] <= regWrAddrConfigReg[0].DB_MAX_OUTPUT_PORT_TYPE
wrAddrConfigReg[1] <= regWrAddrConfigReg[1].DB_MAX_OUTPUT_PORT_TYPE
wrAddrConfigReg[2] <= regWrAddrConfigReg[2].DB_MAX_OUTPUT_PORT_TYPE
wrEnConfigReg <= always0.DB_MAX_OUTPUT_PORT_TYPE
memAddr[0] => regWrAddrMemIn.DATAB
memAddr[0] => regRdAddrMemOut.DATAB
memAddr[0] => regWrAddrConfigReg.DATAB
memAddr[1] => regWrAddrMemIn.DATAB
memAddr[1] => regRdAddrMemOut.DATAB
memAddr[1] => regWrAddrConfigReg.DATAB
memAddr[2] => regWrAddrMemIn.DATAB
memAddr[2] => regRdAddrMemOut.DATAB
memAddr[2] => regWrAddrConfigReg.DATAB
memAddr[3] => regWrAddrMemIn.DATAB
memAddr[3] => regRdAddrMemOut.DATAB
memAddr[4] => regWrAddrMemIn.DATAB
memAddr[4] => regRdAddrMemOut.DATAB
memAddr[5] => regWrAddrMemIn.DATAB
memAddr[5] => regRdAddrMemOut.DATAB
memAddr[6] => regWrAddrMemIn.DATAB
memAddr[6] => regRdAddrMemOut.DATAB
memAddr[7] => regWrAddrMemIn.DATAB
memAddr[7] => regRdAddrMemOut.DATAB
memAddr[8] => regWrAddrMemIn.DATAB
memAddr[8] => regRdAddrMemOut.DATAB
memAddr[9] => regWrAddrMemIn.DATAB
memAddr[9] => regRdAddrMemOut.DATAB
memAddr[10] => regWrAddrMemIn.DATAB
memAddr[10] => regRdAddrMemOut.DATAB
memAddr[11] => regWrAddrMemIn.DATAB
memAddr[11] => regRdAddrMemOut.DATAB
memAddr[12] => regWrAddrMemIn.DATAB
memAddr[12] => regRdAddrMemOut.DATAB
memAddr[13] => regWrAddrMemIn.DATAB
memAddr[13] => regRdAddrMemOut.DATAB
memAddr[14] => regWrAddrMemIn.DATAB
memAddr[14] => regRdAddrMemOut.DATAB
memAddr[15] => regWrAddrMemIn.DATAB
memAddr[15] => regRdAddrMemOut.DATAB
setStatus <= setStatus.DB_MAX_OUTPUT_PORT_TYPE
selMux[0] <= selMux.DB_MAX_OUTPUT_PORT_TYPE
selMux[1] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE|ID1000500B_aipModules:AIP|aipParametricMux:MUX
data_in[0] => Mux31.IN2
data_in[1] => Mux30.IN2
data_in[2] => Mux29.IN2
data_in[3] => Mux28.IN2
data_in[4] => Mux27.IN2
data_in[5] => Mux26.IN2
data_in[6] => Mux25.IN2
data_in[7] => Mux24.IN2
data_in[8] => Mux23.IN2
data_in[9] => Mux22.IN2
data_in[10] => Mux21.IN2
data_in[11] => Mux20.IN2
data_in[12] => Mux19.IN2
data_in[13] => Mux18.IN2
data_in[14] => Mux17.IN2
data_in[15] => Mux16.IN2
data_in[16] => Mux15.IN2
data_in[17] => Mux14.IN2
data_in[18] => Mux13.IN2
data_in[19] => Mux12.IN2
data_in[20] => Mux11.IN2
data_in[21] => Mux10.IN2
data_in[22] => Mux9.IN2
data_in[23] => Mux8.IN2
data_in[24] => Mux7.IN2
data_in[25] => Mux6.IN2
data_in[26] => Mux5.IN2
data_in[27] => Mux4.IN2
data_in[28] => Mux3.IN2
data_in[29] => Mux2.IN2
data_in[30] => Mux1.IN2
data_in[31] => Mux0.IN2
data_in[32] => Mux31.IN3
data_in[33] => Mux30.IN3
data_in[34] => Mux29.IN3
data_in[35] => Mux28.IN3
data_in[36] => Mux27.IN3
data_in[37] => Mux26.IN3
data_in[38] => Mux25.IN3
data_in[39] => Mux24.IN3
data_in[40] => Mux23.IN3
data_in[41] => Mux22.IN3
data_in[42] => Mux21.IN3
data_in[43] => Mux20.IN3
data_in[44] => Mux19.IN3
data_in[45] => Mux18.IN3
data_in[46] => Mux17.IN3
data_in[47] => Mux16.IN3
data_in[48] => Mux15.IN3
data_in[49] => Mux14.IN3
data_in[50] => Mux13.IN3
data_in[51] => Mux12.IN3
data_in[52] => Mux11.IN3
data_in[53] => Mux10.IN3
data_in[54] => Mux9.IN3
data_in[55] => Mux8.IN3
data_in[56] => Mux7.IN3
data_in[57] => Mux6.IN3
data_in[58] => Mux5.IN3
data_in[59] => Mux4.IN3
data_in[60] => Mux3.IN3
data_in[61] => Mux2.IN3
data_in[62] => Mux1.IN3
data_in[63] => Mux0.IN3
data_in[64] => Mux31.IN4
data_in[65] => Mux30.IN4
data_in[66] => Mux29.IN4
data_in[67] => Mux28.IN4
data_in[68] => Mux27.IN4
data_in[69] => Mux26.IN4
data_in[70] => Mux25.IN4
data_in[71] => Mux24.IN4
data_in[72] => Mux23.IN4
data_in[73] => Mux22.IN4
data_in[74] => Mux21.IN4
data_in[75] => Mux20.IN4
data_in[76] => Mux19.IN4
data_in[77] => Mux18.IN4
data_in[78] => Mux17.IN4
data_in[79] => Mux16.IN4
data_in[80] => Mux15.IN4
data_in[81] => Mux14.IN4
data_in[82] => Mux13.IN4
data_in[83] => Mux12.IN4
data_in[84] => Mux11.IN4
data_in[85] => Mux10.IN4
data_in[86] => Mux9.IN4
data_in[87] => Mux8.IN4
data_in[88] => Mux7.IN4
data_in[89] => Mux6.IN4
data_in[90] => Mux5.IN4
data_in[91] => Mux4.IN4
data_in[92] => Mux3.IN4
data_in[93] => Mux2.IN4
data_in[94] => Mux1.IN4
data_in[95] => Mux0.IN4
data_in[96] => Mux31.IN5
data_in[97] => Mux30.IN5
data_in[98] => Mux29.IN5
data_in[99] => Mux28.IN5
data_in[100] => Mux27.IN5
data_in[101] => Mux26.IN5
data_in[102] => Mux25.IN5
data_in[103] => Mux24.IN5
data_in[104] => Mux23.IN5
data_in[105] => Mux22.IN5
data_in[106] => Mux21.IN5
data_in[107] => Mux20.IN5
data_in[108] => Mux19.IN5
data_in[109] => Mux18.IN5
data_in[110] => Mux17.IN5
data_in[111] => Mux16.IN5
data_in[112] => Mux15.IN5
data_in[113] => Mux14.IN5
data_in[114] => Mux13.IN5
data_in[115] => Mux12.IN5
data_in[116] => Mux11.IN5
data_in[117] => Mux10.IN5
data_in[118] => Mux9.IN5
data_in[119] => Mux8.IN5
data_in[120] => Mux7.IN5
data_in[121] => Mux6.IN5
data_in[122] => Mux5.IN5
data_in[123] => Mux4.IN5
data_in[124] => Mux3.IN5
data_in[125] => Mux2.IN5
data_in[126] => Mux1.IN5
data_in[127] => Mux0.IN5
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[0] => Mux16.IN1
sel[0] => Mux17.IN1
sel[0] => Mux18.IN1
sel[0] => Mux19.IN1
sel[0] => Mux20.IN1
sel[0] => Mux21.IN1
sel[0] => Mux22.IN1
sel[0] => Mux23.IN1
sel[0] => Mux24.IN1
sel[0] => Mux25.IN1
sel[0] => Mux26.IN1
sel[0] => Mux27.IN1
sel[0] => Mux28.IN1
sel[0] => Mux29.IN1
sel[0] => Mux30.IN1
sel[0] => Mux31.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
sel[1] => Mux16.IN0
sel[1] => Mux17.IN0
sel[1] => Mux18.IN0
sel[1] => Mux19.IN0
sel[1] => Mux20.IN0
sel[1] => Mux21.IN0
sel[1] => Mux22.IN0
sel[1] => Mux23.IN0
sel[1] => Mux24.IN0
sel[1] => Mux25.IN0
sel[1] => Mux26.IN0
sel[1] => Mux27.IN0
sel[1] => Mux28.IN0
sel[1] => Mux29.IN0
sel[1] => Mux30.IN0
sel[1] => Mux31.IN0
data_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE|ID1000500B_aipModules:AIP|aipId:ID
clk => data_IP_ID[0]~reg0.CLK
clk => data_IP_ID[1]~reg0.CLK
clk => data_IP_ID[2]~reg0.CLK
clk => data_IP_ID[3]~reg0.CLK
clk => data_IP_ID[4]~reg0.CLK
clk => data_IP_ID[5]~reg0.CLK
clk => data_IP_ID[6]~reg0.CLK
clk => data_IP_ID[7]~reg0.CLK
clk => data_IP_ID[8]~reg0.CLK
clk => data_IP_ID[9]~reg0.CLK
clk => data_IP_ID[10]~reg0.CLK
clk => data_IP_ID[11]~reg0.CLK
clk => data_IP_ID[12]~reg0.CLK
clk => data_IP_ID[13]~reg0.CLK
clk => data_IP_ID[14]~reg0.CLK
clk => data_IP_ID[15]~reg0.CLK
clk => data_IP_ID[16]~reg0.CLK
clk => data_IP_ID[17]~reg0.CLK
clk => data_IP_ID[18]~reg0.CLK
clk => data_IP_ID[19]~reg0.CLK
clk => data_IP_ID[20]~reg0.CLK
clk => data_IP_ID[21]~reg0.CLK
clk => data_IP_ID[22]~reg0.CLK
clk => data_IP_ID[23]~reg0.CLK
clk => data_IP_ID[24]~reg0.CLK
clk => data_IP_ID[25]~reg0.CLK
clk => data_IP_ID[26]~reg0.CLK
clk => data_IP_ID[27]~reg0.CLK
clk => data_IP_ID[28]~reg0.CLK
clk => data_IP_ID[29]~reg0.CLK
clk => data_IP_ID[30]~reg0.CLK
clk => data_IP_ID[31]~reg0.CLK
data_IP_ID[0] <= data_IP_ID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[1] <= data_IP_ID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[2] <= data_IP_ID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[3] <= data_IP_ID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[4] <= data_IP_ID[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[5] <= data_IP_ID[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[6] <= data_IP_ID[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[7] <= data_IP_ID[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[8] <= data_IP_ID[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[9] <= data_IP_ID[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[10] <= data_IP_ID[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[11] <= data_IP_ID[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[12] <= data_IP_ID[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[13] <= data_IP_ID[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[14] <= data_IP_ID[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[15] <= data_IP_ID[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[16] <= data_IP_ID[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[17] <= data_IP_ID[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[18] <= data_IP_ID[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[19] <= data_IP_ID[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[20] <= data_IP_ID[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[21] <= data_IP_ID[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[22] <= data_IP_ID[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[23] <= data_IP_ID[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[24] <= data_IP_ID[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[25] <= data_IP_ID[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[26] <= data_IP_ID[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[27] <= data_IP_ID[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[28] <= data_IP_ID[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[29] <= data_IP_ID[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[30] <= data_IP_ID[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_IP_ID[31] <= data_IP_ID[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_aip:INTERFACE|ID1000500B_aipModules:AIP|aipStatus:STATUS
clk => regMaskInt[0].CLK
clk => regMaskInt[1].CLK
clk => regMaskInt[2].CLK
clk => regMaskInt[3].CLK
clk => regMaskInt[4].CLK
clk => regMaskInt[5].CLK
clk => regMaskInt[6].CLK
clk => regMaskInt[7].CLK
clk => regInt[7].CLK
clk => regStatus[7].CLK
clk => regInt[6].CLK
clk => regStatus[6].CLK
clk => regInt[5].CLK
clk => regStatus[5].CLK
clk => regInt[4].CLK
clk => regStatus[4].CLK
clk => regInt[3].CLK
clk => regStatus[3].CLK
clk => regInt[2].CLK
clk => regStatus[2].CLK
clk => regInt[1].CLK
clk => regStatus[1].CLK
clk => regInt[0].CLK
clk => regStatus[0].CLK
rst => regMaskInt[0].ACLR
rst => regMaskInt[1].ACLR
rst => regMaskInt[2].ACLR
rst => regMaskInt[3].ACLR
rst => regMaskInt[4].ACLR
rst => regMaskInt[5].ACLR
rst => regMaskInt[6].ACLR
rst => regMaskInt[7].ACLR
rst => regStatus[7].ACLR
rst => regStatus[6].ACLR
rst => regStatus[5].ACLR
rst => regStatus[4].ACLR
rst => regStatus[3].ACLR
rst => regStatus[2].ACLR
rst => regStatus[1].ACLR
rst => regStatus[0].ACLR
rst => regInt[7].ACLR
rst => regInt[6].ACLR
rst => regInt[5].ACLR
rst => regInt[4].ACLR
rst => regInt[3].ACLR
rst => regInt[2].ACLR
rst => regInt[1].ACLR
rst => regInt[0].ACLR
enSet => always1.IN0
enSet => always3.IN0
enSet => always5.IN0
enSet => always7.IN0
enSet => always9.IN0
enSet => always11.IN0
enSet => always13.IN0
enSet => always15.IN0
enSet => regMaskInt[0].ENA
enSet => regMaskInt[7].ENA
enSet => regMaskInt[6].ENA
enSet => regMaskInt[5].ENA
enSet => regMaskInt[4].ENA
enSet => regMaskInt[3].ENA
enSet => regMaskInt[2].ENA
enSet => regMaskInt[1].ENA
dataIn[0] => always1.IN1
dataIn[1] => always3.IN1
dataIn[2] => always5.IN1
dataIn[3] => always7.IN1
dataIn[4] => always9.IN1
dataIn[5] => always11.IN1
dataIn[6] => always13.IN1
dataIn[7] => always15.IN1
dataIn[8] => ~NO_FANOUT~
dataIn[9] => ~NO_FANOUT~
dataIn[10] => ~NO_FANOUT~
dataIn[11] => ~NO_FANOUT~
dataIn[12] => ~NO_FANOUT~
dataIn[13] => ~NO_FANOUT~
dataIn[14] => ~NO_FANOUT~
dataIn[15] => ~NO_FANOUT~
dataIn[16] => regMaskInt[0].DATAIN
dataIn[17] => regMaskInt[1].DATAIN
dataIn[18] => regMaskInt[2].DATAIN
dataIn[19] => regMaskInt[3].DATAIN
dataIn[20] => regMaskInt[4].DATAIN
dataIn[21] => regMaskInt[5].DATAIN
dataIn[22] => regMaskInt[6].DATAIN
dataIn[23] => regMaskInt[7].DATAIN
dataIn[24] => ~NO_FANOUT~
dataIn[25] => ~NO_FANOUT~
dataIn[26] => ~NO_FANOUT~
dataIn[27] => ~NO_FANOUT~
dataIn[28] => ~NO_FANOUT~
dataIn[29] => ~NO_FANOUT~
dataIn[30] => ~NO_FANOUT~
dataIn[31] => ~NO_FANOUT~
intIP[0] => regInt.OUTPUTSELECT
intIP[1] => regInt.OUTPUTSELECT
intIP[2] => regInt.OUTPUTSELECT
intIP[3] => regInt.OUTPUTSELECT
intIP[4] => regInt.OUTPUTSELECT
intIP[5] => regInt.OUTPUTSELECT
intIP[6] => regInt.OUTPUTSELECT
intIP[7] => regInt.OUTPUTSELECT
statusIP[0] => regStatus[0].DATAIN
statusIP[1] => regStatus[1].DATAIN
statusIP[2] => regStatus[2].DATAIN
statusIP[3] => regStatus[3].DATAIN
statusIP[4] => regStatus[4].DATAIN
statusIP[5] => regStatus[5].DATAIN
statusIP[6] => regStatus[6].DATAIN
statusIP[7] => regStatus[7].DATAIN
dataStatus[0] <= regInt[0].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[1] <= regInt[1].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[2] <= regInt[2].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[3] <= regInt[3].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[4] <= regInt[4].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[5] <= regInt[5].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[6] <= regInt[6].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[7] <= regInt[7].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[8] <= regStatus[0].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[9] <= regStatus[1].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[10] <= regStatus[2].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[11] <= regStatus[3].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[12] <= regStatus[4].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[13] <= regStatus[5].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[14] <= regStatus[6].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[15] <= regStatus[7].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[16] <= regMaskInt[0].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[17] <= regMaskInt[1].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[18] <= regMaskInt[2].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[19] <= regMaskInt[3].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[20] <= regMaskInt[4].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[21] <= regMaskInt[5].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[22] <= regMaskInt[6].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[23] <= regMaskInt[7].DB_MAX_OUTPUT_PORT_TYPE
dataStatus[24] <= <GND>
dataStatus[25] <= <GND>
dataStatus[26] <= <GND>
dataStatus[27] <= <GND>
dataStatus[28] <= <GND>
dataStatus[29] <= <GND>
dataStatus[30] <= <GND>
dataStatus[31] <= <GND>
intReq <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE
clk => clk.IN5
rstn => rstn.IN4
dataY[0] => dataY[0].IN1
dataY[1] => dataY[1].IN1
dataY[2] => dataY[2].IN1
dataY[3] => dataY[3].IN1
dataY[4] => dataY[4].IN1
dataY[5] => dataY[5].IN1
dataY[6] => dataY[6].IN1
dataY[7] => dataY[7].IN1
sizeY[0] => sizeY[0].IN4
sizeY[1] => sizeY[1].IN4
sizeY[2] => sizeY[2].IN4
sizeY[3] => sizeY[3].IN4
sizeY[4] => sizeY[4].IN4
start => start.IN1
memY_addr[0] <= convolution_coprocessor_mux:memY_addr_mux.re_out
memY_addr[1] <= convolution_coprocessor_mux:memY_addr_mux.re_out
memY_addr[2] <= convolution_coprocessor_mux:memY_addr_mux.re_out
memY_addr[3] <= convolution_coprocessor_mux:memY_addr_mux.re_out
memY_addr[4] <= convolution_coprocessor_mux:memY_addr_mux.re_out
dataZ[0] <= dataZ[0].DB_MAX_OUTPUT_PORT_TYPE
dataZ[1] <= dataZ[1].DB_MAX_OUTPUT_PORT_TYPE
dataZ[2] <= dataZ[2].DB_MAX_OUTPUT_PORT_TYPE
dataZ[3] <= dataZ[3].DB_MAX_OUTPUT_PORT_TYPE
dataZ[4] <= dataZ[4].DB_MAX_OUTPUT_PORT_TYPE
dataZ[5] <= dataZ[5].DB_MAX_OUTPUT_PORT_TYPE
dataZ[6] <= dataZ[6].DB_MAX_OUTPUT_PORT_TYPE
dataZ[7] <= dataZ[7].DB_MAX_OUTPUT_PORT_TYPE
dataZ[8] <= dataZ[8].DB_MAX_OUTPUT_PORT_TYPE
dataZ[9] <= dataZ[9].DB_MAX_OUTPUT_PORT_TYPE
dataZ[10] <= dataZ[10].DB_MAX_OUTPUT_PORT_TYPE
dataZ[11] <= dataZ[11].DB_MAX_OUTPUT_PORT_TYPE
dataZ[12] <= dataZ[12].DB_MAX_OUTPUT_PORT_TYPE
dataZ[13] <= dataZ[13].DB_MAX_OUTPUT_PORT_TYPE
dataZ[14] <= dataZ[14].DB_MAX_OUTPUT_PORT_TYPE
dataZ[15] <= dataZ[15].DB_MAX_OUTPUT_PORT_TYPE
memZ_addr[0] <= i_wire[0].DB_MAX_OUTPUT_PORT_TYPE
memZ_addr[1] <= i_wire[1].DB_MAX_OUTPUT_PORT_TYPE
memZ_addr[2] <= i_wire[2].DB_MAX_OUTPUT_PORT_TYPE
memZ_addr[3] <= i_wire[3].DB_MAX_OUTPUT_PORT_TYPE
memZ_addr[4] <= i_wire[4].DB_MAX_OUTPUT_PORT_TYPE
memZ_addr[5] <= i_wire[5].DB_MAX_OUTPUT_PORT_TYPE
writeZ <= convolution_coprocessor_fsm:FSM.writeZ
busy <= convolution_coprocessor_fsm:FSM.busy
done <= convolution_coprocessor_fsm:FSM.done


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_fsm:FSM
clk => done~reg0.CLK
clk => writeZ~reg0.CLK
clk => cunrrentZ_clr~reg0.CLK
clk => currentZ_en~reg0.CLK
clk => i_enable~reg0.CLK
clk => sel_i~reg0.CLK
clk => j_enable~reg0.CLK
clk => sel_j~reg0.CLK
clk => busy~reg0.CLK
clk => state~1.DATAIN
rstn => done~reg0.ACLR
rstn => writeZ~reg0.ACLR
rstn => cunrrentZ_clr~reg0.ACLR
rstn => currentZ_en~reg0.ACLR
rstn => i_enable~reg0.ACLR
rstn => sel_i~reg0.ACLR
rstn => j_enable~reg0.ACLR
rstn => sel_j~reg0.ACLR
rstn => busy~reg0.ACLR
rstn => state~3.DATAIN
start => next.S2.DATAB
start => Selector6.IN3
start => Selector0.IN1
comp_i_out => Selector1.IN1
comp_i_out => Selector5.IN1
comp_j_out => next.OUTPUTSELECT
comp_j_out => next.OUTPUTSELECT
comp_j_out => Selector4.IN1
comp_indexH_out => next.DATAA
comp_indexH_out => next.DATAA
sel_j <= sel_j~reg0.DB_MAX_OUTPUT_PORT_TYPE
j_enable <= j_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_i <= sel_i~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_enable <= i_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentZ_en <= currentZ_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
cunrrentZ_clr <= cunrrentZ_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeZ <= writeZ~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_realAdder:i_adder
re_A[0] => Add0.IN6
re_A[1] => Add0.IN5
re_A[2] => Add0.IN4
re_A[3] => Add0.IN3
re_A[4] => Add0.IN2
re_A[5] => Add0.IN1
re_B[0] => Add0.IN12
re_B[1] => Add0.IN11
re_B[2] => Add0.IN10
re_B[3] => Add0.IN9
re_B[4] => Add0.IN8
re_B[5] => Add0.IN7
re_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_mux:i_mux
re_A[0] => temp_RE.DATAA
re_A[1] => temp_RE.DATAA
re_A[2] => temp_RE.DATAA
re_A[3] => temp_RE.DATAA
re_A[4] => temp_RE.DATAA
re_A[5] => temp_RE.DATAA
re_B[0] => temp_RE.DATAB
re_B[1] => temp_RE.DATAB
re_B[2] => temp_RE.DATAB
re_B[3] => temp_RE.DATAB
re_B[4] => temp_RE.DATAB
re_B[5] => temp_RE.DATAB
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
re_out[0] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[5] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_register:i_reg
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
rstn => data_o[0]~reg0.ACLR
rstn => data_o[1]~reg0.ACLR
rstn => data_o[2]~reg0.ACLR
rstn => data_o[3]~reg0.ACLR
rstn => data_o[4]~reg0.ACLR
rstn => data_o[5]~reg0.ACLR
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
data_i[0] => data_o.DATAB
data_i[1] => data_o.DATAB
data_i[2] => data_o.DATAB
data_i[3] => data_o.DATAB
data_i[4] => data_o.DATAB
data_i[5] => data_o.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_realAdder:j_adder
re_A[0] => Add0.IN5
re_A[1] => Add0.IN4
re_A[2] => Add0.IN3
re_A[3] => Add0.IN2
re_A[4] => Add0.IN1
re_B[0] => Add0.IN10
re_B[1] => Add0.IN9
re_B[2] => Add0.IN8
re_B[3] => Add0.IN7
re_B[4] => Add0.IN6
re_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_mux:j_mux
re_A[0] => temp_RE.DATAA
re_A[1] => temp_RE.DATAA
re_A[2] => temp_RE.DATAA
re_A[3] => temp_RE.DATAA
re_A[4] => temp_RE.DATAA
re_B[0] => temp_RE.DATAB
re_B[1] => temp_RE.DATAB
re_B[2] => temp_RE.DATAB
re_B[3] => temp_RE.DATAB
re_B[4] => temp_RE.DATAB
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
re_out[0] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_register:j_reg
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
rstn => data_o[0]~reg0.ACLR
rstn => data_o[1]~reg0.ACLR
rstn => data_o[2]~reg0.ACLR
rstn => data_o[3]~reg0.ACLR
rstn => data_o[4]~reg0.ACLR
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
data_i[0] => data_o.DATAB
data_i[1] => data_o.DATAB
data_i[2] => data_o.DATAB
data_i[3] => data_o.DATAB
data_i[4] => data_o.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_realAdder:sizeZ_adder
re_A[0] => Add0.IN6
re_A[1] => Add0.IN5
re_A[2] => Add0.IN4
re_A[3] => Add0.IN3
re_A[4] => Add0.IN2
re_A[5] => Add0.IN1
re_B[0] => Add0.IN12
re_B[1] => Add0.IN11
re_B[2] => Add0.IN10
re_B[3] => Add0.IN9
re_B[4] => Add0.IN8
re_B[5] => Add0.IN7
re_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_realAdder:sizeZ_substractor
re_A[0] => Add0.IN6
re_A[1] => Add0.IN5
re_A[2] => Add0.IN4
re_A[3] => Add0.IN3
re_A[4] => Add0.IN2
re_A[5] => Add0.IN1
re_B[0] => Add0.IN12
re_B[1] => Add0.IN11
re_B[2] => Add0.IN10
re_B[3] => Add0.IN9
re_B[4] => Add0.IN8
re_B[5] => Add0.IN7
re_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_substractor:i_minus_j
re_A[0] => Add0.IN12
re_A[1] => Add0.IN11
re_A[2] => Add0.IN10
re_A[3] => Add0.IN9
re_A[4] => Add0.IN8
re_A[5] => Add0.IN7
re_B[0] => Add0.IN6
re_B[1] => Add0.IN5
re_B[2] => Add0.IN4
re_B[3] => Add0.IN3
re_B[4] => Add0.IN2
re_B[5] => Add0.IN1
re_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_comparatorLessThan:i_comp
A_i[0] => LessThan0.IN6
A_i[1] => LessThan0.IN5
A_i[2] => LessThan0.IN4
A_i[3] => LessThan0.IN3
A_i[4] => LessThan0.IN2
A_i[5] => LessThan0.IN1
B_i[0] => LessThan0.IN12
B_i[1] => LessThan0.IN11
B_i[2] => LessThan0.IN10
B_i[3] => LessThan0.IN9
B_i[4] => LessThan0.IN8
B_i[5] => LessThan0.IN7
A_less_than_B_o <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_comparatorLessThan:j_comp
A_i[0] => LessThan0.IN5
A_i[1] => LessThan0.IN4
A_i[2] => LessThan0.IN3
A_i[3] => LessThan0.IN2
A_i[4] => LessThan0.IN1
B_i[0] => LessThan0.IN10
B_i[1] => LessThan0.IN9
B_i[2] => LessThan0.IN8
B_i[3] => LessThan0.IN7
B_i[4] => LessThan0.IN6
A_less_than_B_o <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_comparatorLessThan:indexH_less_than_sizeH
A_i[0] => LessThan0.IN6
A_i[1] => LessThan0.IN5
A_i[2] => LessThan0.IN4
A_i[3] => LessThan0.IN3
A_i[4] => LessThan0.IN2
A_i[5] => LessThan0.IN1
B_i[0] => LessThan0.IN12
B_i[1] => LessThan0.IN11
B_i[2] => LessThan0.IN10
B_i[3] => LessThan0.IN9
B_i[4] => LessThan0.IN8
B_i[5] => LessThan0.IN7
A_less_than_B_o <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_comparatorLessThan:indexH_less_than_zero
A_i[0] => LessThan0.IN6
A_i[1] => LessThan0.IN5
A_i[2] => LessThan0.IN4
A_i[3] => LessThan0.IN3
A_i[4] => LessThan0.IN2
A_i[5] => LessThan0.IN1
B_i[0] => LessThan0.IN12
B_i[1] => LessThan0.IN11
B_i[2] => LessThan0.IN10
B_i[3] => LessThan0.IN9
B_i[4] => LessThan0.IN8
B_i[5] => LessThan0.IN7
A_less_than_B_o <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_not:indexH_greater_or_equal_to_zero
A_i => not_A_o.DATAIN
not_A_o <= A_i.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_and:indexH
A_i => A_and_B_o.IN0
B_i => A_and_B_o.IN1
A_and_B_o <= A_and_B_o.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_simple_rom_sv:memoryH
clk => read_data_o[0]~reg0.CLK
clk => read_data_o[1]~reg0.CLK
clk => read_data_o[2]~reg0.CLK
clk => read_data_o[3]~reg0.CLK
clk => read_data_o[4]~reg0.CLK
clk => read_data_o[5]~reg0.CLK
clk => read_data_o[6]~reg0.CLK
clk => read_data_o[7]~reg0.CLK
read_addr_i[0] => ROM_structure.RADDR
read_addr_i[1] => ROM_structure.RADDR1
read_addr_i[2] => ROM_structure.RADDR2
read_addr_i[3] => ROM_structure.RADDR3
read_addr_i[4] => ROM_structure.RADDR4
read_data_o[0] <= read_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_o[1] <= read_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_o[2] <= read_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_o[3] <= read_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_o[4] <= read_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_o[5] <= read_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_o[6] <= read_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_o[7] <= read_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_mult:currentZ_mult
re_A[0] => Mult0.IN7
re_A[1] => Mult0.IN6
re_A[2] => Mult0.IN5
re_A[3] => Mult0.IN4
re_A[4] => Mult0.IN3
re_A[5] => Mult0.IN2
re_A[6] => Mult0.IN1
re_A[7] => Mult0.IN0
re_B[0] => Mult0.IN15
re_B[1] => Mult0.IN14
re_B[2] => Mult0.IN13
re_B[3] => Mult0.IN12
re_B[4] => Mult0.IN11
re_B[5] => Mult0.IN10
re_B[6] => Mult0.IN9
re_B[7] => Mult0.IN8
re_out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
re_out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_realAdder:currentZ_sum
re_A[0] => Add0.IN16
re_A[1] => Add0.IN15
re_A[2] => Add0.IN14
re_A[3] => Add0.IN13
re_A[4] => Add0.IN12
re_A[5] => Add0.IN11
re_A[6] => Add0.IN10
re_A[7] => Add0.IN9
re_A[8] => Add0.IN8
re_A[9] => Add0.IN7
re_A[10] => Add0.IN6
re_A[11] => Add0.IN5
re_A[12] => Add0.IN4
re_A[13] => Add0.IN3
re_A[14] => Add0.IN2
re_A[15] => Add0.IN1
re_B[0] => Add0.IN32
re_B[1] => Add0.IN31
re_B[2] => Add0.IN30
re_B[3] => Add0.IN29
re_B[4] => Add0.IN28
re_B[5] => Add0.IN27
re_B[6] => Add0.IN26
re_B[7] => Add0.IN25
re_B[8] => Add0.IN24
re_B[9] => Add0.IN23
re_B[10] => Add0.IN22
re_B[11] => Add0.IN21
re_B[12] => Add0.IN20
re_B[13] => Add0.IN19
re_B[14] => Add0.IN18
re_B[15] => Add0.IN17
re_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
re_out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_register:currentZ_reg
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
clk => data_o[6]~reg0.CLK
clk => data_o[7]~reg0.CLK
clk => data_o[8]~reg0.CLK
clk => data_o[9]~reg0.CLK
clk => data_o[10]~reg0.CLK
clk => data_o[11]~reg0.CLK
clk => data_o[12]~reg0.CLK
clk => data_o[13]~reg0.CLK
clk => data_o[14]~reg0.CLK
clk => data_o[15]~reg0.CLK
rstn => data_o[0]~reg0.ACLR
rstn => data_o[1]~reg0.ACLR
rstn => data_o[2]~reg0.ACLR
rstn => data_o[3]~reg0.ACLR
rstn => data_o[4]~reg0.ACLR
rstn => data_o[5]~reg0.ACLR
rstn => data_o[6]~reg0.ACLR
rstn => data_o[7]~reg0.ACLR
rstn => data_o[8]~reg0.ACLR
rstn => data_o[9]~reg0.ACLR
rstn => data_o[10]~reg0.ACLR
rstn => data_o[11]~reg0.ACLR
rstn => data_o[12]~reg0.ACLR
rstn => data_o[13]~reg0.ACLR
rstn => data_o[14]~reg0.ACLR
rstn => data_o[15]~reg0.ACLR
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
clrh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
enh => data_o.OUTPUTSELECT
data_i[0] => data_o.DATAB
data_i[1] => data_o.DATAB
data_i[2] => data_o.DATAB
data_i[3] => data_o.DATAB
data_i[4] => data_o.DATAB
data_i[5] => data_o.DATAB
data_i[6] => data_o.DATAB
data_i[7] => data_o.DATAB
data_i[8] => data_o.DATAB
data_i[9] => data_o.DATAB
data_i[10] => data_o.DATAB
data_i[11] => data_o.DATAB
data_i[12] => data_o.DATAB
data_i[13] => data_o.DATAB
data_i[14] => data_o.DATAB
data_i[15] => data_o.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_comparatorLessThan:size_comp
A_i[0] => LessThan0.IN5
A_i[1] => LessThan0.IN4
A_i[2] => LessThan0.IN3
A_i[3] => LessThan0.IN2
A_i[4] => LessThan0.IN1
B_i[0] => LessThan0.IN10
B_i[1] => LessThan0.IN9
B_i[2] => LessThan0.IN8
B_i[3] => LessThan0.IN7
B_i[4] => LessThan0.IN6
A_less_than_B_o <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_mux:upper_limit_mux
re_A[0] => temp_RE.DATAA
re_A[1] => temp_RE.DATAA
re_A[2] => temp_RE.DATAA
re_A[3] => temp_RE.DATAA
re_A[4] => temp_RE.DATAA
re_B[0] => temp_RE.DATAB
re_B[1] => temp_RE.DATAB
re_B[2] => temp_RE.DATAB
re_B[3] => temp_RE.DATAB
re_B[4] => temp_RE.DATAB
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
re_out[0] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_mux:index_comp_mux
re_A[0] => temp_RE.DATAA
re_A[1] => temp_RE.DATAA
re_A[2] => temp_RE.DATAA
re_A[3] => temp_RE.DATAA
re_A[4] => temp_RE.DATAA
re_B[0] => temp_RE.DATAB
re_B[1] => temp_RE.DATAB
re_B[2] => temp_RE.DATAB
re_B[3] => temp_RE.DATAB
re_B[4] => temp_RE.DATAB
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
re_out[0] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_mux:memY_addr_mux
re_A[0] => temp_RE.DATAA
re_A[1] => temp_RE.DATAA
re_A[2] => temp_RE.DATAA
re_A[3] => temp_RE.DATAA
re_A[4] => temp_RE.DATAA
re_B[0] => temp_RE.DATAB
re_B[1] => temp_RE.DATAB
re_B[2] => temp_RE.DATAB
re_B[3] => temp_RE.DATAB
re_B[4] => temp_RE.DATAB
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
re_out[0] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE


|ipm_ID1000500B|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_mux:memH_addr_mux
re_A[0] => temp_RE.DATAA
re_A[1] => temp_RE.DATAA
re_A[2] => temp_RE.DATAA
re_A[3] => temp_RE.DATAA
re_A[4] => temp_RE.DATAA
re_B[0] => temp_RE.DATAB
re_B[1] => temp_RE.DATAB
re_B[2] => temp_RE.DATAB
re_B[3] => temp_RE.DATAB
re_B[4] => temp_RE.DATAB
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
sel => temp_RE.OUTPUTSELECT
re_out[0] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[1] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[2] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[3] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE
re_out[4] <= temp_RE.DB_MAX_OUTPUT_PORT_TYPE


