Cortex-M23

PKHBT Rd, Rn, Rm, LSL #imm    4,4,4,5     Pack Halfwords with Bottom Top selection
PKHTB Rd, Rn, Rm, ASR #imm    4,4,4,5     Pack Halfwords with Top Bottom selection
QADD Rd, Rn, Rm               4,4,4       Signed Saturating Add
QADD16 Rd, Rn, Rm             4,4,4       Signed Saturating Add 16-bit
QADD8 Rd, Rn, Rm              4,4,4       Signed Saturating Add 8-bit
QASX Rd, Rn, Rm               4,4,4       Signed Saturating Add and Subtract with Exchange
QDADD Rd, Rn, Rm              4,4,4       Signed Doubling Saturating Add
QDSUB Rd, Rn, Rm              4,4,4       Signed Doubling Saturating Subtract
SADD16 Rd, Rn, Rm             4,4,4       Signed Add 16-bit
SADD8 Rd, Rn, Rm              4,4,4       Signed Add 8-bit
SASX Rd, Rn, Rm               4,4,4       Signed Add and Subtract with Exchange
SEL Rd, Rn, Rm                4,4,4       Select bytes based on APSR
SHADD16 Rd, Rn, Rm            4,4,4       Signed Halving Add 16-bit
SHADD8 Rd, Rn, Rm             4,4,4       Signed Halving Add 8-bit
SHASX Rd, Rn, Rm              4,4,4       Signed Halving Add and Subtract with Exchange
SHSAX Rd, Rn, Rm              4,4,4       Signed Halving Subtract and Add with Exchange
SHSUB16 Rd, Rn, Rm            4,4,4       Signed Halving Subtract 16-bit
SHSUB8 Rd, Rn, Rm             4,4,4       Signed Halving Subtract 8-bit
SMLAL RdLo, RdHi, Rn, Rm      4,4,4,4     Signed Multiply Accumulate Long
SMLALBB RdLo, RdHi, Rn, Rm    4,4,4,4     Signed Multiply Accumulate Long Bottom Bottom
SMLALBT RdLo, RdHi, Rn, Rm    4,4,4,4     Signed Multiply Accumulate Long Bottom Top
SMLALT RdLo, RdHi, Rn, Rm     4,4,4,4     Signed Multiply Accumulate Long Top
SMLALTB RdLo, RdHi, Rn, Rm    4,4,4,4     Signed Multiply Accumulate Long Top Bottom
SMLAWB Rd, Rn, Rm             4,4,4       Signed Multiply Accumulate Word Bottom
SMLAWT Rd, Rn, Rm             4,4,4       Signed Multiply Accumulate Word Top
SMLSD Rd, Rn, Rm              4,4,4       Signed Multiply Subtract Dual
SMLSDX Rd, Rn, Rm             4,4,4       Signed Multiply Subtract Dual with Exchange
SMLSLD Rd, Rn, Rm             4,4,4       Signed Multiply Subtract Long Dual
SMLSLDX Rd, Rn, Rm            4,4,4       Signed Multiply Subtract Long Dual with Exchange
SMMLA Rd, Rn, Rm, Ra          4,4,4,4     Signed Most Significant Multiply Accumulate
SMMLAR Rd, Rn, Rm, Ra         4,4,4,4     Signed Most Significant Multiply Accumulate Rounded
SMMUL Rd, Rn, Rm              4,4,4       Signed Most Significant Multiply
SMMULR Rd, Rn, Rm             4,4,4       Signed Most Significant Multiply Rounded
SMUAD Rd, Rn, Rm              4,4,4       Signed Multiply Add Dual
SMUADX Rd, Rn, Rm             4,4,4       Signed Multiply Add Dual with Exchange
SMULBB Rd, Rn, Rm             4,4,4       Signed Multiply Bottom Bottom
SMULBT Rd, Rn, Rm             4,4,4       Signed Multiply Bottom Top
SMULTB Rd, Rn, Rm             4,4,4       Signed Multiply Top Bottom
SMULTT Rd, Rn, Rm             4,4,4       Signed Multiply Top Top
SMULWB Rd, Rn, Rm             4,4,4       Signed Multiply Word Bottom
SMULWT Rd, Rn, Rm             4,4,4       Signed Multiply Word Top
PKABS Rd, Rm                  4,4         Pack Absolute
PKADD Rd, Rn, Rm              4,4,4       Pack Add
PKSUB Rd, Rn, Rm              4,4,4       Pack Subtract
QSUB Rd, Rn, Rm               4,4,4       Signed Saturating Subtract
QSUB16 Rd, Rn, Rm             4,4,4       Signed Saturating Subtract 16-bit
QSUB8 Rd, Rn, Rm              4,4,4       Signed Saturating Subtract 8-bit
SBC Rd, Rn, Rm                4,4,4       Subtract with Carry
SBFX Rd, Rn, #lsb, #width     4,4,5,5     Signed Bit Field Extract
SDIV Rd, Rn, Rm               4,4,4       Signed Divide
SSAT Rd, #n, Rm               4,5,4       Signed Saturate
SSAT16 Rd, #n, Rm             4,5,4       Signed Saturate 16-bit
SSAX Rd, Rn, Rm               4,4,4       Signed Subtract and Add with Exchange
SSUB16 Rd, Rn, Rm             4,4,4       Signed Subtract 16-bit
SSUB8 Rd, Rn, Rm              4,4,4       Signed Subtract 8-bit
UADD16 Rd, Rn, Rm             4,4,4       Unsigned Add 16-bit
UADD8 Rd, Rn, Rm              4,4,4       Unsigned Add 8-bit
UASX Rd, Rn, Rm               4,4,4       Unsigned Add and Subtract with Exchange
UBFX Rd, Rn, #lsb, #width     4,4,5,5     Unsigned Bit Field Extract
UDIV Rd, Rn, Rm               4,4,4       Unsigned Divide
UHADD16 Rd, Rn, Rm            4,4,4       Unsigned Halving Add 16-bit
UHADD8 Rd, Rn, Rm             4,4,4       Unsigned Halving Add 8-bit
UHASX Rd, Rn, Rm              4,4,4       Unsigned Halving Add and Subtract with Exchange
UHSAX Rd, Rn, Rm              4,4,4       Unsigned Halving Subtract and Add with Exchange
UHSUB16 Rd, Rn, Rm            4,4,4       Unsigned Halving Subtract 16-bit
UHSUB8 Rd, Rn, Rm             4,4,4       Unsigned Halving Subtract 8-bit
UMAAL RdLo, RdHi, Rn, Rm      4,4,4,4     Unsigned Multiply Accumulate Accumulate Long
UMLAL RdLo, RdHi, Rn, Rm      4,4,4,4     Unsigned Multiply Accumulate Long
UMLSL RdLo, RdHi, Rn, Rm      4,4,4,4     Unsigned Multiply Subtract Long
UMULL RdLo, RdHi, Rn, Rm      4,4,4,4     Unsigned Multiply Long
UQADD16 Rd, Rn, Rm            4,4,4       Unsigned Saturating Add 16-bit
UQADD8 Rd, Rn, Rm             4,4,4       Unsigned Saturating Add 8-bit
UQASX Rd, Rn, Rm              4,4,4       Unsigned Saturating Add and Subtract with Exchange
UQSUB16 Rd, Rn, Rm            4,4,4       Unsigned Saturating Subtract 16-bit
UQSUB8 Rd, Rn, Rm             4,4,4       Unsigned Saturating Subtract 8-bit
USAD8 Rd, Rn, Rm              4,4,4       Unsigned Sum of Absolute Differences 8-bit
USADA8 Rd, Rn, Rm, Ra         4,4,4,4     Unsigned Sum of Absolute Differences and Accumulate 8-bit
USAT Rd, #n, Rm               4,5,4       Unsigned Saturate
USAT16 Rd, #n, Rm             4,5,4       Unsigned Saturate 16-bit
USAX Rd, Rn, Rm               4,4,4       Unsigned Subtract and Add with Exchange
USUB16 Rd, Rn, Rm             4,4,4       Unsigned Subtract 16-bit
USUB8 Rd, Rn, Rm              4,4,4       Unsigned Subtract 8-bit
UXTAB Rd, Rn, Rm              4,4,4       Unsigned Extend and Add Bottom
UXTAB16 Rd, Rn, Rm            4,4,4       Unsigned Extend and Add Bottom 16-bit
UXTAH Rd, Rn, Rm              4,4,4       Unsigned Extend and Add Halfword

Cortex-M33

VABA.s16 Qd, Qn, Qm         4,4,4       Vector Absolute Difference and Accumulate 16-bit
VABD.s16 Qd, Qn, Qm         4,4,4       Vector Absolute Difference 16-bit
VABS.s16 Qd, Qm             4,4         Vector Absolute Value 16-bit
VACGE.f32 Qd, Qn, Qm        4,4,4       Vector Compare Greater Than or Equal Floating-point
VACGT.f32 Qd, Qn, Qm        4,4,4       Vector Compare Greater Than Floating-point
VACLE.f32 Qd, Qn, Qm        4,4,4       Vector Compare Less Than or Equal Floating-point
VACLT.f32 Qd, Qn, Qm        4,4,4       Vector Compare Less Than Floating-point
VADD.i16 Qd, Qn, Qm         4,4,4       Vector Add 16-bit
VADDL.s16 Qd, Dn, Dm        4,4,4       Vector Add Long 16-bit
VADDW.s16 Qd, Qn, Dm        4,4,4       Vector Add Wide 16-bit
VAND Qd, Qn, Qm             4,4,4       Vector AND
VBIC Qd, Qn, Qm             4,4,4       Vector Bit Clear
VBIF Qd, Qn, Qm             4,4,4       Vector Bitwise Insert if False
VBIT Qd, Qn, Qm             4,4,4       Vector Bitwise Insert if True
VBSL Qd, Qn, Qm             4,4,4       Vector Bitwise Select
VCEQ.i16 Qd, Qn, Qm         4,4,4       Vector Compare Equal 16-bit
VCGE.s16 Qd, Qn, Qm         4,4,4       Vector Compare Greater Than or Equal 16-bit
VCGT.s16 Qd, Qn, Qm         4,4,4       Vector Compare Greater Than 16-bit
VCLE.s16 Qd, Qn, Qm         4,4,4       Vector Compare Less Than or Equal 16-bit
VCLT.s16 Qd, Qn, Qm         4,4,4       Vector Compare Less Than 16-bit
VCLZ.i16 Qd, Qm             4,4         Vector Count Leading Zeros 16-bit
VCMP.f32 Sd, Sm             4,4         Vector Compare Floating-point
VCMPE.f32 Sd, Sm            4,4         Vector Compare with Exception Floating-point
VCNT.8 Qd, Qm               4,4         Vector Count Set Bits 8-bit
VDIV.f32 Sd, Sn, Sm         4,4,4       Vector Divide Floating-point
VDUP.16 Qd, Rm              4,4         Vector Duplicate 16-bit
VEOR Qd, Qn, Qm             4,4,4       Vector Exclusive OR
VEXT.8 Qd, Qn, Qm, #imm     4,4,4,5     Vector Extract 8-bit
VHADD.s16 Qd, Qn, Qm        4,4,4       Vector Halving Add 16-bit
VHSUB.s16 Qd, Qn, Qm        4,4,4       Vector Halving Subtract 16-bit
VLD1.16 {D}, [Rn]           4,4         Vector Load 1 register 16-bit
VLD2.16 {D, D}, [Rn]        4,4         Vector Load 2 registers 16-bit
VLD3.16 {D, D, D}, [Rn]     4,4         Vector Load 3 registers 16-bit
VLD4.16 {D, D, D, D}, [Rn]  4,4         Vector Load 4 registers 16-bit
VLDM s0-s31, [Rn]!          4,4         Vector Load Multiple
VLLA Qd, [Rn]               4,4         Vector Load Lane
VMAX.s16 Qd, Qn, Qm         4,4,4       Vector Maximum 16-bit
VMAXA.s16 Dd, Qn, Qm        4,4,4       Vector Maximum Across 16-bit
VMIN.s16 Qd, Qn, Qm         4,4,4       Vector Minimum 16-bit
VMINA.s16 Dd, Qn, Qm        4,4,4       Vector Minimum Across 16-bit
VMLA.i16 Qd, Qn, Qm         4,4,4       Vector Multiply Accumulate 16-bit
VMLAL.s16 Qd, Dn, Dm        4,4,4       Vector Multiply Accumulate Long 16-bit
VMLS.i16 Qd, Qn, Qm         4,4,4       Vector Multiply Subtract 16-bit
VMLSL.s16 Qd, Dn, Dm        4,4,4       Vector Multiply Subtract Long 16-bit
VMOV.i16 Qd, #imm           4,5         Vector Move 16-bit
VMOVL.s16 Qd, Dm            4,4         Vector Move Long 16-bit
VMOVN.i16 Dd, Qm            4,4         Vector Move Narrow 16-bit
VMRS r0, fpscr              4           Vector Move to ARM Register from System
VMSR fpscr, r0              4           Vector Move to System from ARM Register
VMUL.i16 Qd, Qn, Qm         4,4,4       Vector Multiply 16-bit
VMULL.s16 Qd, Dn, Dm        4,4,4       Vector Multiply Long 16-bit
VMVN Qd, Qm                 4,4         Vector Move Negated
VNEG.s16 Qd, Qm             4,4         Vector Negate 16-bit
VNMLA.f32 Sd, Sn, Sm        4,4,4       Vector Negate Multiply Accumulate
VNMLS.f32 Sd, Sn, Sm        4,4,4       Vector Negate Multiply Subtract
VNMLAL.s16 Qd, Dn, Dm       4,4,4       Vector Negate Multiply Accumulate Long
VNMLSL.s16 Qd, Dn, Dm       4,4,4       Vector Negate Multiply Subtract Long
VNMUL.f32 Sd, Sn, Sm        4,4,4       Vector Negate Multiply
VPADAL.s16 Qd, Dm           4,4         Vector Pairwise Add and Accumulate Long 16-bit
VPADD.i16 Dd, Dn, Dm        4,4,4       Vector Pairwise Add 16-bit
VPADDL.s16 Qd, Dm           4,4         Vector Pairwise Add Long 16-bit
VPMIN.s16 Dd, Dn, Dm        4,4,4       Vector Pairwise Minimum 16-bit
VPMAX.s16 Dd, Dn, Dm        4,4,4       Vector Pairwise Maximum 16-bit
VQADD.s16 Qd, Qn, Qm        4,4,4       Vector Saturating Add 16-bit
VQSUB.s16 Qd, Qn, Qm        4,4,4       Vector Saturating Subtract 16-bit
VRADDHN.i16 Dd, Qn, Qm      4,4,4       Vector Rounding Add and Narrow High 16-bit
VRECPE.u32 Qd, Qm           4,4         Vector Reciprocal Estimate
VRECPS.f32 Qd, Qn, Qm       4,4,4       Vector Reciprocal Step
VRSQRTE.u32 Qd, Qm          4,4         Vector Reciprocal Square Root Estimate
VRSQRTS.f32 Qd, Qn, Qm      4,4,4       Vector Reciprocal Square Root Step
VSHL.i16 Qd, Qm, #imm       4,4,5       Vector Shift Left 16-bit
VSHLL.s16 Qd, Dm, #imm      4,4,5       Vector Shift Left Long 16-bit
VSHR.s16 Qd, Qm, #imm       4,4,5       Vector Shift Right 16-bit
VREV16.8 Qd, Qm             4,4         Vector Reverse 16-bit
VREV32.8 Qd, Qm             4,4         Vector Reverse 32-bit
VREV64.8 Qd, Qm             4,4         Vector Reverse 64-bit
VSRI.16 Qd, Qm, #imm        4,4,5       Vector Shift Right and Insert 16-bit
VSLI.16 Qd, Qm, #imm        4,4,5       Vector Shift Left and Insert 16-bit
VSRA.s16 Qd, Qm, #imm       4,4,5       Vector Shift Right Arithmetic 16-bit
VSUB.i16 Qd, Qn, Qm         4,4,4       Vector Subtract 16-bit
VSUBL.s16 Qd, Dn, Dm        4,4,4       Vector Subtract Long 16-bit
VSUBW.s16 Qd, Qn, Dm        4,4,4       Vector Subtract Wide 16-bit
VSWP Dd, Dm                 4,4         Vector Swap
VTBL.8 Dd, {Dm}, Dt         4,4,4       Vector Table Lookup 8-bit
VTBX.8 Dd, {Dm}, Dt         4,4,4       Vector Table Lookup Extension 8-bit
VTRN.16 Qd, Qm              4,4         Vector Transpose 16-bit
VTST.8 Qd, Qn, Qm           4,4,4       Vector Test 8-bit
VUZP.16 Qd, Qm              4,4         Vector Unzip 16-bit
VZIP.16 Qd, Qm              4,4         Vector Zip 16-bit
