// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Context_layer_HH_
#define _Context_layer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_fadd_3bkb.h"
#include "Bert_layer_fmul_3cud.h"

namespace ap_rtl {

struct Context_layer : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > v54_address0;
    sc_out< sc_logic > v54_ce0;
    sc_in< sc_lv<32> > v54_q0;
    sc_out< sc_lv<8> > v54_address1;
    sc_out< sc_logic > v54_ce1;
    sc_in< sc_lv<32> > v54_q1;
    sc_out< sc_lv<10> > v55_address0;
    sc_out< sc_logic > v55_ce0;
    sc_in< sc_lv<32> > v55_q0;
    sc_out< sc_lv<10> > v55_address1;
    sc_out< sc_logic > v55_ce1;
    sc_in< sc_lv<32> > v55_q1;
    sc_out< sc_lv<10> > v56_address0;
    sc_out< sc_logic > v56_ce0;
    sc_out< sc_logic > v56_we0;
    sc_out< sc_lv<32> > v56_d0;
    sc_in< sc_lv<32> > v56_q0;
    sc_out< sc_lv<10> > v56_address1;
    sc_out< sc_logic > v56_ce1;
    sc_out< sc_logic > v56_we1;
    sc_out< sc_lv<32> > v56_d1;
    sc_in< sc_lv<32> > v56_q1;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Context_layer(sc_module_name name);
    SC_HAS_PROCESS(Context_layer);

    ~Context_layer();

    sc_trace_file* mVcdFile;

    Bert_layer_fadd_3bkb<1,5,32,32,32>* Bert_layer_fadd_3bkb_U239;
    Bert_layer_fadd_3bkb<1,5,32,32,32>* Bert_layer_fadd_3bkb_U240;
    Bert_layer_fmul_3cud<1,4,32,32,32>* Bert_layer_fmul_3cud_U241;
    Bert_layer_fmul_3cud<1,4,32,32,32>* Bert_layer_fmul_3cud_U242;
    sc_signal< sc_lv<23> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten67_reg_360;
    sc_signal< sc_lv<2> > i_outer1_0_reg_371;
    sc_signal< sc_lv<9> > indvar_flatten_reg_382;
    sc_signal< sc_lv<5> > j_outer2_0_reg_393;
    sc_signal< sc_lv<4> > k2_0_reg_404;
    sc_signal< sc_lv<32> > grp_fu_423_p2;
    sc_signal< sc_lv<32> > reg_431;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<1> > icmp_ln134_reg_1169;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state15_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<32> > grp_fu_427_p2;
    sc_signal< sc_lv<32> > reg_436;
    sc_signal< sc_lv<32> > reg_441;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state11_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_state16_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_lv<32> > reg_446;
    sc_signal< sc_lv<32> > reg_451;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state12_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_state17_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_lv<32> > reg_456;
    sc_signal< sc_lv<32> > grp_fu_415_p2;
    sc_signal< sc_lv<32> > reg_461;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state18_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_state19_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage16;
    sc_signal< bool > ap_block_state20_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage17;
    sc_signal< bool > ap_block_state21_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage18;
    sc_signal< bool > ap_block_state22_pp0_stage18_iter0;
    sc_signal< bool > ap_block_pp0_stage18_11001;
    sc_signal< sc_lv<32> > grp_fu_419_p2;
    sc_signal< sc_lv<32> > reg_467;
    sc_signal< sc_lv<1> > icmp_ln129_fu_473_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > v57_fu_479_p2;
    sc_signal< sc_lv<4> > v57_reg_1151;
    sc_signal< sc_lv<11> > zext_ln130_fu_493_p1;
    sc_signal< sc_lv<11> > zext_ln130_reg_1156;
    sc_signal< sc_lv<7> > v58_fu_503_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln134_fu_553_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > add_ln134_fu_559_p2;
    sc_signal< sc_lv<10> > add_ln134_reg_1173;
    sc_signal< sc_lv<2> > select_ln134_1_fu_585_p3;
    sc_signal< sc_lv<2> > select_ln134_1_reg_1178;
    sc_signal< sc_lv<4> > select_ln135_fu_623_p3;
    sc_signal< sc_lv<4> > select_ln135_reg_1190;
    sc_signal< sc_lv<6> > select_ln135_1_fu_651_p3;
    sc_signal< sc_lv<6> > select_ln135_1_reg_1201;
    sc_signal< sc_lv<6> > select_ln135_2_fu_673_p3;
    sc_signal< sc_lv<6> > select_ln135_2_reg_1210;
    sc_signal< sc_lv<6> > select_ln135_3_fu_695_p3;
    sc_signal< sc_lv<6> > select_ln135_3_reg_1219;
    sc_signal< sc_lv<6> > select_ln135_4_fu_717_p3;
    sc_signal< sc_lv<6> > select_ln135_4_reg_1228;
    sc_signal< sc_lv<5> > select_ln135_5_fu_725_p3;
    sc_signal< sc_lv<5> > select_ln135_5_reg_1237;
    sc_signal< sc_lv<9> > select_ln135_6_fu_739_p3;
    sc_signal< sc_lv<9> > select_ln135_6_reg_1242;
    sc_signal< sc_lv<4> > zext_ln142_1_mid2_v_fu_747_p3;
    sc_signal< sc_lv<4> > zext_ln142_1_mid2_v_reg_1247;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<4> > or_ln134_fu_782_p2;
    sc_signal< sc_lv<4> > or_ln134_reg_1253;
    sc_signal< sc_lv<10> > v56_addr_1_reg_1261;
    sc_signal< sc_lv<10> > v56_addr_5_reg_1266;
    sc_signal< sc_lv<9> > zext_ln142_8_fu_840_p1;
    sc_signal< sc_lv<9> > zext_ln142_8_reg_1271;
    sc_signal< sc_lv<4> > or_ln134_1_fu_904_p2;
    sc_signal< sc_lv<4> > or_ln134_1_reg_1297;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state6_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<4> > or_ln134_2_fu_939_p2;
    sc_signal< sc_lv<4> > or_ln134_2_reg_1305;
    sc_signal< sc_lv<10> > v56_addr_9_reg_1313;
    sc_signal< sc_lv<10> > v56_addr_13_reg_1318;
    sc_signal< sc_lv<32> > v54_load_reg_1343;
    sc_signal< sc_lv<32> > v55_load_reg_1349;
    sc_signal< sc_lv<32> > v56_load_reg_1354;
    sc_signal< sc_lv<32> > v55_load_1_reg_1359;
    sc_signal< sc_lv<32> > v56_load_1_reg_1364;
    sc_signal< sc_lv<32> > v54_load_1_reg_1369;
    sc_signal< sc_lv<10> > v56_addr_2_reg_1375;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state7_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<10> > v56_addr_6_reg_1380;
    sc_signal< sc_lv<32> > v55_load_2_reg_1385;
    sc_signal< sc_lv<32> > v56_load_2_reg_1390;
    sc_signal< sc_lv<32> > v55_load_3_reg_1395;
    sc_signal< sc_lv<32> > v56_load_3_reg_1400;
    sc_signal< sc_lv<32> > v54_load_2_reg_1405;
    sc_signal< sc_lv<32> > v54_load_3_reg_1411;
    sc_signal< sc_lv<10> > v56_addr_10_reg_1417;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state8_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<10> > v56_addr_14_reg_1422;
    sc_signal< sc_lv<32> > v56_load_4_reg_1427;
    sc_signal< sc_lv<32> > v56_load_5_reg_1432;
    sc_signal< sc_lv<10> > v56_addr_3_reg_1437;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state9_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<10> > v56_addr_7_reg_1442;
    sc_signal< sc_lv<32> > v56_load_6_reg_1447;
    sc_signal< sc_lv<32> > v56_load_7_reg_1452;
    sc_signal< sc_lv<10> > v56_addr_11_reg_1457;
    sc_signal< sc_lv<10> > v56_addr_15_reg_1462;
    sc_signal< sc_lv<32> > v56_load_8_reg_1467;
    sc_signal< sc_lv<32> > v56_load_9_reg_1472;
    sc_signal< sc_lv<10> > v56_addr_4_reg_1477;
    sc_signal< sc_lv<10> > v56_addr_8_reg_1482;
    sc_signal< sc_lv<32> > v56_load_10_reg_1487;
    sc_signal< sc_lv<32> > v56_load_11_reg_1492;
    sc_signal< sc_lv<10> > v56_addr_12_reg_1497;
    sc_signal< sc_lv<10> > v56_addr_16_reg_1503;
    sc_signal< sc_lv<32> > v56_load_12_reg_1509;
    sc_signal< sc_lv<32> > v56_load_13_reg_1514;
    sc_signal< sc_lv<32> > v68_1_2_reg_1519;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state13_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<32> > v68_1_3_reg_1524;
    sc_signal< sc_lv<32> > v56_load_14_reg_1529;
    sc_signal< sc_lv<32> > v56_load_15_reg_1534;
    sc_signal< sc_lv<32> > v68_2_reg_1539;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state14_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<32> > v68_2_1_reg_1544;
    sc_signal< sc_lv<4> > k2_fu_1142_p2;
    sc_signal< sc_lv<4> > k2_reg_1549;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< sc_lv<4> > v57_0_reg_338;
    sc_signal< sc_lv<1> > icmp_ln130_fu_497_p2;
    sc_signal< sc_lv<7> > v58_0_reg_349;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten67_phi_fu_364_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_i_outer1_0_phi_fu_375_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_indvar_flatten_phi_fu_386_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_j_outer2_0_phi_fu_397_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_k2_0_phi_fu_408_p4;
    sc_signal< sc_lv<64> > zext_ln131_1_fu_518_p1;
    sc_signal< sc_lv<64> > tmp_25_fu_818_p5;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_29_fu_829_p5;
    sc_signal< sc_lv<64> > sext_ln142_fu_870_p1;
    sc_signal< sc_lv<64> > sext_ln142_1_fu_881_p1;
    sc_signal< sc_lv<64> > tmp_43_fu_886_p4;
    sc_signal< sc_lv<64> > tmp_44_fu_895_p4;
    sc_signal< sc_lv<64> > tmp_33_fu_974_p5;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > tmp_37_fu_985_p5;
    sc_signal< sc_lv<64> > sext_ln142_2_fu_1001_p1;
    sc_signal< sc_lv<64> > sext_ln142_3_fu_1011_p1;
    sc_signal< sc_lv<64> > tmp_45_fu_1016_p4;
    sc_signal< sc_lv<64> > tmp_46_fu_1025_p4;
    sc_signal< sc_lv<64> > tmp_26_fu_1034_p4;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > tmp_30_fu_1043_p4;
    sc_signal< sc_lv<64> > tmp_34_fu_1052_p4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > tmp_38_fu_1061_p4;
    sc_signal< sc_lv<64> > tmp_27_fu_1070_p4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > tmp_31_fu_1079_p4;
    sc_signal< sc_lv<64> > tmp_35_fu_1088_p4;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > tmp_39_fu_1097_p4;
    sc_signal< sc_lv<64> > tmp_28_fu_1106_p4;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > tmp_32_fu_1115_p4;
    sc_signal< sc_lv<64> > tmp_36_fu_1124_p4;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<64> > tmp_40_fu_1133_p4;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage16;
    sc_signal< bool > ap_block_pp0_stage17;
    sc_signal< bool > ap_block_pp0_stage18;
    sc_signal< sc_lv<32> > grp_fu_415_p0;
    sc_signal< sc_lv<32> > grp_fu_415_p1;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_lv<32> > grp_fu_419_p0;
    sc_signal< sc_lv<32> > grp_fu_419_p1;
    sc_signal< sc_lv<32> > grp_fu_423_p0;
    sc_signal< sc_lv<32> > grp_fu_423_p1;
    sc_signal< sc_lv<32> > grp_fu_427_p0;
    sc_signal< sc_lv<32> > grp_fu_427_p1;
    sc_signal< sc_lv<10> > tmp_fu_485_p3;
    sc_signal< sc_lv<11> > zext_ln131_fu_509_p1;
    sc_signal< sc_lv<11> > add_ln131_fu_513_p2;
    sc_signal< sc_lv<4> > trunc_ln140_fu_523_p1;
    sc_signal< sc_lv<6> > shl_ln_fu_527_p3;
    sc_signal< sc_lv<1> > icmp_ln135_fu_571_p2;
    sc_signal< sc_lv<2> > i_outer1_fu_565_p2;
    sc_signal< sc_lv<1> > icmp_ln136_fu_599_p2;
    sc_signal< sc_lv<1> > xor_ln134_fu_593_p2;
    sc_signal< sc_lv<5> > select_ln134_fu_577_p3;
    sc_signal< sc_lv<1> > and_ln134_fu_605_p2;
    sc_signal< sc_lv<1> > or_ln135_fu_617_p2;
    sc_signal< sc_lv<5> > j_outer2_fu_611_p2;
    sc_signal< sc_lv<4> > trunc_ln140_1_fu_631_p1;
    sc_signal< sc_lv<6> > shl_ln140_mid1_fu_635_p3;
    sc_signal< sc_lv<6> > select_ln134_2_fu_643_p3;
    sc_signal< sc_lv<6> > or_ln140_fu_535_p2;
    sc_signal< sc_lv<6> > or_ln140_3_fu_659_p2;
    sc_signal< sc_lv<6> > select_ln134_3_fu_665_p3;
    sc_signal< sc_lv<6> > or_ln140_1_fu_541_p2;
    sc_signal< sc_lv<6> > or_ln140_4_fu_681_p2;
    sc_signal< sc_lv<6> > select_ln134_4_fu_687_p3;
    sc_signal< sc_lv<6> > or_ln140_2_fu_547_p2;
    sc_signal< sc_lv<6> > or_ln140_5_fu_703_p2;
    sc_signal< sc_lv<6> > select_ln134_5_fu_709_p3;
    sc_signal< sc_lv<9> > add_ln135_fu_733_p2;
    sc_signal< sc_lv<8> > tmp_17_fu_754_p3;
    sc_signal< sc_lv<6> > tmp_18_fu_765_p3;
    sc_signal< sc_lv<9> > zext_ln142_fu_761_p1;
    sc_signal< sc_lv<9> > zext_ln142_1_fu_772_p1;
    sc_signal< sc_lv<8> > tmp_19_fu_788_p3;
    sc_signal< sc_lv<6> > tmp_20_fu_800_p3;
    sc_signal< sc_lv<9> > zext_ln142_2_fu_796_p1;
    sc_signal< sc_lv<9> > zext_ln142_3_fu_808_p1;
    sc_signal< sc_lv<9> > sub_ln142_fu_776_p2;
    sc_signal< sc_lv<4> > trunc_ln142_fu_843_p1;
    sc_signal< sc_lv<5> > tmp_41_fu_852_p4;
    sc_signal< sc_lv<4> > or_ln142_fu_847_p2;
    sc_signal< sc_lv<9> > tmp_42_fu_862_p3;
    sc_signal< sc_lv<9> > sub_ln142_1_fu_812_p2;
    sc_signal< sc_lv<9> > add_ln142_fu_875_p2;
    sc_signal< sc_lv<8> > tmp_21_fu_909_p3;
    sc_signal< sc_lv<6> > tmp_22_fu_921_p3;
    sc_signal< sc_lv<9> > zext_ln142_4_fu_917_p1;
    sc_signal< sc_lv<9> > zext_ln142_5_fu_929_p1;
    sc_signal< sc_lv<8> > tmp_23_fu_944_p3;
    sc_signal< sc_lv<6> > tmp_24_fu_956_p3;
    sc_signal< sc_lv<9> > zext_ln142_6_fu_952_p1;
    sc_signal< sc_lv<9> > zext_ln142_7_fu_964_p1;
    sc_signal< sc_lv<9> > sub_ln142_2_fu_933_p2;
    sc_signal< sc_lv<9> > add_ln142_1_fu_996_p2;
    sc_signal< sc_lv<9> > sub_ln142_3_fu_968_p2;
    sc_signal< sc_lv<9> > add_ln142_2_fu_1006_p2;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<23> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<23> ap_ST_fsm_state1;
    static const sc_lv<23> ap_ST_fsm_state2;
    static const sc_lv<23> ap_ST_fsm_state3;
    static const sc_lv<23> ap_ST_fsm_pp0_stage0;
    static const sc_lv<23> ap_ST_fsm_pp0_stage1;
    static const sc_lv<23> ap_ST_fsm_pp0_stage2;
    static const sc_lv<23> ap_ST_fsm_pp0_stage3;
    static const sc_lv<23> ap_ST_fsm_pp0_stage4;
    static const sc_lv<23> ap_ST_fsm_pp0_stage5;
    static const sc_lv<23> ap_ST_fsm_pp0_stage6;
    static const sc_lv<23> ap_ST_fsm_pp0_stage7;
    static const sc_lv<23> ap_ST_fsm_pp0_stage8;
    static const sc_lv<23> ap_ST_fsm_pp0_stage9;
    static const sc_lv<23> ap_ST_fsm_pp0_stage10;
    static const sc_lv<23> ap_ST_fsm_pp0_stage11;
    static const sc_lv<23> ap_ST_fsm_pp0_stage12;
    static const sc_lv<23> ap_ST_fsm_pp0_stage13;
    static const sc_lv<23> ap_ST_fsm_pp0_stage14;
    static const sc_lv<23> ap_ST_fsm_pp0_stage15;
    static const sc_lv<23> ap_ST_fsm_pp0_stage16;
    static const sc_lv<23> ap_ST_fsm_pp0_stage17;
    static const sc_lv<23> ap_ST_fsm_pp0_stage18;
    static const sc_lv<23> ap_ST_fsm_state24;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<10> ap_const_lv10_240;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<9> ap_const_lv9_C0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<32> ap_const_lv32_16;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln131_fu_513_p2();
    void thread_add_ln134_fu_559_p2();
    void thread_add_ln135_fu_733_p2();
    void thread_add_ln142_1_fu_996_p2();
    void thread_add_ln142_2_fu_1006_p2();
    void thread_add_ln142_fu_875_p2();
    void thread_and_ln134_fu_605_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18();
    void thread_ap_block_pp0_stage18_11001();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage6_iter0();
    void thread_ap_block_state11_pp0_stage7_iter0();
    void thread_ap_block_state12_pp0_stage8_iter0();
    void thread_ap_block_state13_pp0_stage9_iter0();
    void thread_ap_block_state14_pp0_stage10_iter0();
    void thread_ap_block_state15_pp0_stage11_iter0();
    void thread_ap_block_state16_pp0_stage12_iter0();
    void thread_ap_block_state17_pp0_stage13_iter0();
    void thread_ap_block_state18_pp0_stage14_iter0();
    void thread_ap_block_state19_pp0_stage15_iter0();
    void thread_ap_block_state20_pp0_stage16_iter0();
    void thread_ap_block_state21_pp0_stage17_iter0();
    void thread_ap_block_state22_pp0_stage18_iter0();
    void thread_ap_block_state23_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage1_iter0();
    void thread_ap_block_state6_pp0_stage2_iter0();
    void thread_ap_block_state7_pp0_stage3_iter0();
    void thread_ap_block_state8_pp0_stage4_iter0();
    void thread_ap_block_state9_pp0_stage5_iter0();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_outer1_0_phi_fu_375_p4();
    void thread_ap_phi_mux_indvar_flatten67_phi_fu_364_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_386_p4();
    void thread_ap_phi_mux_j_outer2_0_phi_fu_397_p4();
    void thread_ap_phi_mux_k2_0_phi_fu_408_p4();
    void thread_ap_ready();
    void thread_grp_fu_415_p0();
    void thread_grp_fu_415_p1();
    void thread_grp_fu_419_p0();
    void thread_grp_fu_419_p1();
    void thread_grp_fu_423_p0();
    void thread_grp_fu_423_p1();
    void thread_grp_fu_427_p0();
    void thread_grp_fu_427_p1();
    void thread_i_outer1_fu_565_p2();
    void thread_icmp_ln129_fu_473_p2();
    void thread_icmp_ln130_fu_497_p2();
    void thread_icmp_ln134_fu_553_p2();
    void thread_icmp_ln135_fu_571_p2();
    void thread_icmp_ln136_fu_599_p2();
    void thread_j_outer2_fu_611_p2();
    void thread_k2_fu_1142_p2();
    void thread_or_ln134_1_fu_904_p2();
    void thread_or_ln134_2_fu_939_p2();
    void thread_or_ln134_fu_782_p2();
    void thread_or_ln135_fu_617_p2();
    void thread_or_ln140_1_fu_541_p2();
    void thread_or_ln140_2_fu_547_p2();
    void thread_or_ln140_3_fu_659_p2();
    void thread_or_ln140_4_fu_681_p2();
    void thread_or_ln140_5_fu_703_p2();
    void thread_or_ln140_fu_535_p2();
    void thread_or_ln142_fu_847_p2();
    void thread_select_ln134_1_fu_585_p3();
    void thread_select_ln134_2_fu_643_p3();
    void thread_select_ln134_3_fu_665_p3();
    void thread_select_ln134_4_fu_687_p3();
    void thread_select_ln134_5_fu_709_p3();
    void thread_select_ln134_fu_577_p3();
    void thread_select_ln135_1_fu_651_p3();
    void thread_select_ln135_2_fu_673_p3();
    void thread_select_ln135_3_fu_695_p3();
    void thread_select_ln135_4_fu_717_p3();
    void thread_select_ln135_5_fu_725_p3();
    void thread_select_ln135_6_fu_739_p3();
    void thread_select_ln135_fu_623_p3();
    void thread_sext_ln142_1_fu_881_p1();
    void thread_sext_ln142_2_fu_1001_p1();
    void thread_sext_ln142_3_fu_1011_p1();
    void thread_sext_ln142_fu_870_p1();
    void thread_shl_ln140_mid1_fu_635_p3();
    void thread_shl_ln_fu_527_p3();
    void thread_sub_ln142_1_fu_812_p2();
    void thread_sub_ln142_2_fu_933_p2();
    void thread_sub_ln142_3_fu_968_p2();
    void thread_sub_ln142_fu_776_p2();
    void thread_tmp_17_fu_754_p3();
    void thread_tmp_18_fu_765_p3();
    void thread_tmp_19_fu_788_p3();
    void thread_tmp_20_fu_800_p3();
    void thread_tmp_21_fu_909_p3();
    void thread_tmp_22_fu_921_p3();
    void thread_tmp_23_fu_944_p3();
    void thread_tmp_24_fu_956_p3();
    void thread_tmp_25_fu_818_p5();
    void thread_tmp_26_fu_1034_p4();
    void thread_tmp_27_fu_1070_p4();
    void thread_tmp_28_fu_1106_p4();
    void thread_tmp_29_fu_829_p5();
    void thread_tmp_30_fu_1043_p4();
    void thread_tmp_31_fu_1079_p4();
    void thread_tmp_32_fu_1115_p4();
    void thread_tmp_33_fu_974_p5();
    void thread_tmp_34_fu_1052_p4();
    void thread_tmp_35_fu_1088_p4();
    void thread_tmp_36_fu_1124_p4();
    void thread_tmp_37_fu_985_p5();
    void thread_tmp_38_fu_1061_p4();
    void thread_tmp_39_fu_1097_p4();
    void thread_tmp_40_fu_1133_p4();
    void thread_tmp_41_fu_852_p4();
    void thread_tmp_42_fu_862_p3();
    void thread_tmp_43_fu_886_p4();
    void thread_tmp_44_fu_895_p4();
    void thread_tmp_45_fu_1016_p4();
    void thread_tmp_46_fu_1025_p4();
    void thread_tmp_fu_485_p3();
    void thread_trunc_ln140_1_fu_631_p1();
    void thread_trunc_ln140_fu_523_p1();
    void thread_trunc_ln142_fu_843_p1();
    void thread_v54_address0();
    void thread_v54_address1();
    void thread_v54_ce0();
    void thread_v54_ce1();
    void thread_v55_address0();
    void thread_v55_address1();
    void thread_v55_ce0();
    void thread_v55_ce1();
    void thread_v56_address0();
    void thread_v56_address1();
    void thread_v56_ce0();
    void thread_v56_ce1();
    void thread_v56_d0();
    void thread_v56_d1();
    void thread_v56_we0();
    void thread_v56_we1();
    void thread_v57_fu_479_p2();
    void thread_v58_fu_503_p2();
    void thread_xor_ln134_fu_593_p2();
    void thread_zext_ln130_fu_493_p1();
    void thread_zext_ln131_1_fu_518_p1();
    void thread_zext_ln131_fu_509_p1();
    void thread_zext_ln142_1_fu_772_p1();
    void thread_zext_ln142_1_mid2_v_fu_747_p3();
    void thread_zext_ln142_2_fu_796_p1();
    void thread_zext_ln142_3_fu_808_p1();
    void thread_zext_ln142_4_fu_917_p1();
    void thread_zext_ln142_5_fu_929_p1();
    void thread_zext_ln142_6_fu_952_p1();
    void thread_zext_ln142_7_fu_964_p1();
    void thread_zext_ln142_8_fu_840_p1();
    void thread_zext_ln142_fu_761_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
