#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  4 21:43:09 2022
# Process ID: 2116
# Current directory: C:/VivadoProjects/project_hamster
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16352 C:\VivadoProjects\project_hamster\project_hamster.xpr
# Log file: C:/VivadoProjects/project_hamster/vivado.log
# Journal file: C:/VivadoProjects/project_hamster\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/VivadoProjects/project_hamster/project_hamster.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 922.613 ; gain = 75.809
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-3
Top: adau1761_test
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 922.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adau1761_test' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_test.vhd:33]
WARNING: [Synth 8-5640] Port 'line_in_l' is missing in component declaration [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_test.vhd:61]
WARNING: [Synth 8-5640] Port 'line_in_r' is missing in component declaration [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_test.vhd:61]
WARNING: [Synth 8-5640] Port 'active' is missing in component declaration [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_test.vhd:61]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at 'C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_test.vhd:99]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at 'C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at 'C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (1#1) [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at 'C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (2#1) [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (3#1) [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at 'C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (4#1) [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at 'C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (5#1) [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (6#1) [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_izedboard.vhd:47]
INFO: [Synth 8-3491] module 'qpsk_egokitu' declared at 'C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/new/qpsk_egokitu.vhd:34' bound to instance 'Inst_qpsk_egokitu' of component 'qpsk_egokitu' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_test.vhd:119]
INFO: [Synth 8-638] synthesizing module 'qpsk_egokitu' [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/new/qpsk_egokitu.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'qpsk_egokitu' (7#1) [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/new/qpsk_egokitu.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'adau1761_test' (8#1) [C:/VivadoProjects/project_hamster/project_hamster.srcs/sources_1/imports/dsp_base_project/adau1761_test.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 934.875 ; gain = 12.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 934.875 ; gain = 12.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 934.875 ; gain = 12.262
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/VivadoProjects/project_hamster/project_hamster.srcs/constrs_1/new/hamst_const.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ACLK' matched to 'port' objects. [C:/VivadoProjects/project_hamster/project_hamster.srcs/constrs_1/new/hamst_const.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/VivadoProjects/project_hamster/project_hamster.srcs/constrs_1/new/hamst_const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1299.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1340.711 ; gain = 418.098
32 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1340.711 ; gain = 418.098
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  4 21:51:00 2022...
