

================================================================
== Vitis HLS Report for 'bicg_Pipeline_lpwr'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.873 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lpwr    |       64|       64|         2|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      35|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      12|     109|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U30  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_161_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_155_p2               |      icmp|   0|  0|  15|           7|           8|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          17|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |i_fu_64                  |   9|          2|    7|         14|
    |q_out_blk_n              |   9|          2|    1|          2|
    |s_out_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_64                  |  7|   0|    7|          0|
    |trunc_ln35_reg_242       |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lpwr|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lpwr|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lpwr|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lpwr|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lpwr|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lpwr|  return value|
|s_out_din              |  out|   32|     ap_fifo|               s_out|       pointer|
|s_out_full_n           |   in|    1|     ap_fifo|               s_out|       pointer|
|s_out_write            |  out|    1|     ap_fifo|               s_out|       pointer|
|q_out_din              |  out|   32|     ap_fifo|               q_out|       pointer|
|q_out_full_n           |   in|    1|     ap_fifo|               q_out|       pointer|
|q_out_write            |  out|    1|     ap_fifo|               q_out|       pointer|
|buff_s_out_address0    |  out|    4|   ap_memory|          buff_s_out|         array|
|buff_s_out_ce0         |  out|    1|   ap_memory|          buff_s_out|         array|
|buff_s_out_q0          |   in|   32|   ap_memory|          buff_s_out|         array|
|buff_s_out_1_address0  |  out|    4|   ap_memory|        buff_s_out_1|         array|
|buff_s_out_1_ce0       |  out|    1|   ap_memory|        buff_s_out_1|         array|
|buff_s_out_1_q0        |   in|   32|   ap_memory|        buff_s_out_1|         array|
|buff_s_out_2_address0  |  out|    4|   ap_memory|        buff_s_out_2|         array|
|buff_s_out_2_ce0       |  out|    1|   ap_memory|        buff_s_out_2|         array|
|buff_s_out_2_q0        |   in|   32|   ap_memory|        buff_s_out_2|         array|
|buff_s_out_3_address0  |  out|    4|   ap_memory|        buff_s_out_3|         array|
|buff_s_out_3_ce0       |  out|    1|   ap_memory|        buff_s_out_3|         array|
|buff_s_out_3_q0        |   in|   32|   ap_memory|        buff_s_out_3|         array|
|buff_q_out_address0    |  out|    6|   ap_memory|          buff_q_out|         array|
|buff_q_out_ce0         |  out|    1|   ap_memory|          buff_q_out|         array|
|buff_q_out_q0          |   in|   32|   ap_memory|          buff_q_out|         array|
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/bicg.c:5]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/bicg.c:5]   --->   Operation 8 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc82"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [src/bicg.c:35]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%icmp_ln35 = icmp_eq  i7 %i_1, i7 64" [src/bicg.c:35]   --->   Operation 11 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.77ns)   --->   "%add_ln35 = add i7 %i_1, i7 1" [src/bicg.c:35]   --->   Operation 12 'add' 'add_ln35' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc82.split, void %for.end84.exitStub" [src/bicg.c:35]   --->   Operation 13 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %i_1" [src/bicg.c:35]   --->   Operation 14 'zext' 'zext_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i7 %i_1" [src/bicg.c:35]   --->   Operation 15 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln5_4 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_1, i32 2, i32 5" [src/bicg.c:5]   --->   Operation 16 'partselect' 'lshr_ln5_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i4 %lshr_ln5_4" [src/bicg.c:5]   --->   Operation 17 'zext' 'zext_ln5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buff_s_out_addr = getelementptr i32 %buff_s_out, i64 0, i64 %zext_ln5" [src/bicg.c:36]   --->   Operation 18 'getelementptr' 'buff_s_out_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr = getelementptr i32 %buff_s_out_1, i64 0, i64 %zext_ln5" [src/bicg.c:36]   --->   Operation 19 'getelementptr' 'buff_s_out_1_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buff_s_out_2_addr = getelementptr i32 %buff_s_out_2, i64 0, i64 %zext_ln5" [src/bicg.c:36]   --->   Operation 20 'getelementptr' 'buff_s_out_2_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buff_s_out_3_addr = getelementptr i32 %buff_s_out_3, i64 0, i64 %zext_ln5" [src/bicg.c:36]   --->   Operation 21 'getelementptr' 'buff_s_out_3_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%buff_s_out_load = load i4 %buff_s_out_addr" [src/bicg.c:36]   --->   Operation 22 'load' 'buff_s_out_load' <Predicate = (!icmp_ln35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%buff_s_out_1_load = load i4 %buff_s_out_1_addr" [src/bicg.c:36]   --->   Operation 23 'load' 'buff_s_out_1_load' <Predicate = (!icmp_ln35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%buff_s_out_2_load = load i4 %buff_s_out_2_addr" [src/bicg.c:36]   --->   Operation 24 'load' 'buff_s_out_2_load' <Predicate = (!icmp_ln35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%buff_s_out_3_load = load i4 %buff_s_out_3_addr" [src/bicg.c:36]   --->   Operation 25 'load' 'buff_s_out_3_load' <Predicate = (!icmp_ln35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buff_q_out_addr = getelementptr i32 %buff_q_out, i64 0, i64 %zext_ln35" [src/bicg.c:37]   --->   Operation 26 'getelementptr' 'buff_q_out_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%buff_q_out_load = load i6 %buff_q_out_addr" [src/bicg.c:37]   --->   Operation 27 'load' 'buff_q_out_load' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln35, i7 %i" [src/bicg.c:5]   --->   Operation 28 'store' 'store_ln5' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.87>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/opt.tcl:7]   --->   Operation 29 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/bicg.c:5]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/bicg.c:35]   --->   Operation 31 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.67ns)   --->   "%buff_s_out_load = load i4 %buff_s_out_addr" [src/bicg.c:36]   --->   Operation 32 'load' 'buff_s_out_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/2] (0.67ns)   --->   "%buff_s_out_1_load = load i4 %buff_s_out_1_addr" [src/bicg.c:36]   --->   Operation 33 'load' 'buff_s_out_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/2] (0.67ns)   --->   "%buff_s_out_2_load = load i4 %buff_s_out_2_addr" [src/bicg.c:36]   --->   Operation 34 'load' 'buff_s_out_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/2] (0.67ns)   --->   "%buff_s_out_3_load = load i4 %buff_s_out_3_addr" [src/bicg.c:36]   --->   Operation 35 'load' 'buff_s_out_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.52ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %buff_s_out_load, i2 1, i32 %buff_s_out_1_load, i2 2, i32 %buff_s_out_2_load, i2 3, i32 %buff_s_out_3_load, i32 <undef>, i2 %trunc_ln35" [src/bicg.c:36]   --->   Operation 36 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %tmp" [src/bicg.c:36]   --->   Operation 37 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.63ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_out, i32 %bitcast_ln36" [src/bicg.c:36]   --->   Operation 38 'write' 'write_ln36' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 39 [1/2] (1.23ns)   --->   "%buff_q_out_load = load i6 %buff_q_out_addr" [src/bicg.c:37]   --->   Operation 39 'load' 'buff_q_out_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %buff_q_out_load" [src/bicg.c:37]   --->   Operation 40 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.63ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_out, i32 %bitcast_ln37" [src/bicg.c:37]   --->   Operation 41 'write' 'write_ln37' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc82" [src/bicg.c:35]   --->   Operation 42 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff_s_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_s_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_s_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_s_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ buff_q_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln5             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_1                   (load             ) [ 000]
icmp_ln35             (icmp             ) [ 010]
add_ln35              (add              ) [ 000]
br_ln35               (br               ) [ 000]
zext_ln35             (zext             ) [ 000]
trunc_ln35            (trunc            ) [ 011]
lshr_ln5_4            (partselect       ) [ 000]
zext_ln5              (zext             ) [ 000]
buff_s_out_addr       (getelementptr    ) [ 011]
buff_s_out_1_addr     (getelementptr    ) [ 011]
buff_s_out_2_addr     (getelementptr    ) [ 011]
buff_s_out_3_addr     (getelementptr    ) [ 011]
buff_q_out_addr       (getelementptr    ) [ 011]
store_ln5             (store            ) [ 000]
specpipeline_ln7      (specpipeline     ) [ 000]
speclooptripcount_ln5 (speclooptripcount) [ 000]
specloopname_ln35     (specloopname     ) [ 000]
buff_s_out_load       (load             ) [ 000]
buff_s_out_1_load     (load             ) [ 000]
buff_s_out_2_load     (load             ) [ 000]
buff_s_out_3_load     (load             ) [ 000]
tmp                   (sparsemux        ) [ 000]
bitcast_ln36          (bitcast          ) [ 000]
write_ln36            (write            ) [ 000]
buff_q_out_load       (load             ) [ 000]
bitcast_ln37          (bitcast          ) [ 000]
write_ln37            (write            ) [ 000]
br_ln35               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff_s_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_s_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff_s_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_s_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_s_out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_s_out_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_s_out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_s_out_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_q_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_q_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4float.float.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln36_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="write_ln37_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buff_s_out_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_s_out_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="buff_s_out_1_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_s_out_1_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buff_s_out_2_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_s_out_2_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="buff_s_out_3_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_s_out_3_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_s_out_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_s_out_1_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_s_out_2_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_s_out_3_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buff_q_out_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_q_out_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_q_out_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln5_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="7" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_1_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln35_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln35_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln35_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln35_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="lshr_ln5_4_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="7" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="0" index="3" bw="4" slack="0"/>
<pin id="181" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln5_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln5_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="0"/>
<pin id="203" dir="0" index="3" bw="1" slack="0"/>
<pin id="204" dir="0" index="4" bw="32" slack="0"/>
<pin id="205" dir="0" index="5" bw="2" slack="0"/>
<pin id="206" dir="0" index="6" bw="32" slack="0"/>
<pin id="207" dir="0" index="7" bw="1" slack="0"/>
<pin id="208" dir="0" index="8" bw="32" slack="0"/>
<pin id="209" dir="0" index="9" bw="32" slack="0"/>
<pin id="210" dir="0" index="10" bw="2" slack="1"/>
<pin id="211" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bitcast_ln36_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="bitcast_ln37_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="242" class="1005" name="trunc_ln35_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="1"/>
<pin id="244" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="247" class="1005" name="buff_s_out_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="1"/>
<pin id="249" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_s_out_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="buff_s_out_1_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_s_out_1_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="buff_s_out_2_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_s_out_2_addr "/>
</bind>
</comp>

<comp id="262" class="1005" name="buff_s_out_3_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="1"/>
<pin id="264" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_s_out_3_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="buff_q_out_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="1"/>
<pin id="269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_q_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="62" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="62" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="82" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="89" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="96" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="103" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="152" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="175"><net_src comp="152" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="152" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="189"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="198"><net_src comp="161" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="214"><net_src comp="110" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="216"><net_src comp="116" pin="3"/><net_sink comp="199" pin=4"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="199" pin=5"/></net>

<net id="218"><net_src comp="122" pin="3"/><net_sink comp="199" pin=6"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="199" pin=7"/></net>

<net id="220"><net_src comp="128" pin="3"/><net_sink comp="199" pin=8"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="199" pin=9"/></net>

<net id="225"><net_src comp="199" pin="11"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="230"><net_src comp="141" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="235"><net_src comp="64" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="245"><net_src comp="172" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="199" pin=10"/></net>

<net id="250"><net_src comp="82" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="255"><net_src comp="89" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="260"><net_src comp="96" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="265"><net_src comp="103" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="270"><net_src comp="134" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_out | {2 }
	Port: q_out | {2 }
 - Input state : 
	Port: bicg_Pipeline_lpwr : buff_s_out | {1 2 }
	Port: bicg_Pipeline_lpwr : buff_s_out_1 | {1 2 }
	Port: bicg_Pipeline_lpwr : buff_s_out_2 | {1 2 }
	Port: bicg_Pipeline_lpwr : buff_s_out_3 | {1 2 }
	Port: bicg_Pipeline_lpwr : s_out | {}
	Port: bicg_Pipeline_lpwr : buff_q_out | {1 2 }
	Port: bicg_Pipeline_lpwr : q_out | {}
  - Chain level:
	State 1
		store_ln5 : 1
		i_1 : 1
		icmp_ln35 : 2
		add_ln35 : 2
		br_ln35 : 3
		zext_ln35 : 2
		trunc_ln35 : 2
		lshr_ln5_4 : 2
		zext_ln5 : 3
		buff_s_out_addr : 4
		buff_s_out_1_addr : 4
		buff_s_out_2_addr : 4
		buff_s_out_3_addr : 4
		buff_s_out_load : 5
		buff_s_out_1_load : 5
		buff_s_out_2_load : 5
		buff_s_out_3_load : 5
		buff_q_out_addr : 3
		buff_q_out_load : 4
		store_ln5 : 3
	State 2
		tmp : 1
		bitcast_ln36 : 2
		write_ln36 : 3
		bitcast_ln37 : 1
		write_ln37 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
| sparsemux|       tmp_fu_199       |    0    |    20   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln35_fu_155    |    0    |    14   |
|----------|------------------------|---------|---------|
|    add   |     add_ln35_fu_161    |    0    |    14   |
|----------|------------------------|---------|---------|
|   write  | write_ln36_write_fu_68 |    0    |    0    |
|          | write_ln37_write_fu_75 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln35_fu_167    |    0    |    0    |
|          |     zext_ln5_fu_186    |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln35_fu_172   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|    lshr_ln5_4_fu_176   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    48   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| buff_q_out_addr_reg_267 |    6   |
|buff_s_out_1_addr_reg_252|    4   |
|buff_s_out_2_addr_reg_257|    4   |
|buff_s_out_3_addr_reg_262|    4   |
| buff_s_out_addr_reg_247 |    4   |
|        i_reg_232        |    7   |
|    trunc_ln35_reg_242   |    2   |
+-------------------------+--------+
|          Total          |   31   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_122 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_141 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   45   |
|  Register |    -   |   31   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   31   |   93   |
+-----------+--------+--------+--------+
