Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Wed Nov 28 15:47:14 2018
| Host              : kenierkiller running 64-bit Ubuntu 18.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -file vcu_trd_wrapper_timing_summary_routed.rpt -pb vcu_trd_wrapper_timing_summary_routed.pb -rpx vcu_trd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : vcu_trd_wrapper
| Device            : xczu7ev-fbvb900
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 846 register/latch pins with no clock driven by root clock pin: diff_clock_rtl_0_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1818 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.062        0.000                      0                49097        0.025        0.000                      0                41658        1.495        0.000                       0                 14209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                 ------------         ----------      --------------
clk_pl_0                                                                                                                                                                                                                                                                                                                                                                              {0.000 5.000}        10.000          100.000         
vcu_trd_i/clk_wiz/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_out1_vcu_trd_clk_wiz_1                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}        10.000          100.000         
vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         
vcu_trd_i/vcu_clk_wiz0/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                   {0.000 5.000}        10.000          100.000         
  clk_out1_vcu_trd_vcu_clk_wiz0_1                                                                                                                                                                                                                                                                                                                                                     {0.000 15.151}       30.302          33.001          
  clk_out2_vcu_trd_vcu_clk_wiz0_1                                                                                                                                                                                                                                                                                                                                                     {0.000 2.997}        5.994           166.840         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                    3.322        0.000                      0                 9177        0.025        0.000                      0                 9177        2.000        0.000                       0                  4449  
vcu_trd_i/clk_wiz/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          4.550        0.000                       0                     1  
  clk_out1_vcu_trd_clk_wiz_1                                                                                                                                                                                                                                                                                                                                                                3.912        0.000                      0                 7195                                                                              4.427        0.000                       0                  3540  
vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.755        0.000                      0                   50        0.060        0.000                      0                   50        3.725        0.000                       0                    31  
vcu_trd_i/vcu_clk_wiz0/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     4.550        0.000                       0                     1  
  clk_out1_vcu_trd_vcu_clk_wiz0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       7.651        0.000                       0                     3  
  clk_out2_vcu_trd_vcu_clk_wiz0_1                                                                                                                                                                                                                                                                                                                                                           0.062        0.000                      0                31857        0.038        0.000                      0                31857        1.495        0.000                       0                  6184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_vcu_trd_clk_wiz_1  clk_pl_0                          7.923        0.000                      0                  126                                                                        
clk_pl_0                    clk_out1_vcu_trd_clk_wiz_1        8.192        0.000                      0                  107                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                            From Clock                                                                                                                                                                                                                                                                                                                                                                            To Clock                                                                                                                                                                                                                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                            ----------                                                                                                                                                                                                                                                                                                                                                                            --------                                                                                                                                                                                                                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                     clk_pl_0                                                                                                                                                                                                                                                                                                                                                                              clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                    7.029        0.000                      0                  556        0.069        0.000                      0                  556  
**async_default**                                                                                                                                                                                                                                                                                                                                                                     vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.349        0.000                      0                   18        0.057        0.000                      0                   18  
**default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             7.583        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 1.179ns (21.841%)  route 4.219ns (78.159%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.812ns = ( 11.812 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.592ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.534ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.860     2.068    vcu_trd_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLWREADYAXILITEAPB)
                                                      0.857     2.925 r  vcu_trd_i/vcu_0/inst/VCU_i/VCUPLWREADYAXILITEAPB
                         net (fo=1, routed)           1.852     4.777    vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_wready_axi_lite_apb_i
    SLICE_X49Y111        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     4.893 r  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_wready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.103     5.996    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X50Y153        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     6.062 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.368     6.430    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X51Y157        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     6.470 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.169     6.639    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X50Y157        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     6.739 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.727     7.466    vcu_trd_i/zynq_ultra_ps_e_0/inst/maxigp2_wready
    PS8_X0Y0             PS8                                          r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.643    11.812    vcu_trd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.097    11.909    
                         clock uncertainty           -0.174    11.735    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.947    10.788    vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.788    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_0/inst/VCU_i/PLVCUARVALIDAXILITEAPB
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.487ns (10.259%)  route 4.260ns (89.741%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 11.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.063ns (routing 0.592ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.534ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.063     2.271    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y241        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.366 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/Q
                         net (fo=9, routed)           2.635     5.001    vcu_trd_i/vcu_0/inst/softip_regs/pl_vcu_araddr_axi_lite_apb[16]
    SLICE_X50Y112        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     5.178 r  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_6/O
                         net (fo=5, routed)           0.125     5.303    vcu_trd_i/vcu_0/inst/softip_regs_n_67
    SLICE_X50Y111        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.454 r  vcu_trd_i/vcu_0/inst/VCU_i_i_65/O
                         net (fo=1, routed)           0.050     5.504    vcu_trd_i/vcu_0/inst/VCU_i_i_65_n_0
    SLICE_X50Y111        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     5.568 r  vcu_trd_i/vcu_0/inst/VCU_i_i_1/O
                         net (fo=1, routed)           1.450     7.018    vcu_trd_i/vcu_0/inst/lc_vcu_arvalid_axi_lite_apb
    VCU_X0Y0             VCU                                          r  vcu_trd_i/vcu_0/inst/VCU_i/PLVCUARVALIDAXILITEAPB
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.617    11.786    vcu_trd_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.097    11.883    
                         clock uncertainty           -0.174    11.709    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUARVALIDAXILITEAPB)
                                                     -1.271    10.438    vcu_trd_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAWADDRAXILITEAPB[3]
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.290ns (5.715%)  route 4.784ns (94.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 11.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.592ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.534ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.050     2.258    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y240        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y240        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.355 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=38, routed)          4.348     6.703    vcu_trd_i/vcu_0/inst/softip_regs/pl_vcu_awaddr_axi_lite_apb[3]
    SLICE_X48Y41         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     6.896 r  vcu_trd_i/vcu_0/inst/softip_regs/VCU_i_i_21/O
                         net (fo=1, routed)           0.436     7.332    vcu_trd_i/vcu_0/inst/lc_vcu_awaddr_axi_lite_apb[3]
    VCU_X0Y0             VCU                                          r  vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAWADDRAXILITEAPB[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.617    11.786    vcu_trd_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.097    11.883    
                         clock uncertainty           -0.174    11.709    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUAWADDRAXILITEAPB[3])
                                                     -0.826    10.883    vcu_trd_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.360ns (22.321%)  route 4.733ns (77.679%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 11.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.592ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.534ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.860     2.068    vcu_trd_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLBVALIDAXILITEAPB)
                                                      0.807     2.875 r  vcu_trd_i/vcu_0/inst/VCU_i/VCUPLBVALIDAXILITEAPB
                         net (fo=1, routed)           1.669     4.544    vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_bvalid_axi_lite_apb_i
    SLICE_X49Y111        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.126     4.670 r  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_bvalid_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.268     5.938    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X50Y154        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.038 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.122     6.160    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]
    SLICE_X50Y156        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     6.224 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.332     6.556    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X50Y168        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     6.656 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.055     7.711    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X44Y240        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.810 r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=2, routed)           0.103     7.913    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake
    SLICE_X44Y240        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     7.977 r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/s_bresp_acc[1]_i_2/O
                         net (fo=2, routed)           0.184     8.161    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc
    SLICE_X44Y240        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.710    11.879    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X44Y240        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.097    11.976    
                         clock uncertainty           -0.174    11.802    
    SLICE_X44Y240        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    11.759    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.360ns (22.317%)  route 4.734ns (77.683%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 11.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.592ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.534ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.860     2.068    vcu_trd_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLBVALIDAXILITEAPB)
                                                      0.807     2.875 r  vcu_trd_i/vcu_0/inst/VCU_i/VCUPLBVALIDAXILITEAPB
                         net (fo=1, routed)           1.669     4.544    vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_bvalid_axi_lite_apb_i
    SLICE_X49Y111        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.126     4.670 r  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_bvalid_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.268     5.938    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X50Y154        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.038 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.122     6.160    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]
    SLICE_X50Y156        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     6.224 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.332     6.556    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X50Y168        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     6.656 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.055     7.711    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X44Y240        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.810 r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=2, routed)           0.103     7.913    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake
    SLICE_X44Y240        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     7.977 r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/s_bresp_acc[1]_i_2/O
                         net (fo=2, routed)           0.185     8.162    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc
    SLICE_X44Y240        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.710    11.879    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X44Y240        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.097    11.976    
                         clock uncertainty           -0.174    11.802    
    SLICE_X44Y240        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042    11.760    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 0.921ns (15.940%)  route 4.857ns (84.060%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 11.801 - 10.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.063ns (routing 0.592ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.534ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.063     2.271    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y241        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.366 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/Q
                         net (fo=9, routed)           2.635     5.001    vcu_trd_i/vcu_0/inst/softip_regs/pl_vcu_araddr_axi_lite_apb[16]
    SLICE_X50Y112        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     5.178 r  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_6/O
                         net (fo=5, routed)           0.128     5.306    vcu_trd_i/vcu_0/inst/softip_regs/soft_ip_reg_capture_r_reg[3]_1
    SLICE_X50Y112        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     5.454 r  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_2/O
                         net (fo=6, routed)           0.296     5.750    vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_2_n_0
    SLICE_X51Y115        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     5.927 f  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_1/O
                         net (fo=17, routed)          0.209     6.136    vcu_trd_i/vcu_0/inst/softip_regs_n_68
    SLICE_X51Y113        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.124     6.260 f  vcu_trd_i/vcu_0/inst/vcu_pl_arready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.033     7.293    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_arready[0]
    SLICE_X51Y156        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     7.332 f  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.253     7.585    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_arready_i_reg
    SLICE_X51Y158        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     7.684 f  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_3/O
                         net (fo=2, routed)           0.221     7.905    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0
    SLICE_X50Y157        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     7.967 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.082     8.049    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X50Y157        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.632    11.801    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X50Y157        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.097    11.898    
                         clock uncertainty           -0.174    11.724    
    SLICE_X50Y157        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.751    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  3.702    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.897ns (15.565%)  route 4.866ns (84.435%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.063ns (routing 0.592ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.534ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.063     2.271    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y241        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.366 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/Q
                         net (fo=9, routed)           2.635     5.001    vcu_trd_i/vcu_0/inst/softip_regs/pl_vcu_araddr_axi_lite_apb[16]
    SLICE_X50Y112        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     5.178 r  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_6/O
                         net (fo=5, routed)           0.128     5.306    vcu_trd_i/vcu_0/inst/softip_regs/soft_ip_reg_capture_r_reg[3]_1
    SLICE_X50Y112        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     5.454 r  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_2/O
                         net (fo=6, routed)           0.296     5.750    vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_2_n_0
    SLICE_X51Y115        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     5.927 f  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_1/O
                         net (fo=17, routed)          0.209     6.136    vcu_trd_i/vcu_0/inst/softip_regs_n_68
    SLICE_X51Y113        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.124     6.260 f  vcu_trd_i/vcu_0/inst/vcu_pl_arready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.033     7.293    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_arready[0]
    SLICE_X51Y156        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     7.332 f  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.253     7.585    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_arready_i_reg
    SLICE_X51Y158        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     7.684 f  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_3/O
                         net (fo=2, routed)           0.230     7.914    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0
    SLICE_X50Y156        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     7.952 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.082     8.034    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X50Y156        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.635    11.804    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X50Y156        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.097    11.901    
                         clock uncertainty           -0.174    11.727    
    SLICE_X50Y156        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.754    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.924ns (16.395%)  route 4.712ns (83.605%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.793ns = ( 11.793 - 10.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.063ns (routing 0.592ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.534ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.063     2.271    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y241        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.366 f  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/Q
                         net (fo=9, routed)           2.635     5.001    vcu_trd_i/vcu_0/inst/softip_regs/pl_vcu_araddr_axi_lite_apb[16]
    SLICE_X50Y112        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     5.178 f  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_6/O
                         net (fo=5, routed)           0.128     5.306    vcu_trd_i/vcu_0/inst/softip_regs/soft_ip_reg_capture_r_reg[3]_1
    SLICE_X50Y112        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     5.454 f  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_2/O
                         net (fo=6, routed)           0.296     5.750    vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_2_n_0
    SLICE_X51Y115        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     5.927 r  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_1/O
                         net (fo=17, routed)          0.209     6.136    vcu_trd_i/vcu_0/inst/softip_regs_n_68
    SLICE_X51Y113        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.124     6.260 r  vcu_trd_i/vcu_0/inst/vcu_pl_arready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.033     7.293    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_arready[0]
    SLICE_X51Y156        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     7.332 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.109     7.441    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_arready_i_reg
    SLICE_X51Y158        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     7.505 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2/O
                         net (fo=2, routed)           0.052     7.557    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/D[1]
    SLICE_X51Y158        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     7.657 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_1__0/O
                         net (fo=2, routed)           0.250     7.907    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/SR[0]
    SLICE_X51Y158        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.624    11.793    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X51Y158        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/C
                         clock pessimism              0.097    11.890    
                         clock uncertainty           -0.174    11.716    
    SLICE_X51Y158        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    11.644    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.924ns (16.395%)  route 4.712ns (83.605%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.793ns = ( 11.793 - 10.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.063ns (routing 0.592ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.534ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.063     2.271    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y241        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.366 f  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/Q
                         net (fo=9, routed)           2.635     5.001    vcu_trd_i/vcu_0/inst/softip_regs/pl_vcu_araddr_axi_lite_apb[16]
    SLICE_X50Y112        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     5.178 f  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_6/O
                         net (fo=5, routed)           0.128     5.306    vcu_trd_i/vcu_0/inst/softip_regs/soft_ip_reg_capture_r_reg[3]_1
    SLICE_X50Y112        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     5.454 f  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_2/O
                         net (fo=6, routed)           0.296     5.750    vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_2_n_0
    SLICE_X51Y115        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     5.927 r  vcu_trd_i/vcu_0/inst/softip_regs/vcu_pl_arready_axi_lite_apb_INST_0_i_1/O
                         net (fo=17, routed)          0.209     6.136    vcu_trd_i/vcu_0/inst/softip_regs_n_68
    SLICE_X51Y113        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.124     6.260 r  vcu_trd_i/vcu_0/inst/vcu_pl_arready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.033     7.293    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_arready[0]
    SLICE_X51Y156        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     7.332 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.109     7.441    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_arready_i_reg
    SLICE_X51Y158        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     7.505 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2/O
                         net (fo=2, routed)           0.052     7.557    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/D[1]
    SLICE_X51Y158        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     7.657 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_1__0/O
                         net (fo=2, routed)           0.250     7.907    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/SR[0]
    SLICE_X51Y158        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.624    11.793    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X51Y158        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                         clock pessimism              0.097    11.890    
                         clock uncertainty           -0.174    11.716    
    SLICE_X51Y158        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072    11.644    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_0/inst/VCU_i/PLVCUARADDRAXILITEAPB[3]
                            (rising edge-triggered cell VCU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.097ns (2.031%)  route 4.678ns (97.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 11.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.592ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.534ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.050     2.258    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y240        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y240        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.355 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=38, routed)          4.678     7.033    vcu_trd_i/vcu_0/inst/pl_vcu_araddr_axi_lite_apb[3]
    VCU_X0Y0             VCU                                          r  vcu_trd_i/vcu_0/inst/VCU_i/PLVCUARADDRAXILITEAPB[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.617    11.786    vcu_trd_i/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                         clock pessimism              0.097    11.883    
                         clock uncertainty           -0.174    11.709    
    VCU_X0Y0             VCU (Setup_VCU_PLVCUAXILITECLK_PLVCUARADDRAXILITEAPB[3])
                                                     -0.808    10.901    vcu_trd_i/vcu_0/inst/VCU_i
  -------------------------------------------------------------------
                         required time                         10.901    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                  3.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.072ns (53.731%)  route 0.062ns (46.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.125ns (routing 0.305ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.346ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.125     1.264    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X105Y61        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y61        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.304 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/Q
                         net (fo=5, routed)           0.056     1.360    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[7]
    SLICE_X107Y61        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.032     1.392 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_2/O
                         net (fo=1, routed)           0.006     1.398    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[9]
    SLICE_X107Y61        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.283     1.455    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X107Y61        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/C
                         clock pessimism             -0.129     1.326    
    SLICE_X107Y61        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.373    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.054ns (40.909%)  route 0.078ns (59.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.129ns (routing 0.305ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.346ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.129     1.268    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y62        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y62        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.307 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_out_reg/Q
                         net (fo=5, routed)           0.061     1.368    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/plllock_tx_sync
    SLICE_X108Y62        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.383 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gttxreset_out_i_1/O
                         net (fo=1, routed)           0.017     1.400    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_2
    SLICE_X108Y62        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.283     1.455    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X108Y62        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
                         clock pessimism             -0.129     1.326    
    SLICE_X108Y62        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.372    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.053ns (41.085%)  route 0.076ns (58.915%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.958ns (routing 0.305ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.346ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        0.958     1.097    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X48Y208        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y208        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.136 r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.050     1.186    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[13]
    SLICE_X49Y208        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.200 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[14]_i_1/O
                         net (fo=1, routed)           0.026     1.226    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[14]
    SLICE_X49Y208        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.090     1.262    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y208        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[14]/C
                         clock pessimism             -0.115     1.147    
    SLICE_X49Y208        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.193    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.212%)  route 0.071ns (53.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.130ns (routing 0.305ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.346ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.130     1.269    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X106Y66        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.308 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=3, routed)           0.055     1.363    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_rx_pll_and_datapath_dly
    SLICE_X108Y66        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.385 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[0]_i_1/O
                         net (fo=1, routed)           0.016     1.401    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2
    SLICE_X108Y66        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.278     1.450    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X108Y66        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism             -0.129     1.321    
    SLICE_X108Y66        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.367    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.053ns (41.406%)  route 0.075ns (58.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.965ns (routing 0.305ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.346ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        0.965     1.104    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X48Y228        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.143 r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.049     1.192    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[21]
    SLICE_X49Y228        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.206 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.026     1.232    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X49Y228        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.095     1.267    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y228        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism             -0.115     1.152    
    SLICE_X49Y228        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.198    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.053ns (41.085%)  route 0.076ns (58.915%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.965ns (routing 0.305ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.346ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        0.965     1.104    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X48Y227        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y227        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.143 r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.050     1.193    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[18]
    SLICE_X49Y227        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.207 r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[19]_i_1/O
                         net (fo=1, routed)           0.026     1.233    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[19]
    SLICE_X49Y227        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.095     1.267    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X49Y227        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/C
                         clock pessimism             -0.115     1.152    
    SLICE_X49Y227        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.198    vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.823ns (routing 0.534ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.592ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142     0.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.823     1.992    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y240        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y240        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.065 r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[65]/Q
                         net (fo=1, routed)           0.109     2.174    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[76][27]
    SLICE_X30Y240        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.057     2.265    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X30Y240        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                         clock pessimism             -0.182     2.083    
    SLICE_X30Y240        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.138    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.061ns (45.185%)  route 0.074ns (54.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.052ns (routing 0.305ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.346ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.052     1.191    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y241        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y241        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.230 r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/Q
                         net (fo=6, routed)           0.058     1.288    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[10]
    SLICE_X26Y241        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.310 r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.016     1.326    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][5]
    SLICE_X26Y241        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.196     1.368    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y241        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism             -0.124     1.244    
    SLICE_X26Y241        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.290    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.079ns (56.429%)  route 0.061ns (43.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.964ns (routing 0.305ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.346ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        0.964     1.103    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aclk
    SLICE_X56Y173        FDCE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y173        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.141 r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.053     1.194    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[42]
    SLICE_X54Y173        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.041     1.235 r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_1/O
                         net (fo=1, routed)           0.008     1.243    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_1_n_0
    SLICE_X54Y173        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.100     1.272    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X54Y173        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                         clock pessimism             -0.112     1.160    
    SLICE_X54Y173        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.207    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.047ns (routing 0.305ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.346ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.047     1.186    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y248        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y248        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.225 r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/Q
                         net (fo=1, routed)           0.059     1.284    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[76][26]
    SLICE_X26Y248        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.190     1.362    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y248        FDRE                                         r  vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.161     1.201    
    SLICE_X26Y248        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.248    vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     VCU/PLVCUAXILITECLK   n/a            6.000         10.000      4.000      VCU_X0Y0            vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y4  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     MMCME4_ADV/DCLK       n/a            4.000         10.000      6.000      MMCM_X1Y0           vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK       n/a            3.003         10.000      6.997      PS8_X0Y0            vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRLC32E/CLK           n/a            1.146         10.000      8.854      SLICE_X50Y191       vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK           n/a            1.146         10.000      8.854      SLICE_X50Y187       vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK           n/a            1.146         10.000      8.854      SLICE_X50Y187       vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK           n/a            1.146         10.000      8.854      SLICE_X50Y187       vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK           n/a            1.146         10.000      8.854      SLICE_X50Y187       vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK           n/a            1.146         10.000      8.854      SLICE_X50Y187       vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    VCU/PLVCUAXILITECLK   n/a            3.000         5.000       2.000      VCU_X0Y0            vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
Low Pulse Width   Fast    VCU/PLVCUAXILITECLK   n/a            3.000         5.000       2.000      VCU_X0Y0            vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
Low Pulse Width   Slow    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X1Y0           vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X1Y0           vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK       n/a            1.502         5.000       3.498      PS8_X0Y0            vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK       n/a            1.502         5.000       3.498      PS8_X0Y0            vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.573         5.000       4.427      SLICE_X50Y191       vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.573         5.000       4.427      SLICE_X53Y189       vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    VCU/PLVCUAXILITECLK   n/a            3.000         5.000       2.000      VCU_X0Y0            vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
High Pulse Width  Slow    VCU/PLVCUAXILITECLK   n/a            3.000         5.000       2.000      VCU_X0Y0            vcu_trd_i/vcu_0/inst/VCU_i/PLVCUAXILITECLK
High Pulse Width  Fast    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X1Y0           vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Slow    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X1Y0           vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK       n/a            1.502         5.000       3.498      PS8_X0Y0            vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK       n/a            1.502         5.000       3.498      PS8_X0Y0            vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.573         5.000       4.427      SLICE_X50Y191       vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.573         5.000       4.427      SLICE_X50Y187       vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vcu_trd_i/clk_wiz/inst/clk_in1
  To Clock:  vcu_trd_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vcu_trd_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vcu_trd_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X1Y2  vcu_trd_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y2  vcu_trd_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y2  vcu_trd_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y2  vcu_trd_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y2  vcu_trd_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vcu_trd_clk_wiz_1
  To Clock:  clk_out1_vcu_trd_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.912ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/clk_vid_first_sof_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        5.016ns  (logic 0.390ns (7.775%)  route 4.626ns (92.225%))
  Logic Levels:           2  (LUT2=2)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
    SLICE_X57Y150        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/Q
                         net (fo=17, routed)          0.212     0.307    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/data_out_reg[13][0]
    SLICE_X58Y150        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     0.502 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/m_axis_ctrl_sb_rx_tdata[3]_INST_0/O
                         net (fo=5, routed)           1.753     2.255    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/D[0]
    SLICE_X92Y62         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.355 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=120, routed)         2.661     5.016    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/ctrl_run_reg
    SLICE_X61Y141        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/clk_vid_first_sof_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X61Y141        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     8.928    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/clk_vid_first_sof_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/converter/clk_vid_active_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        5.016ns  (logic 0.390ns (7.775%)  route 4.626ns (92.225%))
  Logic Levels:           2  (LUT2=2)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
    SLICE_X57Y150        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/Q
                         net (fo=17, routed)          0.212     0.307    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/data_out_reg[13][0]
    SLICE_X58Y150        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     0.502 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/m_axis_ctrl_sb_rx_tdata[3]_INST_0/O
                         net (fo=5, routed)           1.753     2.255    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/D[0]
    SLICE_X92Y62         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.355 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=120, routed)         2.661     5.016    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/converter/SR[0]
    SLICE_X61Y141        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/converter/clk_vid_active_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X61Y141        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072     8.928    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/converter/clk_vid_active_reg[2]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        4.903ns  (logic 0.390ns (7.954%)  route 4.513ns (92.046%))
  Logic Levels:           2  (LUT2=2)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
    SLICE_X57Y150        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/Q
                         net (fo=17, routed)          0.212     0.307    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/data_out_reg[13][0]
    SLICE_X58Y150        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     0.502 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/m_axis_ctrl_sb_rx_tdata[3]_INST_0/O
                         net (fo=5, routed)           1.753     2.255    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/D[0]
    SLICE_X92Y62         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.355 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=120, routed)         2.548     4.903    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/SR[0]
    SLICE_X60Y142        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X60Y142        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.072     8.928    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        4.903ns  (logic 0.390ns (7.954%)  route 4.513ns (92.046%))
  Logic Levels:           2  (LUT2=2)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
    SLICE_X57Y150        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/Q
                         net (fo=17, routed)          0.212     0.307    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/data_out_reg[13][0]
    SLICE_X58Y150        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     0.502 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/m_axis_ctrl_sb_rx_tdata[3]_INST_0/O
                         net (fo=5, routed)           1.753     2.255    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/D[0]
    SLICE_X92Y62         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.355 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=120, routed)         2.548     4.903    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/SR[0]
    SLICE_X60Y142        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X60Y142        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072     8.928    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        4.903ns  (logic 0.390ns (7.954%)  route 4.513ns (92.046%))
  Logic Levels:           2  (LUT2=2)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
    SLICE_X57Y150        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/Q
                         net (fo=17, routed)          0.212     0.307    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/data_out_reg[13][0]
    SLICE_X58Y150        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     0.502 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/m_axis_ctrl_sb_rx_tdata[3]_INST_0/O
                         net (fo=5, routed)           1.753     2.255    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/D[0]
    SLICE_X92Y62         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.355 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=120, routed)         2.548     4.903    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/SR[0]
    SLICE_X60Y142        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X60Y142        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072     8.928    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/sav_2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        4.903ns  (logic 0.390ns (7.954%)  route 4.513ns (92.046%))
  Logic Levels:           2  (LUT2=2)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
    SLICE_X57Y150        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/Q
                         net (fo=17, routed)          0.212     0.307    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/data_out_reg[13][0]
    SLICE_X58Y150        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     0.502 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/m_axis_ctrl_sb_rx_tdata[3]_INST_0/O
                         net (fo=5, routed)           1.753     2.255    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/D[0]
    SLICE_X92Y62         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.355 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=120, routed)         2.548     4.903    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/SR[0]
    SLICE_X60Y142        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/sav_2_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X60Y142        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072     8.928    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/sav_2_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/vreg_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        4.975ns  (logic 0.428ns (8.603%)  route 4.547ns (91.397%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
    SLICE_X57Y150        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/Q
                         net (fo=17, routed)          0.212     0.307    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/data_out_reg[13][0]
    SLICE_X58Y150        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     0.502 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/m_axis_ctrl_sb_rx_tdata[3]_INST_0/O
                         net (fo=5, routed)           1.753     2.255    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/D[0]
    SLICE_X92Y62         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.355 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=120, routed)         2.523     4.878    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/SR[0]
    SLICE_X60Y143        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     4.916 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/vreg_sel_i_1/O
                         net (fo=1, routed)           0.059     4.975    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/vreg_sel_i_1_n_0
    SLICE_X60Y143        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/vreg_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X60Y143        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/vreg_sel_reg
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/clk_vid_hblank_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        4.836ns  (logic 0.390ns (8.065%)  route 4.446ns (91.935%))
  Logic Levels:           2  (LUT2=2)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
    SLICE_X57Y150        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/Q
                         net (fo=17, routed)          0.212     0.307    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/data_out_reg[13][0]
    SLICE_X58Y150        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     0.502 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/m_axis_ctrl_sb_rx_tdata[3]_INST_0/O
                         net (fo=5, routed)           1.753     2.255    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/D[0]
    SLICE_X92Y62         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.355 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=120, routed)         2.481     4.836    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/ctrl_run_reg
    SLICE_X62Y141        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/clk_vid_hblank_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X62Y141        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     8.928    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/clk_vid_hblank_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/clk_vid_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        4.836ns  (logic 0.390ns (8.065%)  route 4.446ns (91.935%))
  Logic Levels:           2  (LUT2=2)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
    SLICE_X57Y150        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/Q
                         net (fo=17, routed)          0.212     0.307    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/data_out_reg[13][0]
    SLICE_X58Y150        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     0.502 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/m_axis_ctrl_sb_rx_tdata[3]_INST_0/O
                         net (fo=5, routed)           1.753     2.255    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/D[0]
    SLICE_X92Y62         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.355 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=120, routed)         2.481     4.836    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/ctrl_run_reg
    SLICE_X62Y141        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/clk_vid_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X62Y141        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072     8.928    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/clk_vid_valid_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/clk_vid_vblank_bp_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        4.836ns  (logic 0.390ns (8.065%)  route 4.446ns (91.935%))
  Logic Levels:           2  (LUT2=2)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/C
    SLICE_X57Y150        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[5]/Q
                         net (fo=17, routed)          0.212     0.307    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/data_out_reg[13][0]
    SLICE_X58Y150        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     0.502 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/m_axis_ctrl_sb_rx_tdata[3]_INST_0/O
                         net (fo=5, routed)           1.753     2.255    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/D[0]
    SLICE_X92Y62         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     2.355 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/FSM_sequential_state[2]_i_1/O
                         net (fo=120, routed)         2.481     4.836    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/ctrl_run_reg
    SLICE_X62Y141        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/clk_vid_vblank_bp_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X62Y141        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.072     8.928    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CONVERTER_INST/clk_vid_vblank_bp_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  4.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_vcu_trd_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vcu_trd_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X4Y22   vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X4Y12   vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X2Y27   vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X2Y27   vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB18_X4Y22   vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X4Y12   vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/mem_reg_bram_4/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X1Y62   vcu_trd_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         10.000      8.750      MMCM_X1Y2      vcu_trd_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.146         10.000      8.854      SLICE_X54Y218  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         10.000      8.854      SLICE_X54Y218  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X61Y151  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXDPCOMMON/RSTR/trs_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X53Y183  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X88Y69   vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/TIMING_DETECTOR_INST/clk_sdi_sav_dly2_reg_srl2___inst_generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST_TIMING_DETECTOR_INST_clk_sdi_subimg1_dly2_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X61Y151  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXDPCOMMON/RSTR/trs_out_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X61Y144  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_vid_rst_d2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X57Y174  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/axi4s_vid_out_vid_rst_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X57Y174  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/axi4s_vid_out_vid_rst_d2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X54Y218  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X54Y218  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X54Y197  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X54Y218  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X54Y218  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X54Y218  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X54Y218  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X54Y197  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X54Y197  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X53Y199  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X53Y199  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X54Y197  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X54Y197  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.755ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.279ns (26.124%)  route 0.789ns (73.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 9.344 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.489ns (routing 0.591ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.535ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.489     1.489    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X105Y51        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     1.586 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.253     1.839    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X105Y51        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.021 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.536     2.557    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X106Y62        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.344     9.344    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y62        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.056     9.400    
                         clock uncertainty           -0.046     9.354    
    SLICE_X106Y62        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042     9.312    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                  6.755    

Slack (MET) :             6.755ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.279ns (26.124%)  route 0.789ns (73.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 9.344 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.489ns (routing 0.591ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.535ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.489     1.489    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X105Y51        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     1.586 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.253     1.839    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X105Y51        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.021 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.536     2.557    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X106Y62        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.344     9.344    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y62        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.056     9.400    
                         clock uncertainty           -0.046     9.354    
    SLICE_X106Y62        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042     9.312    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                  6.755    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.279ns (26.197%)  route 0.786ns (73.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 9.349 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.489ns (routing 0.591ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.535ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.489     1.489    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X105Y51        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     1.586 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.253     1.839    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X105Y51        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.021 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.533     2.554    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.349     9.349    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.056     9.405    
                         clock uncertainty           -0.046     9.359    
    SLICE_X106Y60        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042     9.317    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.317    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.279ns (26.197%)  route 0.786ns (73.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 9.349 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.489ns (routing 0.591ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.535ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.489     1.489    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X105Y51        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     1.586 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.253     1.839    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X105Y51        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.021 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.533     2.554    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.349     9.349    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.056     9.405    
                         clock uncertainty           -0.046     9.359    
    SLICE_X106Y60        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042     9.317    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.317    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.279ns (26.197%)  route 0.786ns (73.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 9.349 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.489ns (routing 0.591ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.535ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.489     1.489    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X105Y51        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     1.586 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.253     1.839    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X105Y51        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.021 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.533     2.554    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.349     9.349    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.056     9.405    
                         clock uncertainty           -0.046     9.359    
    SLICE_X106Y60        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042     9.317    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.317    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.279ns (26.197%)  route 0.786ns (73.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 9.349 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.489ns (routing 0.591ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.535ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.489     1.489    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X105Y51        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     1.586 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.253     1.839    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X105Y51        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.021 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.533     2.554    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.349     9.349    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.056     9.405    
                         clock uncertainty           -0.046     9.359    
    SLICE_X106Y60        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     9.317    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.317    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.279ns (26.148%)  route 0.788ns (73.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 9.353 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.489ns (routing 0.591ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.535ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.489     1.489    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X105Y51        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     1.586 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.253     1.839    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X105Y51        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.021 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.535     2.556    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.353     9.353    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.056     9.409    
                         clock uncertainty           -0.046     9.363    
    SLICE_X106Y61        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     9.320    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.279ns (26.148%)  route 0.788ns (73.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 9.353 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.489ns (routing 0.591ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.535ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.489     1.489    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X105Y51        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     1.586 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.253     1.839    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X105Y51        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.021 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.535     2.556    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.353     9.353    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.056     9.409    
                         clock uncertainty           -0.046     9.363    
    SLICE_X106Y61        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043     9.320    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.279ns (26.148%)  route 0.788ns (73.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 9.353 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.489ns (routing 0.591ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.535ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.489     1.489    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X105Y51        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     1.586 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.253     1.839    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X105Y51        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.021 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.535     2.556    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.353     9.353    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.056     9.409    
                         clock uncertainty           -0.046     9.363    
    SLICE_X106Y61        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043     9.320    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.279ns (26.148%)  route 0.788ns (73.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 9.353 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.489ns (routing 0.591ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.535ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.489     1.489    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X105Y51        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     1.586 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.253     1.839    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X105Y51        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.021 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.535     2.556    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.353     9.353    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.056     9.409    
                         clock uncertainty           -0.046     9.363    
    SLICE_X106Y61        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     9.320    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  6.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.786ns (routing 0.309ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.347ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y62        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y62        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.825 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.049     0.874    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X106Y62        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.891 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.898    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X106Y62        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.897     0.897    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y62        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.105     0.792    
    SLICE_X106Y62        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.838    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.790ns (routing 0.309ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.347ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.790     0.790    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.829 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.049     0.878    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X106Y60        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.895 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.902    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_14
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.901     0.901    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.105     0.796    
    SLICE_X106Y60        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.842    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.790ns (routing 0.309ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.347ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.790     0.790    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.829 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.878    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X106Y61        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.895 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.902    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_14
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.901     0.901    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.105     0.796    
    SLICE_X106Y61        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.842    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.793ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.793ns (routing 0.309ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.347ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.793     0.793    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.832 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.050     0.882    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X106Y61        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.899 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.906    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_8
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.905     0.905    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.106     0.799    
    SLICE_X106Y61        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.845    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.793ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.793ns (routing 0.309ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.347ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.793     0.793    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.832 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.050     0.882    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X106Y60        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.899 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.906    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_8
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.905     0.905    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.106     0.799    
    SLICE_X106Y60        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.845    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.790ns (routing 0.309ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.347ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.790     0.790    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.829 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.879    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X106Y61        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.896 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.903    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_13
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.901     0.901    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.105     0.796    
    SLICE_X106Y61        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.842    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.790ns (routing 0.309ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.347ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.790     0.790    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.829 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.879    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X106Y60        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.896 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.903    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_13
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.901     0.901    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.105     0.796    
    SLICE_X106Y60        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.842    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.079ns (64.754%)  route 0.043ns (35.246%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.790ns (routing 0.309ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.347ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.790     0.790    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.829 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.028     0.857    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X106Y60        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.879 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.008     0.887    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[0]_i_2_n_0
    SLICE_X106Y60        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.905 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.912    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_15
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.901     0.901    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.105     0.796    
    SLICE_X106Y60        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.842    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.065ns (53.279%)  route 0.057ns (46.721%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.790ns (routing 0.309ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.347ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.790     0.790    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.829 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.879    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X106Y61        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     0.905 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.912    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_12
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.901     0.901    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.105     0.796    
    SLICE_X106Y61        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.842    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.065ns (53.279%)  route 0.057ns (46.721%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.790ns (routing 0.309ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.347ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.790     0.790    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.829 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.879    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X106Y60        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     0.905 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.912    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_12
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.901     0.901    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.105     0.796    
    SLICE_X106Y60        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.842    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X106Y60  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X106Y61  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X106Y61  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X106Y61  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X106Y61  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X106Y62  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X106Y62  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X105Y59  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  vcu_trd_i/vcu_clk_wiz0/inst/clk_in1
  To Clock:  vcu_trd_i/vcu_clk_wiz0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vcu_trd_i/vcu_clk_wiz0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vcu_trd_i/vcu_clk_wiz0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X1Y0  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y0  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y0  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y0  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y0  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vcu_trd_vcu_clk_wiz0_1
  To Clock:  clk_out1_vcu_trd_vcu_clk_wiz0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_vcu_trd_vcu_clk_wiz0_1
Waveform(ns):       { 0.000 15.151 }
Period(ns):         30.302
Sources:            { vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     VCU/PLVCUPLLREFCLKPL  n/a            15.000        30.302      15.302     VCU_X0Y0     vcu_trd_i/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL
Min Period        n/a     BUFGCE/I              n/a            1.499         30.302      28.803     BUFGCE_X1Y2  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0    n/a            1.250         30.302      29.052     MMCM_X1Y0    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
Low Pulse Width   Fast    VCU/PLVCUPLLREFCLKPL  n/a            7.500         15.151      7.651      VCU_X0Y0     vcu_trd_i/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL
Low Pulse Width   Slow    VCU/PLVCUPLLREFCLKPL  n/a            7.500         15.151      7.651      VCU_X0Y0     vcu_trd_i/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL
High Pulse Width  Slow    VCU/PLVCUPLLREFCLKPL  n/a            7.500         15.151      7.651      VCU_X0Y0     vcu_trd_i/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL
High Pulse Width  Fast    VCU/PLVCUPLLREFCLKPL  n/a            7.500         15.151      7.651      VCU_X0Y0     vcu_trd_i/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_vcu_trd_vcu_clk_wiz0_1
  To Clock:  clk_out2_vcu_trd_vcu_clk_wiz0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_45/CAS_IN_ADDR_A[16]
                            (rising edge-triggered cell URAM288 clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.994ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@5.994ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.326ns (6.221%)  route 4.914ns (93.779%))
  Logic Levels:           1  (URAM288=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 10.776 - 5.994 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 1.045ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.226ns (routing 0.953ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.855     1.855    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.749 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.010    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.038 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.365     4.403    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X61Y73         FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     4.500 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[16]/Q
                         net (fo=157, routed)         4.911     9.411    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/addra[16]
    URAM288_X0Y80        URAM288 (Prop_URAM_288K_INST_URAM288_ADDR_A[16]_CAS_OUT_ADDR_A[16])
                                                      0.229     9.640 r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_44/CAS_OUT_ADDR_A[16]
                         net (fo=1, routed)           0.003     9.643    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_44_n_22
    URAM288_X0Y81        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_45/CAS_IN_ADDR_A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      5.994     5.994 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.994 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.656     7.650    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.294 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     8.526    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.550 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.226    10.776    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/clka
    URAM288_X0Y81        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_45/CLK
                         clock pessimism             -0.426    10.350    
                         clock uncertainty           -0.082    10.268    
    URAM288_X0Y81        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_CAS_IN_ADDR_A[16])
                                                     -0.563     9.705    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_45
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_20/CAS_IN_ADDR_B[11]
                            (rising edge-triggered cell URAM288 clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.994ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@5.994ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.508ns (9.826%)  route 4.662ns (90.174%))
  Logic Levels:           2  (URAM288=2)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 10.731 - 5.994 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.638ns (routing 1.045ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.181ns (routing 0.953ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.855     1.855    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.749 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.010    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.038 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.638     4.676    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X103Y109       FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.772 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[11]/Q
                         net (fo=65, routed)          4.660     9.432    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/addra[11]
    URAM288_X0Y48        URAM288 (Prop_URAM_288K_INST_URAM288_ADDR_B[11]_CAS_OUT_ADDR_B[11])
                                                      0.229     9.661 r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_18/CAS_OUT_ADDR_B[11]
                         net (fo=1, routed)           0.001     9.662    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_18_n_50
    URAM288_X0Y49        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_ADDR_B[11]_CAS_OUT_ADDR_B[11])
                                                      0.183     9.845 r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_19/CAS_OUT_ADDR_B[11]
                         net (fo=1, routed)           0.001     9.846    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_19_n_50
    URAM288_X0Y50        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_20/CAS_IN_ADDR_B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      5.994     5.994 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.994 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.656     7.650    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.294 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     8.526    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.550 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.181    10.731    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/clka
    URAM288_X0Y50        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_20/CLK
                         clock pessimism             -0.426    10.305    
                         clock uncertainty           -0.082    10.223    
    URAM288_X0Y50        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_CAS_IN_ADDR_B[11])
                                                     -0.285     9.938    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_20
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_45/CAS_IN_ADDR_A[6]
                            (rising edge-triggered cell URAM288 clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.994ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@5.994ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.325ns (6.275%)  route 4.854ns (93.725%))
  Logic Levels:           1  (URAM288=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 10.776 - 5.994 ) 
    Source Clock Delay      (SCD):    4.435ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.397ns (routing 1.045ns, distribution 1.352ns)
  Clock Net Delay (Destination): 2.226ns (routing 0.953ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.855     1.855    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.749 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.010    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.038 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.397     4.435    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X62Y24         FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.531 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[6]/Q
                         net (fo=89, routed)          4.853     9.384    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/addra[6]
    URAM288_X0Y80        URAM288 (Prop_URAM_288K_INST_URAM288_ADDR_A[6]_CAS_OUT_ADDR_A[6])
                                                      0.229     9.613 r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_44/CAS_OUT_ADDR_A[6]
                         net (fo=1, routed)           0.001     9.614    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_44_n_32
    URAM288_X0Y81        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_45/CAS_IN_ADDR_A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      5.994     5.994 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.994 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.656     7.650    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.294 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     8.526    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.550 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.226    10.776    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/clka
    URAM288_X0Y81        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_45/CLK
                         clock pessimism             -0.426    10.350    
                         clock uncertainty           -0.082    10.268    
    URAM288_X0Y81        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_CAS_IN_ADDR_A[6])
                                                     -0.535     9.733    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_45
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_38/CAS_IN_ADDR_B[16]
                            (rising edge-triggered cell URAM288 clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.994ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@5.994ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.508ns (9.392%)  route 4.901ns (90.608%))
  Logic Levels:           2  (URAM288=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 10.762 - 5.994 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 1.045ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.212ns (routing 0.953ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.855     1.855    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.749 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.010    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.038 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.365     4.403    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X61Y73         FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     4.500 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[16]/Q
                         net (fo=157, routed)         4.897     9.397    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/addra[16]
    URAM288_X0Y88        URAM288 (Prop_URAM_288K_INST_URAM288_ADDR_B[16]_CAS_OUT_ADDR_B[16])
                                                      0.229     9.626 r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_36/CAS_OUT_ADDR_B[16]
                         net (fo=1, routed)           0.002     9.628    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_36_n_45
    URAM288_X0Y89        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_ADDR_B[16]_CAS_OUT_ADDR_B[16])
                                                      0.182     9.810 r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_37/CAS_OUT_ADDR_B[16]
                         net (fo=1, routed)           0.002     9.812    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_37_n_45
    URAM288_X0Y90        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_38/CAS_IN_ADDR_B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      5.994     5.994 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.994 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.656     7.650    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.294 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     8.526    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.550 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.212    10.762    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/clka
    URAM288_X0Y90        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_38/CLK
                         clock pessimism             -0.426    10.336    
                         clock uncertainty           -0.082    10.254    
    URAM288_X0Y90        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_CAS_IN_ADDR_B[16])
                                                     -0.289     9.965    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_38
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_34/ADDR_A[1]
                            (rising edge-triggered cell URAM288 clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.994ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@5.994ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 0.097ns (1.792%)  route 5.315ns (98.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 10.758 - 5.994 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.392ns (routing 1.045ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.208ns (routing 0.953ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.855     1.855    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.749 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.010    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.038 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.392     4.430    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X62Y24         FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     4.527 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[1]/Q
                         net (fo=89, routed)          5.315     9.842    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/addra[1]
    URAM288_X0Y64        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_34/ADDR_A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      5.994     5.994 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.994 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.656     7.650    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.294 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     8.526    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.550 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.208    10.758    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/clka
    URAM288_X0Y64        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_34/CLK
                         clock pessimism             -0.426    10.332    
                         clock uncertainty           -0.082    10.250    
    URAM288_X0Y64        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_ADDR_A[1])
                                                     -0.253     9.997    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_34
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_38/CAS_IN_ADDR_B[6]
                            (rising edge-triggered cell URAM288 clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.994ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@5.994ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 0.509ns (9.477%)  route 4.862ns (90.523%))
  Logic Levels:           2  (URAM288=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 10.762 - 5.994 ) 
    Source Clock Delay      (SCD):    4.435ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.397ns (routing 1.045ns, distribution 1.352ns)
  Clock Net Delay (Destination): 2.212ns (routing 0.953ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.855     1.855    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.749 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.010    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.038 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.397     4.435    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X62Y24         FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.531 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[6]/Q
                         net (fo=89, routed)          4.860     9.391    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/addra[6]
    URAM288_X0Y88        URAM288 (Prop_URAM_288K_INST_URAM288_ADDR_B[6]_CAS_OUT_ADDR_B[6])
                                                      0.229     9.620 r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_36/CAS_OUT_ADDR_B[6]
                         net (fo=1, routed)           0.001     9.621    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_36_n_55
    URAM288_X0Y89        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_ADDR_B[6]_CAS_OUT_ADDR_B[6])
                                                      0.184     9.805 r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_37/CAS_OUT_ADDR_B[6]
                         net (fo=1, routed)           0.001     9.806    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_37_n_55
    URAM288_X0Y90        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_38/CAS_IN_ADDR_B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      5.994     5.994 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.994 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.656     7.650    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.294 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     8.526    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.550 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.212    10.762    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/clka
    URAM288_X0Y90        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_38/CLK
                         clock pessimism             -0.426    10.336    
                         clock uncertainty           -0.082    10.254    
    URAM288_X0Y90        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_CAS_IN_ADDR_B[6])
                                                     -0.263     9.991    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_38
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_IN_ADDR_A[6]
                            (rising edge-triggered cell URAM288 clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.994ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@5.994ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.325ns (6.398%)  route 4.755ns (93.602%))
  Logic Levels:           1  (URAM288=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 10.744 - 5.994 ) 
    Source Clock Delay      (SCD):    4.435ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.397ns (routing 1.045ns, distribution 1.352ns)
  Clock Net Delay (Destination): 2.194ns (routing 0.953ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.855     1.855    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.749 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.010    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.038 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.397     4.435    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X62Y24         FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.531 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[6]/Q
                         net (fo=89, routed)          4.754     9.285    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/addra[6]
    URAM288_X0Y72        URAM288 (Prop_URAM_288K_INST_URAM288_ADDR_A[6]_CAS_OUT_ADDR_A[6])
                                                      0.229     9.514 r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8/CAS_OUT_ADDR_A[6]
                         net (fo=1, routed)           0.001     9.515    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8_n_32
    URAM288_X0Y73        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_IN_ADDR_A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      5.994     5.994 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.994 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.656     7.650    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.294 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     8.526    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.550 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.194    10.744    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/clka
    URAM288_X0Y73        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CLK
                         clock pessimism             -0.426    10.318    
                         clock uncertainty           -0.082    10.236    
    URAM288_X0Y73        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_CAS_IN_ADDR_A[6])
                                                     -0.535     9.701    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_41/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.994ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@5.994ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.097ns (1.763%)  route 5.406ns (98.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 10.935 - 5.994 ) 
    Source Clock Delay      (SCD):    4.435ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.397ns (routing 1.045ns, distribution 1.352ns)
  Clock Net Delay (Destination): 2.385ns (routing 0.953ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.855     1.855    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.749 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.010    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.038 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.397     4.435    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X62Y24         FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.532 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[7]/Q
                         net (fo=89, routed)          5.406     9.938    vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/addra[7]
    RAMB36_X4Y42         RAMB36E2                                     r  vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_41/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      5.994     5.994 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.994 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.656     7.650    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.294 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     8.526    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.550 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.385    10.935    vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/clka
    RAMB36_X4Y42         RAMB36E2                                     r  vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_41/CLKARDCLK
                         clock pessimism             -0.426    10.509    
                         clock uncertainty           -0.082    10.427    
    RAMB36_X4Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.301    10.126    vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_41
  -------------------------------------------------------------------
                         required time                         10.126    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_70/ADDR_B[6]
                            (rising edge-triggered cell URAM288 clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.994ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@5.994ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 0.096ns (1.790%)  route 5.266ns (98.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 10.766 - 5.994 ) 
    Source Clock Delay      (SCD):    4.435ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.397ns (routing 1.045ns, distribution 1.352ns)
  Clock Net Delay (Destination): 2.216ns (routing 0.953ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.855     1.855    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.749 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.010    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.038 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.397     4.435    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X62Y24         FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.531 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[6]/Q
                         net (fo=89, routed)          5.266     9.797    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/addra[6]
    URAM288_X0Y66        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_70/ADDR_B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      5.994     5.994 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.994 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.656     7.650    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.294 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     8.526    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.550 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.216    10.766    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/clka
    URAM288_X0Y66        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_70/CLK
                         clock pessimism             -0.426    10.340    
                         clock uncertainty           -0.082    10.258    
    URAM288_X0Y66        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_ADDR_B[6])
                                                     -0.272     9.986    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_70
  -------------------------------------------------------------------
                         required time                          9.986    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_19/CAS_IN_ADDR_A[11]
                            (rising edge-triggered cell URAM288 clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.994ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@5.994ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.325ns (6.702%)  route 4.524ns (93.298%))
  Logic Levels:           1  (URAM288=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 10.728 - 5.994 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.638ns (routing 1.045ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.953ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.855     1.855    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.749 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.010    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.038 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.638     4.676    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X103Y109       FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.772 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_addr_r2_reg[11]/Q
                         net (fo=65, routed)          4.523     9.295    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/addra[11]
    URAM288_X0Y48        URAM288 (Prop_URAM_288K_INST_URAM288_ADDR_A[11]_CAS_OUT_ADDR_A[11])
                                                      0.229     9.524 r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_18/CAS_OUT_ADDR_A[11]
                         net (fo=1, routed)           0.001     9.525    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_18_n_27
    URAM288_X0Y49        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_19/CAS_IN_ADDR_A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      5.994     5.994 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     5.994 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.656     7.650    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.294 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     8.526    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.550 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.178    10.728    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/clka
    URAM288_X0Y49        URAM288                                      r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_19/CLK
                         clock pessimism             -0.426    10.302    
                         clock uncertainty           -0.082    10.220    
    URAM288_X0Y49        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_CAS_IN_ADDR_A[11])
                                                     -0.504     9.716    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_19
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  0.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.070ns (33.654%)  route 0.138ns (66.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      2.104ns (routing 0.953ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.045ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.656     1.656    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.300 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.532    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.556 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.104     4.660    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X48Y185        FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.730 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1_reg[74]/Q
                         net (fo=1, routed)           0.138     4.868    vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1[74]
    SLICE_X51Y186        FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.855     1.855    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.749 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.010    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.038 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.384     4.422    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X51Y186        FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[74]/C
                         clock pessimism              0.353     4.775    
    SLICE_X51Y186        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     4.830    vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[74]
  -------------------------------------------------------------------
                         required time                         -4.830    
                         arrival time                           4.868    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.071ns (32.870%)  route 0.145ns (67.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      2.105ns (routing 0.953ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.390ns (routing 1.045ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.656     1.656    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.300 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.532    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.556 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.105     4.661    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X48Y186        FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     4.732 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1_reg[83]/Q
                         net (fo=1, routed)           0.145     4.877    vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1[83]
    SLICE_X50Y186        FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.855     1.855    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.749 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.010    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.038 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        2.390     4.428    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X50Y186        FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[83]/C
                         clock pessimism              0.353     4.781    
    SLICE_X50Y186        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     4.836    vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[83]
  -------------------------------------------------------------------
                         required time                         -4.836    
                         arrival time                           4.877    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][78]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][78]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.053ns (36.301%)  route 0.093ns (63.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      1.219ns (routing 0.540ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.602ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        0.955     0.955    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.185 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.333    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.350 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.219     2.569    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/clka
    SLICE_X60Y181        FDRE                                         r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][78]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.608 r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][78]_i_2/Q
                         net (fo=1, routed)           0.077     2.685    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][78]_i_2_n_0
    SLICE_X60Y179        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     2.699 r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe[4][78]_i_1/O
                         net (fo=1, routed)           0.016     2.715    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[3][78]
    SLICE_X60Y179        FDRE                                         r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.076     1.076    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.781 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.950    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.969 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.340     2.309    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/clka
    SLICE_X60Y179        FDRE                                         r  vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][78]/C
                         clock pessimism              0.319     2.628    
    SLICE_X60Y179        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.674    vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][78]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_0/inst/shift_reg_reg_r_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/shift_reg_reg_r_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.040ns (37.383%)  route 0.067ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Net Delay (Source):      1.278ns (routing 0.540ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.602ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        0.955     0.955    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.185 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.333    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.350 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.278     2.628    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X66Y195        FDRE                                         r  vcu_trd_i/vcu_0/inst/shift_reg_reg_r_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y195        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.668 r  vcu_trd_i/vcu_0/inst/shift_reg_reg_r_8/Q
                         net (fo=1, routed)           0.067     2.735    vcu_trd_i/vcu_0/inst/shift_reg_reg_r_8_n_0
    SLICE_X66Y194        FDRE                                         r  vcu_trd_i/vcu_0/inst/shift_reg_reg_r_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.076     1.076    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.781 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.950    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.969 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.437     2.406    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X66Y194        FDRE                                         r  vcu_trd_i/vcu_0/inst/shift_reg_reg_r_9/C
                         clock pessimism              0.241     2.647    
    SLICE_X66Y194        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.693    vcu_trd_i/vcu_0/inst/shift_reg_reg_r_9
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1]_pipe_213_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[2]_pipe_215_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.333ns (routing 0.540ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.602ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        0.955     0.955    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.185 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.333    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.350 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.333     2.683    vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/clka
    SLICE_X102Y152       FDRE                                         r  vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1]_pipe_213_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y152       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.722 r  vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1]_pipe_213_reg/Q
                         net (fo=1, routed)           0.103     2.825    vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1]_pipe_213_reg_n_0
    SLICE_X102Y146       FDRE                                         r  vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[2]_pipe_215_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.076     1.076    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.781 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.950    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.969 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.497     2.466    vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/clka
    SLICE_X102Y146       FDRE                                         r  vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[2]_pipe_215_reg/C
                         clock pessimism              0.269     2.735    
    SLICE_X102Y146       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.782    vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[2]_pipe_215_reg
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Net Delay (Source):      1.194ns (routing 0.540ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.602ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        0.955     0.955    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.185 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.333    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.350 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.194     2.544    vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X52Y75         FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.583 r  vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.026     2.609    vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X52Y75         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     2.623 r  vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.016     2.639    vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X52Y75         FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.076     1.076    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.781 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.950    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.969 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.347     2.316    vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y75         FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.234     2.550    
    SLICE_X52Y75         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.596    vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1_reg[268]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[268]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Net Delay (Source):      1.183ns (routing 0.540ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.602ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        0.955     0.955    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.185 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.333    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.350 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.183     2.533    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X52Y90         FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1_reg[268]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.572 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1_reg[268]/Q
                         net (fo=1, routed)           0.058     2.630    vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1[268]
    SLICE_X52Y90         FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[268]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.076     1.076    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.781 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.950    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.969 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.335     2.304    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X52Y90         FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[268]/C
                         clock pessimism              0.235     2.539    
    SLICE_X52Y90         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.586    vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[268]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1]_pipe_33_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Net Delay (Source):      1.336ns (routing 0.540ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.602ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        0.955     0.955    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.185 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.333    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.350 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.336     2.686    vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/clka
    SLICE_X101Y149       FDRE                                         r  vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1]_pipe_33_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y149       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.725 r  vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1]_pipe_33_reg/Q
                         net (fo=1, routed)           0.023     2.748    vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1]_pipe_33_reg_n_0
    SLICE_X101Y149       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.770 r  vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe[2][25]_i_1/O
                         net (fo=1, routed)           0.016     2.786    vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[1]__0[25]
    SLICE_X101Y149       FDRE                                         r  vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.076     1.076    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.781 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.950    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.969 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.494     2.463    vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/clka
    SLICE_X101Y149       FDRE                                         r  vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[2][25]/C
                         clock pessimism              0.232     2.695    
    SLICE_X101Y149       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.741    vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata_r1_reg[311]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata_r2_reg[311]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Net Delay (Source):      1.187ns (routing 0.540ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.602ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        0.955     0.955    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.185 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.333    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.350 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.187     2.537    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X48Y171        FDRE                                         r  vcu_trd_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata_r1_reg[311]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.577 r  vcu_trd_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata_r1_reg[311]/Q
                         net (fo=1, routed)           0.059     2.636    vcu_trd_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata_r1[311]
    SLICE_X48Y171        FDRE                                         r  vcu_trd_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata_r2_reg[311]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.076     1.076    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.781 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.950    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.969 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.334     2.303    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X48Y171        FDRE                                         r  vcu_trd_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata_r2_reg[311]/C
                         clock pessimism              0.240     2.543    
    SLICE_X48Y171        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.590    vcu_trd_i/vcu_0/inst/pl_vcu_enc_al_l2c_rdata_r2_reg[311]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Destination:            vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[231]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vcu_trd_vcu_clk_wiz0_1  {rise@0.000ns fall@2.997ns period=5.994ns})
  Path Group:             clk_out2_vcu_trd_vcu_clk_wiz0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns - clk_out2_vcu_trd_vcu_clk_wiz0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.225ns
  Clock Net Delay (Source):      1.288ns (routing 0.540ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.602ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        0.955     0.955    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.185 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.333    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.350 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.288     2.638    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X30Y250        FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y250        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.678 r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1_reg[231]/Q
                         net (fo=1, routed)           0.059     2.737    vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r1[231]
    SLICE_X30Y250        FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[231]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vcu_trd_vcu_clk_wiz0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4451, routed)        1.076     1.076    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.781 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.950    vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_vcu_trd_vcu_clk_wiz0_1
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.969 r  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.450     2.419    vcu_trd_i/vcu_0/inst/m_axi_enc_aclk
    SLICE_X30Y250        FDRE                                         r  vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[231]/C
                         clock pessimism              0.225     2.644    
    SLICE_X30Y250        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.691    vcu_trd_i/vcu_0/inst/vcu_pl_enc_al_l2c_wdata_r2_reg[231]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_vcu_trd_vcu_clk_wiz0_1
Waveform(ns):       { 0.000 2.997 }
Period(ns):         5.994
Sources:            { vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/SAXIGP0RCLK  n/a            3.003         5.994       2.991      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK  n/a            3.003         5.994       2.991      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP2RCLK  n/a            3.003         5.994       2.991      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK  n/a            3.003         5.994       2.991      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK  n/a            3.003         5.994       2.991      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK  n/a            3.003         5.994       2.991      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK  n/a            3.003         5.994       2.991      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK  n/a            3.003         5.994       2.991      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     PS8/SAXIGP5RCLK  n/a            3.003         5.994       2.991      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK  n/a            3.003         5.994       2.991      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Low Pulse Width   Fast    PS8/SAXIGP5RCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK  n/a            1.502         2.997       1.495      PS8_X0Y0  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vcu_trd_clk_wiz_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.923ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/ack_in_clk_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/req_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        1.104ns  (logic 0.268ns (24.275%)  route 0.836ns (75.725%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y159                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/ack_in_clk_d1_reg/C
    SLICE_X56Y159        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.098 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/ack_in_clk_d1_reg/Q
                         net (fo=2, routed)           0.432     0.530    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/ack_in_clk_d1
    SLICE_X56Y159        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.170     0.700 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/req_sync[0]_i_1__9/O
                         net (fo=1, routed)           0.404     1.104    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/p_1_out[0]
    SLICE_X56Y159        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X56Y159        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/ack_in_clk_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/req_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.165%)  route 0.772ns (75.835%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y167                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/ack_in_clk_d1_reg/C
    SLICE_X57Y167        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.098 f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/ack_in_clk_d1_reg/Q
                         net (fo=2, routed)           0.242     0.340    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/ack_in_clk_d1
    SLICE_X57Y167        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.488 r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/req_sync[0]_i_1/O
                         net (fo=1, routed)           0.530     1.018    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/p_1_out[0]
    SLICE_X57Y167        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X57Y167        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.350ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_in_clk_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.677ns  (logic 0.160ns (23.634%)  route 0.517ns (76.366%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y145                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_in_clk_d1_reg/C
    SLICE_X51Y145        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_in_clk_d1_reg/Q
                         net (fo=2, routed)           0.319     0.416    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_in_clk_d1
    SLICE_X53Y145        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     0.479 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_sync[0]_i_1/O
                         net (fo=1, routed)           0.198     0.677    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/p_1_out[0]
    SLICE_X53Y145        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X53Y145        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  8.350    

Slack (MET) :             8.476ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.axi4s_vid_out_underflow_sync2axi/gen_reg_input.data_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.axi4s_vid_out_underflow_sync2axi/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.551ns  (logic 0.093ns (16.878%)  route 0.458ns (83.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y155                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.axi4s_vid_out_underflow_sync2axi/gen_reg_input.data_in_reg_reg[0]/C
    SLICE_X61Y155        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.axi4s_vid_out_underflow_sync2axi/gen_reg_input.data_in_reg_reg[0]/Q
                         net (fo=1, routed)           0.458     0.551    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.axi4s_vid_out_underflow_sync2axi/data_in_int
    SLICE_X57Y156        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.axi4s_vid_out_underflow_sync2axi/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X57Y156        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.axi4s_vid_out_underflow_sync2axi/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  8.476    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.537ns  (logic 0.096ns (17.877%)  route 0.441ns (82.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_int_reg[4]/C
    SLICE_X55Y147        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_int_reg[4]/Q
                         net (fo=1, routed)           0.441     0.537    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_int[4]
    SLICE_X53Y148        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X53Y148        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.493ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.534ns  (logic 0.095ns (17.790%)  route 0.439ns (82.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/data_int_reg[5]/C
    SLICE_X61Y153        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/data_int_reg[5]/Q
                         net (fo=1, routed)           0.439     0.534    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/data_int_reg_n_0_[5]
    SLICE_X59Y154        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X59Y154        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  8.493    

Slack (MET) :             8.504ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/ack_in_clk_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/req_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.523ns  (logic 0.138ns (26.386%)  route 0.385ns (73.614%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y154                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/ack_in_clk_d1_reg/C
    SLICE_X59Y154        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/ack_in_clk_d1_reg/Q
                         net (fo=2, routed)           0.175     0.274    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/ack_in_clk_d1
    SLICE_X59Y154        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.313 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/req_sync[0]_i_1__11/O
                         net (fo=1, routed)           0.210     0.523    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/p_1_out[0]
    SLICE_X59Y154        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X59Y154        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  8.504    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.520ns  (logic 0.096ns (18.462%)  route 0.424ns (81.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y152                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/data_int_reg[1]/C
    SLICE_X60Y152        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/data_int_reg[1]/Q
                         net (fo=1, routed)           0.424     0.520    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/data_int_reg_n_0_[1]
    SLICE_X58Y152        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X58Y152        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.501ns  (logic 0.096ns (19.162%)  route 0.405ns (80.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_int_reg[3]/C
    SLICE_X55Y148        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_int_reg[3]/Q
                         net (fo=1, routed)           0.405     0.501    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_int[3]
    SLICE_X53Y148        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X53Y148        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  8.526    

Slack (MET) :             8.549ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.478ns  (logic 0.096ns (20.084%)  route 0.382ns (79.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
    SLICE_X60Y140        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=2, routed)           0.382     0.478    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_in_int
    SLICE_X60Y149        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X60Y149        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  8.549    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out1_vcu_trd_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.192ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/ack_in_clk_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/req_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.835ns  (logic 0.246ns (29.461%)  route 0.589ns (70.539%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/ack_in_clk_d1_reg/C
    SLICE_X54Y157        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.098 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/ack_in_clk_d1_reg/Q
                         net (fo=2, routed)           0.204     0.302    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/ack_in_clk_d1
    SLICE_X54Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.450 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/req_sync[0]_i_1__14/O
                         net (fo=1, routed)           0.385     0.835    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/p_1_out[0]
    SLICE_X54Y157        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X54Y157        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.213ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/ack_in_clk_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/req_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.814ns  (logic 0.276ns (33.907%)  route 0.538ns (66.093%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y168                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/ack_in_clk_d1_reg/C
    SLICE_X55Y168        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/ack_in_clk_d1_reg/Q
                         net (fo=2, routed)           0.225     0.324    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/ack_in_clk_d1
    SLICE_X55Y168        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.501 r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/req_sync[0]_i_1__1/O
                         net (fo=1, routed)           0.313     0.814    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/p_1_out[0]
    SLICE_X55Y168        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X55Y168        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  8.213    

Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_out_clk_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.791ns  (logic 0.093ns (11.757%)  route 0.698ns (88.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_out_clk_d1_reg/C
    SLICE_X53Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_out_clk_d1_reg/Q
                         net (fo=2, routed)           0.698     0.791    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_out_clk_d1
    SLICE_X51Y145        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X51Y145        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.311ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.716ns  (logic 0.096ns (13.408%)  route 0.620ns (86.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg[13]/C
    SLICE_X53Y154        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg[13]/Q
                         net (fo=1, routed)           0.620     0.716    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg_n_0_[13]
    SLICE_X56Y158        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X56Y158        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  8.311    

Slack (MET) :             8.340ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/ack_in_clk_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/req_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.687ns  (logic 0.213ns (31.004%)  route 0.474ns (68.996%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y167                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/ack_in_clk_d1_reg/C
    SLICE_X55Y167        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/ack_in_clk_d1_reg/Q
                         net (fo=2, routed)           0.200     0.299    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/ack_in_clk_d1
    SLICE_X55Y167        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     0.413 r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/req_sync[0]_i_1__0/O
                         net (fo=1, routed)           0.274     0.687    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/p_1_out[0]
    SLICE_X55Y167        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X55Y167        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  8.340    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/ack_in_clk_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/req_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.631ns  (logic 0.241ns (38.193%)  route 0.390ns (61.807%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62                                      0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/ack_in_clk_d1_reg/C
    SLICE_X93Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 f  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/ack_in_clk_d1_reg/Q
                         net (fo=2, routed)           0.072     0.165    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/ack_in_clk_d1
    SLICE_X93Y62         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     0.313 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/req_sync[0]_i_1__13/O
                         net (fo=1, routed)           0.318     0.631    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/p_1_out[0]
    SLICE_X93Y62         FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/req_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X93Y62         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/req_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  8.396    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.611ns  (logic 0.094ns (15.385%)  route 0.517ns (84.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y158                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg[22]/C
    SLICE_X56Y158        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg[22]/Q
                         net (fo=1, routed)           0.517     0.611    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg_n_0_[22]
    SLICE_X56Y158        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X56Y158        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.532ns  (logic 0.093ns (17.481%)  route 0.439ns (82.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_int_reg[0]/C
    SLICE_X53Y149        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_int_reg[0]/Q
                         net (fo=1, routed)           0.439     0.532    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_int_reg_n_0_[0]
    SLICE_X58Y148        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X58Y148        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.512ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.515ns  (logic 0.093ns (18.058%)  route 0.422ns (81.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg[11]/C
    SLICE_X56Y152        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg[11]/Q
                         net (fo=1, routed)           0.422     0.515    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg_n_0_[11]
    SLICE_X57Y156        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X57Y156        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  8.512    

Slack (MET) :             8.528ns  (required time - arrival time)
  Source:                 vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vcu_trd_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vcu_trd_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        0.499ns  (logic 0.095ns (19.038%)  route 0.404ns (80.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y158                                     0.000     0.000 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg[19]/C
    SLICE_X54Y158        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg[19]/Q
                         net (fo=1, routed)           0.404     0.499    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_int_reg_n_0_[19]
    SLICE_X54Y158        FDRE                                         r  vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
    SLICE_X54Y158        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     9.027    vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  8.528    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.096ns (3.728%)  route 2.479ns (96.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.592ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.534ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.900     2.108    vcu_trd_i/proc_sys_reset_vcu_0/U0/slowest_sync_clk
    SLICE_X52Y110        FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.204 r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=398, routed)         2.479     4.683    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aresetn
    SLICE_X57Y171        FDCE                                         f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.687    11.856    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aclk
    SLICE_X57Y171        FDCE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[19]/C
                         clock pessimism              0.102    11.958    
                         clock uncertainty           -0.174    11.784    
    SLICE_X57Y171        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.712    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[19]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[21]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.096ns (3.728%)  route 2.479ns (96.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.592ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.534ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.900     2.108    vcu_trd_i/proc_sys_reset_vcu_0/U0/slowest_sync_clk
    SLICE_X52Y110        FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.204 r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=398, routed)         2.479     4.683    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aresetn
    SLICE_X57Y171        FDCE                                         f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.687    11.856    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aclk
    SLICE_X57Y171        FDCE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[21]/C
                         clock pessimism              0.102    11.958    
                         clock uncertainty           -0.174    11.784    
    SLICE_X57Y171        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    11.712    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[21]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.096ns (3.728%)  route 2.479ns (96.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.592ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.534ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.900     2.108    vcu_trd_i/proc_sys_reset_vcu_0/U0/slowest_sync_clk
    SLICE_X52Y110        FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.204 r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=398, routed)         2.479     4.683    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aresetn
    SLICE_X57Y171        FDCE                                         f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.687    11.856    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aclk
    SLICE_X57Y171        FDCE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[4]/C
                         clock pessimism              0.102    11.958    
                         clock uncertainty           -0.174    11.784    
    SLICE_X57Y171        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    11.712    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[4]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.096ns (3.728%)  route 2.479ns (96.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.592ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.534ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.900     2.108    vcu_trd_i/proc_sys_reset_vcu_0/U0/slowest_sync_clk
    SLICE_X52Y110        FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.204 r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=398, routed)         2.479     4.683    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aresetn
    SLICE_X57Y171        FDCE                                         f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.687    11.856    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aclk
    SLICE_X57Y171        FDCE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6_reg[19]/C
                         clock pessimism              0.102    11.958    
                         clock uncertainty           -0.174    11.784    
    SLICE_X57Y171        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.712    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6_reg[19]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6_reg[21]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.096ns (3.728%)  route 2.479ns (96.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.592ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.534ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.900     2.108    vcu_trd_i/proc_sys_reset_vcu_0/U0/slowest_sync_clk
    SLICE_X52Y110        FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.204 r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=398, routed)         2.479     4.683    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aresetn
    SLICE_X57Y171        FDCE                                         f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.687    11.856    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aclk
    SLICE_X57Y171        FDCE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6_reg[21]/C
                         clock pessimism              0.102    11.958    
                         clock uncertainty           -0.174    11.784    
    SLICE_X57Y171        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    11.712    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6_reg[21]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.096ns (3.728%)  route 2.479ns (96.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.592ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.534ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.900     2.108    vcu_trd_i/proc_sys_reset_vcu_0/U0/slowest_sync_clk
    SLICE_X52Y110        FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.204 r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=398, routed)         2.479     4.683    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aresetn
    SLICE_X57Y171        FDCE                                         f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.687    11.856    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aclk
    SLICE_X57Y171        FDCE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6_reg[4]/C
                         clock pessimism              0.102    11.958    
                         clock uncertainty           -0.174    11.784    
    SLICE_X57Y171        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    11.712    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6_reg[4]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata_reg[23]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.096ns (3.725%)  route 2.481ns (96.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 11.858 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.592ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.534ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.900     2.108    vcu_trd_i/proc_sys_reset_vcu_0/U0/slowest_sync_clk
    SLICE_X52Y110        FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.204 r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=398, routed)         2.481     4.685    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aresetn
    SLICE_X57Y176        FDCE                                         f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.689    11.858    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aclk
    SLICE_X57Y176        FDCE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata_reg[23]/C
                         clock pessimism              0.102    11.960    
                         clock uncertainty           -0.174    11.786    
    SLICE_X57Y176        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.714    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.096ns (3.725%)  route 2.481ns (96.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 11.858 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.592ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.534ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.900     2.108    vcu_trd_i/proc_sys_reset_vcu_0/U0/slowest_sync_clk
    SLICE_X52Y110        FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.204 r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=398, routed)         2.481     4.685    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aresetn
    SLICE_X57Y177        FDCE                                         f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.689    11.858    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aclk
    SLICE_X57Y177        FDCE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata_reg[7]/C
                         clock pessimism              0.102    11.960    
                         clock uncertainty           -0.174    11.786    
    SLICE_X57Y177        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.714    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch3_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.096ns (3.725%)  route 2.481ns (96.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 11.858 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.592ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.534ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.900     2.108    vcu_trd_i/proc_sys_reset_vcu_0/U0/slowest_sync_clk
    SLICE_X52Y110        FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.204 r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=398, routed)         2.481     4.685    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aresetn
    SLICE_X57Y177        FDCE                                         f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch3_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.689    11.858    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aclk
    SLICE_X57Y177        FDCE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch3_reg[7]/C
                         clock pessimism              0.102    11.960    
                         clock uncertainty           -0.174    11.786    
    SLICE_X57Y177        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.714    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch3_reg[7]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[23]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.096ns (3.725%)  route 2.481ns (96.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 11.858 - 10.000 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.592ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.534ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.900     2.108    vcu_trd_i/proc_sys_reset_vcu_0/U0/slowest_sync_clk
    SLICE_X52Y110        FDRE                                         r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.204 r  vcu_trd_i/proc_sys_reset_vcu_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=398, routed)         2.481     4.685    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aresetn
    SLICE_X57Y176        FDCE                                         f  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142    10.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.689    11.858    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/s_axi_aclk
    SLICE_X57Y176        FDCE                                         r  vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[23]/C
                         clock pessimism              0.102    11.960    
                         clock uncertainty           -0.174    11.786    
    SLICE_X57Y176        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.714    vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4_reg[23]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  7.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.070ns (29.046%)  route 0.171ns (70.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.959ns (routing 0.534ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.592ns, distribution 1.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142     0.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.959     2.128    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X107Y60        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.198 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.171     2.369    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X107Y59        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.247     2.455    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X107Y59        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[1]/C
                         clock pessimism             -0.122     2.333    
    SLICE_X107Y59        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.033     2.300    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.070ns (29.046%)  route 0.171ns (70.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.959ns (routing 0.534ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.592ns, distribution 1.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142     0.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.959     2.128    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X107Y60        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.198 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.171     2.369    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X107Y59        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.247     2.455    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X107Y59        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[2]/C
                         clock pessimism             -0.122     2.333    
    SLICE_X107Y59        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.033     2.300    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/den_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.070ns (29.046%)  route 0.171ns (70.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.959ns (routing 0.534ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.592ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142     0.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.959     2.128    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X107Y60        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.198 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.171     2.369    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X108Y59        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/den_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.242     2.450    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X108Y59        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/den_reg/C
                         clock pessimism             -0.122     2.328    
    SLICE_X108Y59        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.033     2.295    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/den_reg
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.070ns (29.046%)  route 0.171ns (70.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.959ns (routing 0.534ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.592ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142     0.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.959     2.128    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X107Y60        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.198 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.171     2.369    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X108Y59        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.242     2.450    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X108Y59        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[1]/C
                         clock pessimism             -0.122     2.328    
    SLICE_X108Y59        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.033     2.295    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.070ns (29.046%)  route 0.171ns (70.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.959ns (routing 0.534ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.592ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142     0.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.959     2.128    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X107Y60        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.198 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.171     2.369    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X108Y59        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.242     2.450    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X108Y59        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[3]/C
                         clock pessimism             -0.122     2.328    
    SLICE_X108Y59        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.033     2.295    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/dwe_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.070ns (29.046%)  route 0.171ns (70.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.959ns (routing 0.534ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.592ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142     0.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.959     2.128    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X107Y60        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.198 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.171     2.369    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X108Y59        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/dwe_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.242     2.450    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X108Y59        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/dwe_reg/C
                         clock pessimism             -0.122     2.328    
    SLICE_X108Y59        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.033     2.295    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/dwe_reg
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.070ns (25.271%)  route 0.207ns (74.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.959ns (routing 0.534ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.592ns, distribution 1.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142     0.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.959     2.128    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X107Y60        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.198 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.207     2.405    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X107Y58        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.247     2.455    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X107Y58        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[0]/C
                         clock pessimism             -0.122     2.333    
    SLICE_X107Y58        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.033     2.300    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.070ns (25.271%)  route 0.207ns (74.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.959ns (routing 0.534ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.592ns, distribution 1.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142     0.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.959     2.128    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X107Y60        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.198 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.207     2.405    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X107Y58        FDPE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.247     2.455    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X107Y58        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[0]/C
                         clock pessimism             -0.122     2.333    
    SLICE_X107Y58        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.033     2.300    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.070ns (25.271%)  route 0.207ns (74.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.959ns (routing 0.534ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.592ns, distribution 1.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142     0.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.959     2.128    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X107Y60        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.198 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.207     2.405    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X107Y58        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.247     2.455    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X107Y58        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[3]/C
                         clock pessimism             -0.122     2.333    
    SLICE_X107Y58        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.033     2.300    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.070ns (25.271%)  route 0.207ns (74.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.959ns (routing 0.534ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.592ns, distribution 1.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.142     0.142    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.169 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        1.959     2.128    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X107Y60        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.198 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.207     2.405    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X107Y58        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.179     0.179    vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.208 r  vcu_trd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4451, routed)        2.247     2.455    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X107Y58        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[5]/C
                         clock pessimism             -0.122     2.333    
    SLICE_X107Y58        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.033     2.300    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.093ns (21.281%)  route 0.344ns (78.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 9.349 - 8.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.501ns (routing 0.591ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.535ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.501     1.501    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.594 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.344     1.938    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y61        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.349     9.349    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.056     9.405    
                         clock uncertainty           -0.046     9.359    
    SLICE_X106Y61        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     9.287    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.287    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.093ns (21.281%)  route 0.344ns (78.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 9.349 - 8.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.501ns (routing 0.591ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.535ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.501     1.501    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.594 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.344     1.938    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y61        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.349     9.349    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.056     9.405    
                         clock uncertainty           -0.046     9.359    
    SLICE_X106Y61        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     9.287    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.287    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.093ns (21.281%)  route 0.344ns (78.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 9.349 - 8.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.501ns (routing 0.591ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.535ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.501     1.501    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.594 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.344     1.938    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y61        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.349     9.349    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.056     9.405    
                         clock uncertainty           -0.046     9.359    
    SLICE_X106Y61        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     9.287    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.287    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.093ns (21.281%)  route 0.344ns (78.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 9.349 - 8.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.501ns (routing 0.591ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.535ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.501     1.501    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.594 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.344     1.938    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y61        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.349     9.349    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.056     9.405    
                         clock uncertainty           -0.046     9.359    
    SLICE_X106Y61        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072     9.287    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.287    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.093ns (21.281%)  route 0.344ns (78.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 9.353 - 8.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.501ns (routing 0.591ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.535ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.501     1.501    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.594 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.344     1.938    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y61        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.353     9.353    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.056     9.409    
                         clock uncertainty           -0.046     9.363    
    SLICE_X106Y61        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072     9.291    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.093ns (21.281%)  route 0.344ns (78.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 9.353 - 8.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.501ns (routing 0.591ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.535ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.501     1.501    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.594 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.344     1.938    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y61        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.353     9.353    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.056     9.409    
                         clock uncertainty           -0.046     9.363    
    SLICE_X106Y61        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072     9.291    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.093ns (21.281%)  route 0.344ns (78.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 9.353 - 8.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.501ns (routing 0.591ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.535ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.501     1.501    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.594 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.344     1.938    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y61        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.353     9.353    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.056     9.409    
                         clock uncertainty           -0.046     9.363    
    SLICE_X106Y61        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072     9.291    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.093ns (21.281%)  route 0.344ns (78.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 9.353 - 8.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.501ns (routing 0.591ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.535ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.501     1.501    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.594 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.344     1.938    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y61        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.353     9.353    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.056     9.409    
                         clock uncertainty           -0.046     9.363    
    SLICE_X106Y61        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072     9.291    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.093ns (22.090%)  route 0.328ns (77.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 9.344 - 8.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.501ns (routing 0.591ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.535ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.501     1.501    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.594 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.328     1.922    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y62        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.344     9.344    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y62        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.056     9.400    
                         clock uncertainty           -0.046     9.354    
    SLICE_X106Y62        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     9.282    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.093ns (22.090%)  route 0.328ns (77.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 9.344 - 8.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.501ns (routing 0.591ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.535ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.501     1.501    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.594 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.328     1.922    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y62        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.344     9.344    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y62        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.056     9.400    
                         clock uncertainty           -0.046     9.354    
    SLICE_X106Y62        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072     9.282    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                  7.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.069ns (32.394%)  route 0.144ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      1.307ns (routing 0.535ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.591ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.307     1.307    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.376 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     1.520    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y60        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.056     1.496    
    SLICE_X106Y60        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.033     1.463    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.069ns (32.394%)  route 0.144ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      1.307ns (routing 0.535ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.591ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.307     1.307    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.376 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     1.520    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y60        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.056     1.496    
    SLICE_X106Y60        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.033     1.463    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.069ns (32.394%)  route 0.144ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      1.307ns (routing 0.535ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.591ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.307     1.307    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.376 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     1.520    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y60        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.056     1.496    
    SLICE_X106Y60        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.033     1.463    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.069ns (32.394%)  route 0.144ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      1.307ns (routing 0.535ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.591ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.307     1.307    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.376 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     1.520    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y60        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.056     1.496    
    SLICE_X106Y60        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.033     1.463    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.069ns (32.394%)  route 0.144ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      1.307ns (routing 0.535ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.591ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.307     1.307    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.376 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     1.520    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y60        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.056     1.491    
    SLICE_X106Y60        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.033     1.458    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.069ns (32.394%)  route 0.144ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      1.307ns (routing 0.535ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.591ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.307     1.307    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.376 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     1.520    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y60        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.056     1.491    
    SLICE_X106Y60        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.033     1.458    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.069ns (32.394%)  route 0.144ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      1.307ns (routing 0.535ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.591ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.307     1.307    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.376 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     1.520    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y60        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.056     1.491    
    SLICE_X106Y60        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.033     1.458    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.069ns (32.394%)  route 0.144ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      1.307ns (routing 0.535ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.591ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.307     1.307    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.376 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     1.520    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y60        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y60        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.056     1.491    
    SLICE_X106Y60        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.033     1.458    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.892%)  route 0.128ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      0.765ns (routing 0.309ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.347ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.765     0.765    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.803 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.128     0.931    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y61        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.905     0.905    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.038     0.867    
    SLICE_X106Y61        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.847    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.892%)  route 0.128ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      0.765ns (routing 0.309ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.347ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.765     0.765    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X105Y59        FDPE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.803 f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.128     0.931    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X106Y61        FDCE                                         f  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.905     0.905    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y61        FDCE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.038     0.867    
    SLICE_X106Y61        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.847    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.583ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.444ns  (logic 0.097ns (21.847%)  route 0.347ns (78.153%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE                         0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/C
    SLICE_X106Y70        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/Q
                         net (fo=1, routed)           0.347     0.444    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/rd_addr_gray_reg[3][0]
    SLICE_X110Y70        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y70        FDRE (Setup_fdre_C_D)        0.027     8.027    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.419ns  (logic 0.096ns (22.912%)  route 0.323ns (77.088%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE                         0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
    SLICE_X103Y69        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/Q
                         net (fo=1, routed)           0.323     0.419    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/Q[0]
    SLICE_X101Y69        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X101Y69        FDRE (Setup_fdre_C_D)        0.027     8.027    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.397ns  (logic 0.097ns (24.433%)  route 0.300ns (75.567%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE                         0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[4]/C
    SLICE_X106Y70        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[4]/Q
                         net (fo=1, routed)           0.300     0.397    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/rd_addr_gray_reg[4][0]
    SLICE_X109Y71        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y71        FDRE (Setup_fdre_C_D)        0.027     8.027    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.345ns  (logic 0.098ns (28.406%)  route 0.247ns (71.594%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE                         0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/C
    SLICE_X106Y70        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/Q
                         net (fo=1, routed)           0.247     0.345    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/rd_addr_gray_reg[2][0]
    SLICE_X104Y70        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X104Y70        FDRE (Setup_fdre_C_D)        0.027     8.027    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  7.682    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.327ns  (logic 0.096ns (29.358%)  route 0.231ns (70.642%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE                         0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
    SLICE_X106Y70        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/Q
                         net (fo=1, routed)           0.231     0.327    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/rd_addr_gray_reg[1][0]
    SLICE_X108Y69        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y69        FDRE (Setup_fdre_C_D)        0.027     8.027    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.325ns  (logic 0.099ns (30.462%)  route 0.226ns (69.538%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE                         0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_reg[5]/C
    SLICE_X106Y70        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_reg[5]/Q
                         net (fo=2, routed)           0.226     0.325    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_in
    SLICE_X107Y69        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y69        FDRE (Setup_fdre_C_D)        0.027     8.027    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             15.438ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.589ns  (logic 0.096ns (16.299%)  route 0.493ns (83.701%))
  Logic Levels:           1  (FDSE=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDSE                         0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
    SLICE_X107Y67        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/Q
                         net (fo=1, routed)           0.493     0.589    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/Q[0]
    SLICE_X104Y68        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X104Y68        FDRE (Setup_fdre_C_D)        0.027    16.027    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         16.027    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                 15.438    

Slack (MET) :             15.500ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.527ns  (logic 0.097ns (18.406%)  route 0.430ns (81.594%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE                         0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/C
    SLICE_X107Y67        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/Q
                         net (fo=1, routed)           0.430     0.527    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/wr_addr_gray_reg[3][0]
    SLICE_X104Y67        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X104Y67        FDRE (Setup_fdre_C_D)        0.027    16.027    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         16.027    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                 15.500    

Slack (MET) :             15.507ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.520ns  (logic 0.099ns (19.038%)  route 0.421ns (80.962%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE                         0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/C
    SLICE_X107Y67        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/Q
                         net (fo=1, routed)           0.421     0.520    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/wr_addr_gray_reg[1][0]
    SLICE_X103Y70        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X103Y70        FDRE (Setup_fdre_C_D)        0.027    16.027    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         16.027    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                 15.507    

Slack (MET) :             15.650ns  (required time - arrival time)
  Source:                 vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.377ns  (logic 0.096ns (25.464%)  route 0.281ns (74.536%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE                         0.000     0.000 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[2]/C
    SLICE_X107Y67        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[2]/Q
                         net (fo=1, routed)           0.281     0.377    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/wr_addr_gray_reg[2][0]
    SLICE_X107Y68        FDRE                                         r  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X107Y68        FDRE (Setup_fdre_C_D)        0.027    16.027    vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         16.027    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                 15.650    





