{"Source Block": ["oh/elink/dv/elink_e16_model.v@3612:3622@HdlIdDef", "   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3620:3630", "   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [1:0]\t\tnext_datamode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [AW-1:0]\tnext_dstaddr_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_write_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire [FAD:0]\t\trd_read_tlc;\t\t// From link_txo_launcher of link_txo_launcher.v\n   wire [AW-1:0]\tsrcaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tsrcaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3615:3625", "   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [1:0]\t\tnext_datamode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@1761:1771", "   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\tfifo_read;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [14*LW-1:0]\tfifo_tran_out;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\trdmesh_frame;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [2*LW-1:0]\trdmesh_tran;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [AW-1:0]\tsrcaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3612:3622", "   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@3620:3630", "   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [1:0]\t\tnext_datamode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [AW-1:0]\tnext_dstaddr_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_write_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire [FAD:0]\t\trd_read_tlc;\t\t// From link_txo_launcher of link_txo_launcher.v\n   wire [AW-1:0]\tsrcaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tsrcaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3616:3626", "   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [1:0]\t\tnext_datamode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [AW-1:0]\tnext_dstaddr_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@3616:3626", "   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [1:0]\t\tnext_datamode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [AW-1:0]\tnext_dstaddr_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@3610:3620", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3617:3627", "   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [1:0]\t\tnext_datamode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [AW-1:0]\tnext_dstaddr_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_write_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@3618:3628", "   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [1:0]\t\tnext_datamode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [AW-1:0]\tnext_dstaddr_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_write_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire [FAD:0]\t\trd_read_tlc;\t\t// From link_txo_launcher of link_txo_launcher.v\n"], ["oh/elink/dv/elink_e16_model.v@3613:3623", "   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@3619:3629", "   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [1:0]\t\tnext_datamode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [AW-1:0]\tnext_dstaddr_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_write_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire [FAD:0]\t\trd_read_tlc;\t\t// From link_txo_launcher of link_txo_launcher.v\n   wire [AW-1:0]\tsrcaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3617:3627", "   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [1:0]\t\tnext_datamode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [AW-1:0]\tnext_dstaddr_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_write_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@1758:1768", "   wire [3:0]\t\tctrlmode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\tfifo_read;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [14*LW-1:0]\tfifo_tran_out;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@1759:1769", "   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\tfifo_read;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [14*LW-1:0]\tfifo_tran_out;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\trdmesh_frame;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n"], ["oh/elink/dv/elink_e16_model.v@1760:1770", "   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\tfifo_read;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [14*LW-1:0]\tfifo_tran_out;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\trdmesh_frame;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [2*LW-1:0]\trdmesh_tran;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n"], ["oh/elink/dv/elink_e16_model.v@1754:1764", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@1761:1771", "   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\tfifo_read;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [14*LW-1:0]\tfifo_tran_out;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\trdmesh_frame;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [2*LW-1:0]\trdmesh_tran;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [AW-1:0]\tsrcaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3611:3621", "   wire\t\t\taccess_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3614:3624", "   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@1755:1765", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3614:3624", "   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@3610:3620", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@1756:1766", "   wire\t\t\taccess_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@3609:3619", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3619:3629", "   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [1:0]\t\tnext_datamode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [AW-1:0]\tnext_dstaddr_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_write_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire [FAD:0]\t\trd_read_tlc;\t\t// From link_txo_launcher of link_txo_launcher.v\n   wire [AW-1:0]\tsrcaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3618:3628", "   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_access_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [3:0]\t\tnext_ctrlmode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [1:0]\t\tnext_datamode_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire [AW-1:0]\tnext_dstaddr_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\tnext_write_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire [FAD:0]\t\trd_read_tlc;\t\t// From link_txo_launcher of link_txo_launcher.v\n"], ["oh/elink/dv/elink_e16_model.v@1757:1767", "   wire\t\t\taccess_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\tfifo_read;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n"]], "Diff Content": {"Delete": [[3617, "   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"]], "Add": []}}