--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,7 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
+(* dynports =  1  *)
+(* src = "dut.sv:1.1-35.10" *)
 (* top =  1  *)
-(* src = "dut.sv:1.1-39.10" *)
 module lut_map_cmp(a, o1_1, o1_2, o1_3, o1_4, o1_5, o1_6, o2_1, o2_2, o2_3, o2_4, o2_5, o2_6, o3_1, o3_2, o3_3, o3_4, o3_5, o3_6, o4_1, o4_2
 , o4_3, o4_4);
 (* src = "dut.sv:2.14-2.15" *)
@@ -81,12 +82,12 @@
 wire _06_;
 wire _07_;
 wire _08_;
-\$_ANDNOT_  _09_ (
-.A(a[0]),
-.B(a[1]),
+\$_NOR_  _09_ (
+.A(a[1]),
+.B(a[0]),
 .Y(_00_)
 );
-\$_ORNOT_  _10_ (
+\$_OR_  _10_ (
 .A(a[3]),
 .B(a[2]),
 .Y(_01_)
@@ -94,37 +95,37 @@
 \$_ANDNOT_  _11_ (
 .A(_00_),
 .B(_01_),
-.Y(o3_5)
+.Y(o4_1)
 );
-\$_NOR_  _12_ (
+\$_ANDNOT_  _12_ (
 .A(a[1]),
 .B(a[0]),
 .Y(_02_)
 );
-\$_OR_  _13_ (
+\$_ANDNOT_  _13_ (
 .A(a[3]),
 .B(a[2]),
 .Y(_03_)
 );
-\$_ANDNOT_  _14_ (
-.A(_02_),
-.B(_03_),
-.Y(o4_1)
+\$_AND_  _14_ (
+.A(_03_),
+.B(_02_),
+.Y(o1_5)
 );
 \$_ANDNOT_  _15_ (
-.A(a[1]),
-.B(a[0]),
+.A(a[0]),
+.B(a[1]),
 .Y(_04_)
 );
-\$_ANDNOT_  _16_ (
+\$_ORNOT_  _16_ (
 .A(a[3]),
 .B(a[2]),
 .Y(_05_)
 );
-\$_AND_  _17_ (
-.A(_05_),
-.B(_04_),
-.Y(o1_5)
+\$_ANDNOT_  _17_ (
+.A(_04_),
+.B(_05_),
+.Y(o3_5)
 );
 \$_AND_  _18_ (
 .A(a[1]),
@@ -157,7 +158,7 @@
 .Y(_07_)
 );
 \$_ANDNOT_  _24_ (
-.A(_05_),
+.A(_03_),
 .B(_07_),
 .Y(_08_)
 );
