Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto af8487a79c614b3ab9500e33fd64b3a7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_tb_behav xil_defaultlib.register_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port b [D:/CPU/CPU.srcs/sources_1/new/control.v:15]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in [D:/CPU/CPU.srcs/sources_1/new/cpu0228_09h06.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU.srcs/sources_1/new/inst_count.v" Line 1. Module inst_count doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU.srcs/sources_1/new/inst_count.v" Line 1. Module inst_count doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mux2(width=5)
Compiling module xil_defaultlib.inst_decoder
Compiling module xil_defaultlib.mux2(width=32)
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.Extender_n(a=16,b=32)
Compiling module xil_defaultlib.Extender_y(a=16,b=32)
Compiling module xil_defaultlib.Extender_n(a=5,b=32)
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2(width=6)
Compiling module xil_defaultlib.equal_6
Compiling module xil_defaultlib.op_we
Compiling module xil_defaultlib.ctrl_sgn
Compiling module xil_defaultlib.ext_sgn
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.RFdatain
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.changeto8421
Compiling module xil_defaultlib.changetohex
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.mul_sel
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.decoder3_8
Compiling module xil_defaultlib.mux2(width=4)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.show_choice
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.inst_count
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Extender_n(a=8,b=32)
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.register_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot register_tb_behav
