KEY LIBERO "11.7"
KEY CAPTURE "11.7.2.2"
KEY DEFAULT_IMPORT_LOC ""
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VHDL"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "FALSE"
KEY VendorTechnology_Family "IGLOO2"
KEY VendorTechnology_Die "PA4MGL2500_N"
KEY VendorTechnology_Package "fg484"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.2"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE "100_MS"
KEY VendorTechnology_IO_DEFT_STD "LVCMOS33"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY "PLL_SUPPLY_33"
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "0"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA4MGL2500_N"
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "COM"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "HI6110::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST FileManager
VALUE "<project>\designer\impl1\HI6110.ide_des,ide_des"
STATE="utd"
TIME="1483687307"
SIZE="186"
ENDFILE
VALUE "<project>\hdl\HI6110.vhd,hdl"
STATE="utd"
TIME="1485349136"
SIZE="15906"
ENDFILE
VALUE "<project>\hdl\HI6110bus_controller.vhd,hdl"
STATE="utd"
TIME="1485326060"
SIZE="11352"
ENDFILE
VALUE "<project>\hdl\MainController.vhd,hdl"
STATE="utd"
TIME="1485326009"
SIZE="63465"
ENDFILE
VALUE "<project>\hdl\receive_cmd.vhd,hdl"
STATE="utd"
TIME="1485002284"
SIZE="1793"
ENDFILE
VALUE "<project>\hdl\TopModule.vhd,hdl"
STATE="utd"
TIME="1485326035"
SIZE="11109"
ENDFILE
VALUE "<project>\hdl\TopMod_1553Controller.vhd,hdl"
STATE="utd"
TIME="1485325940"
SIZE="7249"
ENDFILE
VALUE "<project>\hdl\types.vhd,hdl"
STATE="utd"
TIME="1483687307"
SIZE="4898"
ENDFILE
VALUE "<project>\hdl\vhdl_bl4cl2_parameters_0.vhd,hdl"
STATE="utd"
TIME="1484204022"
SIZE="3167"
ENDFILE
VALUE "<project>\stimulus\1553_coverage_tb.vhd,tb_hdl"
STATE="utd"
TIME="1485323729"
SIZE="3164"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
ENDLIST
LIST AssociatedStimulus
ENDLIST
LIST Other_Association
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1fs
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\\\Model\\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\\\Designer\\bin\flashpro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\\\Identify\\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
HDL;hdl\HI6110bus_controller.vhd;0
Reports;Reports;0
ReportsCurrentItem;Project Summary:HI6110.log
StartPage;StartPage;0
HDL;hdl\HI6110.vhd;0
HDL;hdl\types.vhd;0
HDL;hdl\TopModule.vhd;0
HDL;hdl\TopMod_1553Controller.vhd;0
HDL;hdl\MainController.vhd;0
HDL;stimulus\1553_coverage_tb.vhd;0
HDL;hdl\receive_cmd.vhd;0
ACTIVEVIEW;hdl\HI6110.vhd
ENDLIST
LIST ModuleSubBlockList
LIST "HI6110::work","hdl\HI6110.vhd","FALSE","FALSE"
ENDLIST
LIST "HI6110bus_controller::work","hdl\HI6110bus_controller.vhd","FALSE","FALSE"
ENDLIST
LIST "MainController::work","hdl\MainController.vhd","FALSE","FALSE"
ENDLIST
LIST "receive_cmd::work","hdl\receive_cmd.vhd","FALSE","FALSE"
ENDLIST
LIST "TopMod_1553Controller::work","hdl\TopMod_1553Controller.vhd","FALSE","FALSE"
SUBBLOCK "MainController::work","hdl\MainController.vhd","FALSE","FALSE"
SUBBLOCK "HI6110bus_controller::work","hdl\HI6110bus_controller.vhd","FALSE","FALSE"
ENDLIST
LIST "TopModule::work","hdl\TopModule.vhd","FALSE","FALSE"
SUBBLOCK "TopMod_1553Controller::work","hdl\TopMod_1553Controller.vhd","FALSE","FALSE"
SUBBLOCK "receive_cmd::work","hdl\receive_cmd.vhd","FALSE","FALSE"
SUBBLOCK "HI6110::work","hdl\HI6110.vhd","FALSE","FALSE"
ENDLIST
LIST "types::work","hdl\types.vhd","FALSE","FALSE"
ENDLIST
LIST "vhdl_bl4cl2_parameters_0::work","hdl\vhdl_bl4cl2_parameters_0.vhd","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
ENDLIST
LIST FDCTabList
ENDLIST
