<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="group___r_c_c___a_p_b1___clock___enable___disable" kind="group">
    <compoundname>RCC_APB1_Clock_Enable_Disable</compoundname>
    <title>APB1 Clock Enable Disable</title>
      <sectiondef kind="define">
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga2e895257faa38376b9cdfcd756909a43" prot="public" static="no">
        <name>__HAL_RCC_TIM2_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610" kindref="member">RCC_APB1ENR_TIM2EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610" kindref="member">RCC_APB1ENR_TIM2EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="392" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="392" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gaf62d32fdde03df10072d856515692c8d" prot="public" static="no">
        <name>__HAL_RCC_TIM3_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7" kindref="member">RCC_APB1ENR_TIM3EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7" kindref="member">RCC_APB1ENR_TIM3EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="400" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="400" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gab0c13cc10b36c32d750be226d2fda3b2" prot="public" static="no">
        <name>__HAL_RCC_WWDG_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733" kindref="member">RCC_APB1ENR_WWDGEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733" kindref="member">RCC_APB1ENR_WWDGEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="408" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="408" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gaaf50c7d2265d978fab8fbb68a518096d" prot="public" static="no">
        <name>__HAL_RCC_USART2_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d" kindref="member">RCC_APB1ENR_USART2EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d" kindref="member">RCC_APB1ENR_USART2EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="416" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="416" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gaaeae5b9e93721dd4e34274600996baeb" prot="public" static="no">
        <name>__HAL_RCC_I2C1_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e" kindref="member">RCC_APB1ENR_I2C1EN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e" kindref="member">RCC_APB1ENR_I2C1EN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="424" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="424" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gaffaa413a270a2a8311d54103372aa232" prot="public" static="no">
        <name>__HAL_RCC_BKP_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gad32a0efcb7062b8ffbf77865951d2a54" kindref="member">RCC_APB1ENR_BKPEN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1gad32a0efcb7062b8ffbf77865951d2a54" kindref="member">RCC_APB1ENR_BKPEN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="432" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="432" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga6c7399cc977622172aeda52a86ceed92" prot="public" static="no">
        <name>__HAL_RCC_PWR_CLK_ENABLE</name>
        <param></param>
        <initializer>                                        do { \
                                        <ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t tmpreg; \
                                        SET_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60" kindref="member">RCC_APB1ENR_PWREN</ref>);\
                                        /* Delay after an RCC peripheral clock enabling */\
                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, <ref refid="group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60" kindref="member">RCC_APB1ENR_PWREN</ref>);\
                                        UNUSED(tmpreg); \
                                      } while(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="440" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="440" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gad2def81b1df0e62cd322ab60b31ba59f" prot="public" static="no">
        <name>__HAL_RCC_TIM2_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610" kindref="member">RCC_APB1ENR_TIM2EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="448" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="448" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga9fb7035f007ec272b725e51018a36b23" prot="public" static="no">
        <name>__HAL_RCC_TIM3_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7" kindref="member">RCC_APB1ENR_TIM3EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="449" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="449" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga6afa0a633cf2553743a494d97aa5b997" prot="public" static="no">
        <name>__HAL_RCC_WWDG_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733" kindref="member">RCC_APB1ENR_WWDGEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="450" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="450" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga1edc6c83fbebf8b4265ef9500aa04b04" prot="public" static="no">
        <name>__HAL_RCC_USART2_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d" kindref="member">RCC_APB1ENR_USART2EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="451" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="451" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga490a853eae72da96aad5379a6e939dd8" prot="public" static="no">
        <name>__HAL_RCC_I2C1_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e" kindref="member">RCC_APB1ENR_I2C1EN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="452" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="452" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1ga92487028f056da1dd56871832db91cf6" prot="public" static="no">
        <name>__HAL_RCC_BKP_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1gad32a0efcb7062b8ffbf77865951d2a54" kindref="member">RCC_APB1ENR_BKPEN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="454" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="454" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_p_b1___clock___enable___disable_1gaf3db86d2db2bad45732a742b6a91ea0b" prot="public" static="no">
        <name>__HAL_RCC_PWR_CLK_DISABLE</name>
        <param></param>
        <initializer>(RCC-&gt;APB1ENR &amp;= ~(<ref refid="group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60" kindref="member">RCC_APB1ENR_PWREN</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="455" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="455" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Enable or disable the Low Speed APB (APB1) peripheral clock. </para>
    </briefdescription>
    <detaileddescription>
<para><simplesect kind="note"><para>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </para>
</simplesect>
</para>
    </detaileddescription>
  </compounddef>
</doxygen>
