
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098496                       # Number of seconds simulated
sim_ticks                                 98496481698                       # Number of ticks simulated
final_tick                               611105684586                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156472                       # Simulator instruction rate (inst/s)
host_op_rate                                   200164                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1843158                       # Simulator tick rate (ticks/s)
host_mem_usage                               67381856                       # Number of bytes of host memory used
host_seconds                                 53438.99                       # Real time elapsed on the host
sim_insts                                  8361689195                       # Number of instructions simulated
sim_ops                                   10696560088                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3263872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1592448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1581440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       750592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1700992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       750848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2733952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1702656                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14115456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4435968                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4435968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25499                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12441                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12355                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5864                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13289                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         5866                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        21359                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        13302                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                110277                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34656                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34656                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33136940                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48083                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16167562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16055802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        51982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7620496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17269571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        53281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7623095                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        50682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27756849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        46783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17286465                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143309241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51982                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48083                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        51982                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45484                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        53281                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        50682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        46783                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             392461                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45036817                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45036817                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45036817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33136940                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48083                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16167562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16055802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        51982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7620496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17269571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        53281                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7623095                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        50682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27756849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        46783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17286465                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              188346057                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               236202595                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17544168                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15831192                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       918569                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6608063                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6277350                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969933                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40692                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186060483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110330389                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17544168                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7247283                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21821760                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2885864                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      12185450                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10676446                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923028                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222012028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.582993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.900831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200190268     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          779174      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1595243      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          670961      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3628214      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3229100      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          627826      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1306443      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9984799      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222012028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074276                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.467101                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184813085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13444234                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21741813                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        69048                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1943842                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1539623                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          493                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129370746                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2724                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1943842                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       185015956                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       11815794                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       971353                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21624870                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       640207                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129302277                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          199                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        289336                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       225435                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         5864                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151794992                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609013791                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609013791                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17072128                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15012                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7576                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1563105                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30516050                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15439130                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       140646                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       747672                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129053938                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15056                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124099232                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        67834                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9906186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23739092                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222012028                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.558975                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.354385                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177755720     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13340062      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10899833      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4711819      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5935611      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5709431      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3242614      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256740      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       160198      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222012028                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314295     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2424902     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        70422      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77840765     62.72%     62.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1083721      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29763301     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15404013     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124099232                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.525393                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2809619                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022640                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    473087945                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138978404                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123047336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126908851                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       222777                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1168007                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          472                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        93794                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        10962                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1943842                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       11407030                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       186109                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129069076                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1206                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30516050                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15439130                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7578                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        123766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           91                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       536162                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       540899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1077061                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123235794                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29664524                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       863438                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45067054                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16148073                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402530                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521738                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123050708                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123047336                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66456557                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        131004351                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520940                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507285                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11566682                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       938707                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    220068186                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534000                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.356213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177402048     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15607443      7.09%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7309446      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7216192      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1971724      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8342350      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       625983      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457087      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1135913      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    220068186                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1135913                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           348015024                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260110134                       # The number of ROB writes
system.switch_cpus0.timesIdled                4047661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               14190567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.362026                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.362026                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.423365                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.423365                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609273438                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142882770                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154076944                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus1.numCycles               236202595                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18616857                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15266754                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1823692                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7623645                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7285665                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1898961                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81350                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    177551528                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             105877241                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18616857                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9184626                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23277479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5202572                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9517978                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10940586                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1810627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    213696693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.952866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       190419214     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2522556      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2913169      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1603442      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1837516      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1022357      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          690028      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1803915      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10884496      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    213696693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078817                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448248                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       176118556                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10978725                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23082846                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       183912                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3332651                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3022247                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        17057                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     129255532                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84796                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3332651                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       176402588                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3801969                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6386445                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22992466                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       780571                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     129176629                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          201                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        198434                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       361113                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    179486957                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    601361555                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    601361555                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    153092551                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26394380                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33630                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18708                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2103289                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12334310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6715979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       177748                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1490536                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         128974773                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33694                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        121858460                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       172583                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16260721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37526096                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3624                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    213696693                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.570240                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.261114                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    162367548     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20639534      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11075680      5.18%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7697408      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6713058      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3434763      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       832391      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       535539      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       400772      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    213696693                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31473     11.90%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        115049     43.51%     55.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       117894     44.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    101978736     83.69%     83.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1905650      1.56%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14908      0.01%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11291953      9.27%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6667213      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     121858460                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515907                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             264416                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002170                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    457850608                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    145270364                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119813053                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122122876                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       306618                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2190254                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          743                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1179                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       152473                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7455                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          949                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3332651                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3351846                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       134784                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    129008579                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53674                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12334310                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6715979                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18673                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         95758                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1179                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1060331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1025008                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2085339                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120071849                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10602170                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1786607                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  112                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17267811                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16785597                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6665641                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508343                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119814917                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119813053                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71195324                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        186388418                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507247                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381973                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89900735                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110296494                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18713370                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30070                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1834119                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    210364042                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524312                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342640                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    165306527     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20898016      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8756622      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5256855      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3643332      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2350663      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1223094      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       982002      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1946931      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    210364042                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89900735                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110296494                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16707561                       # Number of memory references committed
system.switch_cpus1.commit.loads             10144056                       # Number of loads committed
system.switch_cpus1.commit.membars              15002                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15784980                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99436974                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2243953                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1946931                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           337426364                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          261352468                       # The number of ROB writes
system.switch_cpus1.timesIdled                2719298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22505902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89900735                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110296494                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89900735                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.627371                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.627371                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380609                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380609                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       541556587                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      166255939                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      120610623                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30042                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus2.numCycles               236202595                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18638672                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15284946                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1823566                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7880853                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7298833                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1915200                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        82274                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    177963930                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             105873525                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18638672                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9214033                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23299080                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5156153                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       9386313                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10959169                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1810611                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    213952355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.951025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       190653275     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2522265      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2916203      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1608588      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1868964      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1023273      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          692549      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1802449      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10864789      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    213952355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078910                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.448232                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       176546009                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     10831661                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23116704                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       172042                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3285936                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3024648                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        17097                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     129253930                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        84662                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3285936                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       176815871                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3967020                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6101465                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23028961                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       753099                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     129174289                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          191                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        199857                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       346990                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    179517170                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    601428392                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    601428392                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    153541792                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25975378                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34074                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19103                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2019918                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12339601                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6719680                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       176817                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1487136                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         128982818                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        121986615                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       171274                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15954872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36785719                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4000                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    213952355                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.570158                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.260713                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    162537181     75.97%     75.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20691076      9.67%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11115748      5.20%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7680271      3.59%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6718150      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3448412      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       823015      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       537536      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       400966      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    213952355                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          32610     12.41%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        111911     42.59%     55.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       118231     45.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    102107471     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1905970      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14952      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11285974      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6672248      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     121986615                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.516449                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             262752                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    458359611                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    144973009                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    119975055                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     122249367                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       308816                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2165822                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          763                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1165                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       136972                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7477                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1260                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3285936                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3521004                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       135134                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    129017092                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49912                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12339601                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6719680                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19095                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         94904                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1165                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1059680                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1020901                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2080581                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    120200695                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10599828                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1785920                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  116                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            17270670                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16824143                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6670842                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.508888                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             119976976                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            119975055                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         71312297                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        186741691                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.507933                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381877                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     90164476                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    110620118                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18398287                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30158                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1834038                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    210666419                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.525096                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.343333                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    165475725     78.55%     78.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20954472      9.95%     88.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8782134      4.17%     92.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5279966      2.51%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3654355      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2362298      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1221423      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       984336      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1951710      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    210666419                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     90164476                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     110620118                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16756487                       # Number of memory references committed
system.switch_cpus2.commit.loads             10173779                       # Number of loads committed
system.switch_cpus2.commit.membars              15046                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15831322                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         99728727                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2250547                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1951710                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           337732503                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          261322816                       # The number of ROB writes
system.switch_cpus2.timesIdled                2723222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               22250240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           90164476                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            110620118                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     90164476                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.619686                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.619686                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.381725                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.381725                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       542240406                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      166517219                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      120636259                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30130                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               236202592                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21154224                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17615390                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1926180                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8228431                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7747036                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2277861                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89692                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    184226309                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             116077327                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21154224                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10024897                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24197070                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5349793                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       9141967                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          459                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         11439394                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1841041                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    220972053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.645444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.016798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       196774983     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1482721      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1873865      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2983539      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1247833      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1605125      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1874729      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          855462      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12273796      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    220972053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089560                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491431                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       183145663                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     10327125                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24082152                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        11357                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3405748                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3217093                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          472                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     141858057                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2412                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3405748                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       183330792                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         589105                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      9222807                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23908412                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       515182                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     140983753                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          128                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         74763                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       359089                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    196944595                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    655649649                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    655649649                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164905465                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        32039130                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34591                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18236                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1809591                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13181753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6901041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        77081                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1562443                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         137658640                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        132121442                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       131089                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16622001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     33722816                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1722                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    220972053                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.597910                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319849                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    164980100     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     25550174     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10436491      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5845523      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7924985      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2439978      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2402834      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1290861      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       101107      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    220972053                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         911437     79.18%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        121857     10.59%     89.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       117783     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111311743     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1806797      1.37%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16354      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12106753      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6879795      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     132121442                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559356                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1151077                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008712                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    486497103                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    154315994                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128685346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133272519                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        97936                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2464007                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        90348                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3405748                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         448211                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        56784                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    137693354                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       106665                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13181753                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6901041                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18237                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         49539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          648                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1146143                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1075637                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2221780                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129820062                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11908969                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2301380                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18788236                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18359254                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6879267                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549613                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128685684                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128685346                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         77099906                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207111738                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.544809                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372262                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     95938337                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118217987                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19475962                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32986                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1942641                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    217566305                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.543365                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.363287                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    167527335     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25357895     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9209865      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4587928      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4195996      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1764210      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1741367      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       830330      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2351379      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    217566305                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     95938337                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118217987                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17528439                       # Number of memory references committed
system.switch_cpus3.commit.loads             10717746                       # Number of loads committed
system.switch_cpus3.commit.membars              16456                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17135073                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        106434995                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2441193                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2351379                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           352908212                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          278793662                       # The number of ROB writes
system.switch_cpus3.timesIdled                2793786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               15230539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           95938337                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118217987                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     95938337                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.462025                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.462025                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.406170                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.406170                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       584161923                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179828968                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      131225475                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32958                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus4.numCycles               236202595                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        17378369                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15507238                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1381180                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     11500378                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        11319286                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1043655                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        41546                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    183420579                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              98695675                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           17378369                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     12362941                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21991803                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4537875                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4303180                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11096691                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1355766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    212864469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.519586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.760400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       190872666     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3349038      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1690457      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3307878      1.55%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1065685      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3061358      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          484674      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          791532      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         8241181      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    212864469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073574                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.417843                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       181522332                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6243641                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21948296                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        17580                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3132616                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1651036                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        16291                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     110425301                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        30940                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3132616                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       181737781                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3940480                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1636485                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21744548                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       672555                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     110269385                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          160                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         85266                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       522559                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    144522768                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    499771066                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    499771066                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    117212496                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27310236                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        14816                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         7496                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1520951                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     19855177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3239081                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        21113                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       740710                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         109697883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        14867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        102718314                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        66062                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     19795327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     40541298                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          100                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    212864469                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482553                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.095683                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    167840964     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     14175180      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     15055548      7.07%     92.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8750225      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      4512513      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1133477      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1338668      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        31234      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        26660      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    212864469                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         171732     57.25%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         70063     23.36%     80.61% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        58167     19.39%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     80564939     78.43%     78.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       806342      0.79%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7322      0.01%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     18128264     17.65%     96.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3211447      3.13%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     102718314                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.434874                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             299962                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002920                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    418667121                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    129508343                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    100115766                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     103018276                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        80927                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4035856                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        80431                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3132616                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3131869                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        83636                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    109712826                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         4586                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     19855177                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3239081                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         7491                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         37177                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1678                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       929868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       535224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1465092                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    101417870                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     17870100                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1300444                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   76                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21081383                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        15415678                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3211283                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.429368                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             100138290                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            100115766                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         60569888                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        132032048                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.423855                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.458751                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     79730613                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     89782225                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19934636                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        14767                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1372471                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    209731853                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.428081                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297675                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    176294242     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     13139916      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8438298      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2660875      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4406574      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       862100      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       546274      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       499944      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2883630      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    209731853                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     79730613                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      89782225                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18977963                       # Number of memory references committed
system.switch_cpus4.commit.loads             15819313                       # Number of loads committed
system.switch_cpus4.commit.membars               7368                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          13773789                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         78467736                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1124528                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2883630                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           316564785                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          222568810                       # The number of ROB writes
system.switch_cpus4.timesIdled                4084795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               23338126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           79730613                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             89782225                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     79730613                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.962508                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.962508                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.337552                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.337552                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       471370317                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      130460450                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      117243855                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         14752                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus5.numCycles               236202595                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        21180294                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17635580                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1924680                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8040369                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7744842                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2279099                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        89453                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    184296249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             116203901                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           21180294                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10023941                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24221933                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5359063                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       9036483                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         11444185                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1840070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    220971629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.646323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.018184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       196749696     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1485275      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1866856      0.84%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2981320      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1256760      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1606546      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1873344      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          858307      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12293525      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    220971629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089670                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491967                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       183211731                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     10225114                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24107007                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        11344                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3416425                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3223230                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          527                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     142052307                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2204                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3416425                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       183396675                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         592070                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      9115470                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23933329                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       517653                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     141180089                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          125                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         74987                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       360909                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    197173003                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    656528746                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    656528746                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    165006695                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        32166307                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        34144                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        17779                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1815192                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13223234                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6912940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        77236                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1566459                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         137836911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        34268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        132240941                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       133849                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     16701966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     34020008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1262                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    220971629                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.598452                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.320342                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    164938792     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     25555765     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10448459      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5856255      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7932871      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2444586      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2401125      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1291879      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       101897      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    220971629                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         911747     78.99%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        124655     10.80%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       117845     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    111406705     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1807617      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16364      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12118195      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6892060      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     132240941                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.559862                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1154247                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008728                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    486741607                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    154573780                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    128802357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     133395188                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        97925                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2498926                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          638                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        98076                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3416425                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         450175                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        56512                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    137871186                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       106694                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13223234                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6912940                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        17780                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         49228                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          638                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1141618                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1080716                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2222334                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    129940615                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11920613                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2300326                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18812001                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18375175                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6891388                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.550124                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             128802840                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            128802357                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         77167708                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        207310333                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545305                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372233                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     95997194                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    118290493                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     19581172                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        33006                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1941129                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    217555203                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543726                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.363771                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    167487462     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     25374860     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9213522      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4589557      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4198184      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1761504      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1745095      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       831060      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2353959      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    217555203                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     95997194                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     118290493                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              17539172                       # Number of memory references committed
system.switch_cpus5.commit.loads             10724308                       # Number of loads committed
system.switch_cpus5.commit.membars              16466                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17145566                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        106500286                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2442688                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2353959                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           353072246                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          279159798                       # The number of ROB writes
system.switch_cpus5.timesIdled                2795353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               15230966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           95997194                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            118290493                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     95997194                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.460516                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.460516                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406419                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406419                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       584679094                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      179973673                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      131370889                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         32978                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus6.numCycles               236202595                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18241781                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     14919420                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1781876                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7530122                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7194536                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1875275                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        78973                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    177009353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             103532730                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18241781                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9069811                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             21694337                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5185061                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4844302                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         10885388                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1794187                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    206912258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.611362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.960714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       185217921     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1177587      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1858407      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2958731      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1224371      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1366608      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1459827      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          952159      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        10696647      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    206912258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077229                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.438322                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       175370784                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6496164                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         21626740                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        54744                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3363823                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      2990363                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          445                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     126418585                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2850                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3363823                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       175639622                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1669209                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4051409                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21416206                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       771986                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     126343016                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        19951                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        216356                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       290050                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        37910                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    175407966                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    587751445                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    587751445                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    149689392                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        25718544                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        31966                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        17494                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2321068                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12034022                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6468104                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       195395                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1473319                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         126169611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        32064                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        119397059                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       148155                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     15975228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     35718105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         2874                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    206912258                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.577042                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269366                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    156561235     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     20214967      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11047327      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7535359      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7045509      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2021584      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1581529      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       535753      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       368995      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    206912258                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          27736     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         84955     38.51%     51.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       107925     48.92%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    100024922     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1888987      1.58%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        14472      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11032429      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6436249      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     119397059                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505486                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             220616                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001848                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    446075143                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    142178184                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    117480962                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     119617675                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       358644                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2154511                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          303                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1314                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       187783                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7441                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3363823                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1074989                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       107650                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    126201808                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        50008                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12034022                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6468104                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        17484                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         79162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1314                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1041003                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1017107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2058110                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    117698882                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     10375605                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1698173                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  133                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            16810277                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        16564882                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6434672                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498296                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             117481774                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            117480962                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         68686999                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        179461741                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497374                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382739                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     87928328                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    107776832                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18425260                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        29190                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1819482                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    203548435                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.529490                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.382591                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    159793379     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     21191352     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8250564      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4443142      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3327738      1.63%     96.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1857955      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1147495      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1025251      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2511559      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    203548435                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     87928328                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     107776832                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16159832                       # Number of memory references committed
system.switch_cpus6.commit.loads              9879511                       # Number of loads committed
system.switch_cpus6.commit.membars              14564                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15471056                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         97114682                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2189372                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2511559                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           327238383                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          255768207                       # The number of ROB writes
system.switch_cpus6.timesIdled                2860471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               29290337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           87928328                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            107776832                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     87928328                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.686308                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.686308                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372258                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372258                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       530753134                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      162849153                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      117915306                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         29162                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus7.numCycles               236202595                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        17404961                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15530815                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1382421                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     11564390                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits        11336719                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1045458                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        41566                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    183722681                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              98842863                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           17404961                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     12382177                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22027129                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4540660                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4228668                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11113717                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1357013                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    213128910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.519745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.760623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       191101781     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3355203      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1692742      0.79%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3313330      1.55%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1068835      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3065682      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          485452      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          791553      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         8254332      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    213128910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.073687                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.418466                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       181820909                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6172777                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         21983649                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        17452                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3134119                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1653706                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        16313                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     110596210                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        31059                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3134119                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       182036762                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3896411                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1609317                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21779494                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       672803                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     110440067                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          154                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         85105                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       522822                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    144753190                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    500549515                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    500549515                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    117431736                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27321376                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        14847                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         7509                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1523128                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     19879305                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      3246063                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        20964                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       741654                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         109869387                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        14899                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        102884977                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        65806                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     19800904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     40551837                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          100                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    213128910                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.482736                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.095776                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    168027908     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     14201657      6.66%     85.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     15081309      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8766528      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      4520166      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      1132253      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1341117      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        31289      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        26683      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    213128910                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         171833     57.20%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         70224     23.38%     80.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        58360     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     80701229     78.44%     78.44% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       808007      0.79%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         7338      0.01%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     18149801     17.64%     96.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3218602      3.13%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     102884977                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.435579                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             300417                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002920                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    419265087                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    129685460                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    100283691                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     103185394                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        81237                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      4034891                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          277                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        80542                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3134119                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3086733                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        83730                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    109884374                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5413                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     19879305                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      3246063                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         7507                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         37127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         1729                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          277                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       930703                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       535119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1465822                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    101584864                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     17893499                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1300113                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21111905                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        15441903                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3218406                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.430075                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             100306210                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            100283691                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         60668660                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        132257980                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.424566                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.458715                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     79873331                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     89946931                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19941441                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        14799                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1373703                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    209994791                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.428329                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.298009                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    176493661     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     13167288      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8452899      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      2667230      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4413539      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       862678      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       547363      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       500633      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2889500      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    209994791                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     79873331                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      89946931                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19009917                       # Number of memory references committed
system.switch_cpus7.commit.loads             15844396                       # Number of loads committed
system.switch_cpus7.commit.membars               7384                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          13798621                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         78612976                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1126981                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2889500                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           316993364                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          222913410                       # The number of ROB writes
system.switch_cpus7.timesIdled                4089090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               23073685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           79873331                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             89946931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     79873331                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.957215                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.957215                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.338156                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.338156                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       472142646                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      130683447                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      117419987                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         14784                       # number of misc regfile writes
system.l20.replacements                         25539                       # number of replacements
system.l20.tagsinuse                      4095.906630                       # Cycle average of tags in use
system.l20.total_refs                          375485                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29635                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.670322                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.102153                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.790804                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3350.746184                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           730.267489                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002466                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001170                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.818053                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.178288                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46543                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46544                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18895                       # number of Writeback hits
system.l20.Writeback_hits::total                18895                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           70                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   70                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46613                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46614                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46613                       # number of overall hits
system.l20.overall_hits::total                  46614                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25498                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25538                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25499                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25539                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25499                       # number of overall misses
system.l20.overall_misses::total                25539                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     37795247                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  13262566776                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    13300362023                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       438005                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       438005                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     37795247                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  13263004781                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     13300800028                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     37795247                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  13263004781                       # number of overall miss cycles
system.l20.overall_miss_latency::total    13300800028                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72041                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72082                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18895                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18895                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           71                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               71                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72112                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72153                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72112                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72153                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.353937                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.354291                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.014085                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.014085                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.353603                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.353956                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.353603                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.353956                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 944881.175000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 520141.453290                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 520806.720299                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       438005                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       438005                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 944881.175000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 520138.232127                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 520803.478131                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 944881.175000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 520138.232127                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 520803.478131                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4667                       # number of writebacks
system.l20.writebacks::total                     4667                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25498                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25538                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25499                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25539                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25499                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25539                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     34922707                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  11431065774                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  11465988481                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       366205                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       366205                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     34922707                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  11431431979                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  11466354686                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     34922707                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  11431431979                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  11466354686                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.353937                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.354291                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.014085                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.014085                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.353603                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.353956                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.353603                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.353956                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 873067.675000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 448312.250922                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 448977.542525                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       366205                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       366205                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 873067.675000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 448309.030903                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 448974.301500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 873067.675000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 448309.030903                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 448974.301500                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12480                       # number of replacements
system.l21.tagsinuse                      4095.438615                       # Cycle average of tags in use
system.l21.total_refs                          390653                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16576                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.567387                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           87.739880                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.385222                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2724.974441                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1274.339073                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021421                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002047                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.665277                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.311118                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        37561                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37562                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21301                       # number of Writeback hits
system.l21.Writeback_hits::total                21301                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          141                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        37702                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37703                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        37702                       # number of overall hits
system.l21.overall_hits::total                  37703                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12429                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12466                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 12                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12441                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12478                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12441                       # number of overall misses
system.l21.overall_misses::total                12478                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     29329517                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6313779732                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6343109249                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      6114584                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      6114584                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     29329517                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6319894316                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6349223833                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     29329517                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6319894316                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6349223833                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49990                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50028                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21301                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21301                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          153                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50143                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50181                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50143                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50181                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.248630                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.249180                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.078431                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.078431                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.248110                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.248660                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.248110                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.248660                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 792689.648649                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 507987.748974                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 508832.765041                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 509548.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 509548.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 792689.648649                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 507989.254562                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 508833.453518                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 792689.648649                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 507989.254562                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 508833.453518                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7524                       # number of writebacks
system.l21.writebacks::total                     7524                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12429                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12466                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           12                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            12                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12441                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12478                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12441                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12478                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     26659072                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5419377715                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5446036787                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      5250734                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      5250734                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     26659072                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5424628449                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5451287521                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     26659072                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5424628449                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5451287521                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.248630                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.249180                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.078431                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.078431                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.248110                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.248660                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.248110                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.248660                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 720515.459459                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 436026.849706                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 436871.232713                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 437561.166667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 437561.166667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 720515.459459                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 436028.329636                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 436871.896217                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 720515.459459                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 436028.329636                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 436871.896217                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12391                       # number of replacements
system.l22.tagsinuse                      4095.452242                       # Cycle average of tags in use
system.l22.total_refs                          390783                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16487                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.702493                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           89.102786                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.843041                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2711.246701                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1287.259714                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.021754                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001915                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.661925                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.314272                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        37658                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37659                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21334                       # number of Writeback hits
system.l22.Writeback_hits::total                21334                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          141                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        37799                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37800                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        37799                       # number of overall hits
system.l22.overall_hits::total                  37800                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12343                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12377                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           12                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 12                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12355                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12389                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12355                       # number of overall misses
system.l22.overall_misses::total                12389                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     30120227                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6085606207                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6115726434                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      6010753                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      6010753                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     30120227                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6091616960                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6121737187                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     30120227                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6091616960                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6121737187                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        50001                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              50036                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21334                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21334                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          153                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        50154                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               50189                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        50154                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              50189                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.246855                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.247362                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.078431                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.078431                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.246341                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.246847                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.246341                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.246847                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 493041.092684                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 494120.258059                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 500896.083333                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 500896.083333                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 493048.721975                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 494126.821132                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 493048.721975                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 494126.821132                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                7503                       # number of writebacks
system.l22.writebacks::total                     7503                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12343                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12377                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           12                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            12                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12355                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12389                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12355                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12389                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5199127623                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5226806650                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      5148240                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      5148240                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5204275863                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5231954890                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5204275863                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5231954890                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.246855                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.247362                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.078431                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.078431                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.246341                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.246847                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.246341                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.246847                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 421220.742364                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 422299.963642                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       429020                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       429020                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 421228.317523                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 422306.472677                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 421228.317523                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 422306.472677                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          5904                       # number of replacements
system.l23.tagsinuse                      4095.222784                       # Cycle average of tags in use
system.l23.total_refs                          278795                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10000                       # Sample count of references to valid blocks.
system.l23.avg_refs                         27.879500                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          121.094935                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    18.882697                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2190.622900                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1764.622251                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.029564                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004610                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.534820                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.430816                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999810                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        27782                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  27784                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            8799                       # number of Writeback hits
system.l23.Writeback_hits::total                 8799                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          190                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  190                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        27972                       # number of demand (read+write) hits
system.l23.demand_hits::total                   27974                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        27972                       # number of overall hits
system.l23.overall_hits::total                  27974                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         5864                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 5904                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         5864                       # number of demand (read+write) misses
system.l23.demand_misses::total                  5904                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         5864                       # number of overall misses
system.l23.overall_misses::total                 5904                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     56293276                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2665648829                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2721942105                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     56293276                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2665648829                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2721942105                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     56293276                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2665648829                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2721942105                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33646                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33688                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         8799                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             8799                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          190                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              190                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33836                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33878                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33836                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33878                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.174285                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.175255                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.173307                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.174272                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.173307                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.174272                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1407331.900000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 454578.586119                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 461033.554370                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1407331.900000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 454578.586119                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 461033.554370                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1407331.900000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 454578.586119                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 461033.554370                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3456                       # number of writebacks
system.l23.writebacks::total                     3456                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         5864                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            5904                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         5864                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             5904                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         5864                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            5904                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     53417858                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2244278629                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2297696487                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     53417858                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2244278629                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2297696487                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     53417858                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2244278629                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2297696487                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.174285                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.175255                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.173307                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.174272                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.173307                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.174272                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1335446.450000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 382721.457879                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 389176.234248                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1335446.450000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 382721.457879                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 389176.234248                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1335446.450000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 382721.457879                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 389176.234248                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         13324                       # number of replacements
system.l24.tagsinuse                      4095.801264                       # Cycle average of tags in use
system.l24.total_refs                          208215                       # Total number of references to valid blocks.
system.l24.sampled_refs                         17420                       # Sample count of references to valid blocks.
system.l24.avg_refs                         11.952641                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           53.830089                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     7.436827                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2934.119461                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1100.414886                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.013142                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001816                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.716338                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.268656                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        36695                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  36696                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            6394                       # number of Writeback hits
system.l24.Writeback_hits::total                 6394                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           67                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   67                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        36762                       # number of demand (read+write) hits
system.l24.demand_hits::total                   36763                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        36762                       # number of overall hits
system.l24.overall_hits::total                  36763                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        13289                       # number of ReadReq misses
system.l24.ReadReq_misses::total                13324                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        13289                       # number of demand (read+write) misses
system.l24.demand_misses::total                 13324                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        13289                       # number of overall misses
system.l24.overall_misses::total                13324                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     30747461                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   5920789632                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     5951537093                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     30747461                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   5920789632                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      5951537093                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     30747461                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   5920789632                       # number of overall miss cycles
system.l24.overall_miss_latency::total     5951537093                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        49984                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              50020                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         6394                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             6394                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           67                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               67                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        50051                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               50087                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        50051                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              50087                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.265865                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.266373                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.265509                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.266017                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.265509                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.266017                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 878498.885714                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 445540.645045                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 446677.956545                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 878498.885714                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 445540.645045                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 446677.956545                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 878498.885714                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 445540.645045                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 446677.956545                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                1968                       # number of writebacks
system.l24.writebacks::total                     1968                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        13289                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           13324                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        13289                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            13324                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        13289                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           13324                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     28234145                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   4966167299                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   4994401444                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     28234145                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   4966167299                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   4994401444                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     28234145                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   4966167299                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   4994401444                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.265865                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.266373                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.265509                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.266017                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.265509                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.266017                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 806689.857143                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 373705.116939                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 374842.498049                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 806689.857143                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 373705.116939                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 374842.498049                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 806689.857143                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 373705.116939                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 374842.498049                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          5907                       # number of replacements
system.l25.tagsinuse                      4095.214737                       # Cycle average of tags in use
system.l25.total_refs                          278861                       # Total number of references to valid blocks.
system.l25.sampled_refs                         10003                       # Sample count of references to valid blocks.
system.l25.avg_refs                         27.877737                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          121.086693                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    19.627103                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2189.435650                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1765.065292                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004792                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.534530                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.430924                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999808                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        27834                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  27836                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            8813                       # number of Writeback hits
system.l25.Writeback_hits::total                 8813                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          192                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  192                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        28026                       # number of demand (read+write) hits
system.l25.demand_hits::total                   28028                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        28026                       # number of overall hits
system.l25.overall_hits::total                  28028                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         5866                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 5907                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         5866                       # number of demand (read+write) misses
system.l25.demand_misses::total                  5907                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         5866                       # number of overall misses
system.l25.overall_misses::total                 5907                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     56650122                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   2617429744                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     2674079866                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     56650122                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   2617429744                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      2674079866                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     56650122                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   2617429744                       # number of overall miss cycles
system.l25.overall_miss_latency::total     2674079866                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           43                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        33700                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              33743                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         8813                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             8813                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          192                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              192                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           43                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        33892                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               33935                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           43                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        33892                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              33935                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.174065                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.175059                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.173079                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.174068                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.173079                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.174068                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1381710.292683                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 446203.502216                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 452696.777721                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1381710.292683                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 446203.502216                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 452696.777721                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1381710.292683                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 446203.502216                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 452696.777721                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                3459                       # number of writebacks
system.l25.writebacks::total                     3459                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         5866                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            5907                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         5866                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             5907                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         5866                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            5907                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     53705687                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2196064407                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2249770094                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     53705687                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2196064407                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2249770094                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     53705687                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2196064407                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2249770094                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.174065                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.175059                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.173079                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.174068                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.173079                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.174068                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1309894.804878                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 374371.702523                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 380865.091248                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1309894.804878                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 374371.702523                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 380865.091248                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1309894.804878                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 374371.702523                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 380865.091248                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         21399                       # number of replacements
system.l26.tagsinuse                      4095.568925                       # Cycle average of tags in use
system.l26.total_refs                          399697                       # Total number of references to valid blocks.
system.l26.sampled_refs                         25495                       # Sample count of references to valid blocks.
system.l26.avg_refs                         15.677466                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.333523                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.341539                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2558.705770                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1487.188094                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009115                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003013                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.624684                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.363083                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        42677                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  42678                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           13678                       # number of Writeback hits
system.l26.Writeback_hits::total                13678                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          119                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  119                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        42796                       # number of demand (read+write) hits
system.l26.demand_hits::total                   42797                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        42796                       # number of overall hits
system.l26.overall_hits::total                  42797                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        21358                       # number of ReadReq misses
system.l26.ReadReq_misses::total                21397                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        21359                       # number of demand (read+write) misses
system.l26.demand_misses::total                 21398                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        21359                       # number of overall misses
system.l26.overall_misses::total                21398                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     32349123                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  11280924886                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    11313274009                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       253652                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       253652                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     32349123                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  11281178538                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     11313527661                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     32349123                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  11281178538                       # number of overall miss cycles
system.l26.overall_miss_latency::total    11313527661                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        64035                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              64075                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        13678                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            13678                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          120                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              120                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        64155                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               64195                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        64155                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              64195                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.333536                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.333937                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.008333                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.008333                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.332928                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.333328                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.332928                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.333328                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 829464.692308                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 528182.642850                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 528731.785250                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       253652                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       253652                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 829464.692308                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 528169.789691                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 528718.929853                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 829464.692308                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 528169.789691                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 528718.929853                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4112                       # number of writebacks
system.l26.writebacks::total                     4112                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        21358                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           21397                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        21359                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            21398                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        21359                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           21398                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29546799                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   9746480665                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   9776027464                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       181852                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       181852                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29546799                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   9746662517                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   9776209316                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29546799                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   9746662517                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   9776209316                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.333536                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.333937                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.008333                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.008333                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.332928                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.333328                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.332928                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.333328                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 757610.230769                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 456338.639620                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 456887.762957                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       181852                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       181852                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 757610.230769                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 456325.788520                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 456874.909618                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 757610.230769                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 456325.788520                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 456874.909618                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         13338                       # number of replacements
system.l27.tagsinuse                      4095.801925                       # Cycle average of tags in use
system.l27.total_refs                          208180                       # Total number of references to valid blocks.
system.l27.sampled_refs                         17434                       # Sample count of references to valid blocks.
system.l27.avg_refs                         11.941035                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           53.835528                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     8.316210                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2932.385057                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1101.265129                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.013143                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002030                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.715914                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.268864                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        36663                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  36664                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            6391                       # number of Writeback hits
system.l27.Writeback_hits::total                 6391                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           65                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   65                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        36728                       # number of demand (read+write) hits
system.l27.demand_hits::total                   36729                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        36728                       # number of overall hits
system.l27.overall_hits::total                  36729                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        13303                       # number of ReadReq misses
system.l27.ReadReq_misses::total                13339                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        13303                       # number of demand (read+write) misses
system.l27.demand_misses::total                 13339                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        13303                       # number of overall misses
system.l27.overall_misses::total                13339                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     21272425                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   5771837943                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     5793110368                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     21272425                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   5771837943                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      5793110368                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     21272425                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   5771837943                       # number of overall miss cycles
system.l27.overall_miss_latency::total     5793110368                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        49966                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              50003                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         6391                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             6391                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           65                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               65                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        50031                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               50068                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        50031                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              50068                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.266241                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.266764                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.265895                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.266418                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.265895                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.266418                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 590900.694444                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 433874.911148                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 434298.700652                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 590900.694444                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 433874.911148                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 434298.700652                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 590900.694444                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 433874.911148                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 434298.700652                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                1967                       # number of writebacks
system.l27.writebacks::total                     1967                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        13303                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           13339                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        13303                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            13339                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        13303                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           13339                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     18686996                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   4816421342                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   4835108338                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     18686996                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   4816421342                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   4835108338                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     18686996                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   4816421342                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   4835108338                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.266241                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.266764                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.265895                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.266418                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.265895                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.266418                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 519083.222222                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 362055.276404                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 362479.071745                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 519083.222222                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 362055.276404                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 362479.071745                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 519083.222222                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 362055.276404                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 362479.071745                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.436040                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010684282                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1730623.770548                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.304838                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.131202                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061386                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865595                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10676392                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10676392                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10676392                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10676392                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10676392                       # number of overall hits
system.cpu0.icache.overall_hits::total       10676392                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     49480750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49480750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     49480750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49480750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     49480750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49480750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10676446                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10676446                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10676446                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10676446                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10676446                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10676446                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 916310.185185                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 916310.185185                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 916310.185185                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 916310.185185                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 916310.185185                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 916310.185185                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     38202420                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38202420                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     38202420                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38202420                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     38202420                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38202420                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 931766.341463                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 931766.341463                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 931766.341463                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 931766.341463                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 931766.341463                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 931766.341463                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72112                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432105731                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72368                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               5970.950296                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.879036                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.120964                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437027                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562973                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27991640                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27991640                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329896                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329896                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7491                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7491                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43321536                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43321536                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43321536                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43321536                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       259628                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       259628                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          255                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       259883                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        259883                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       259883                       # number of overall misses
system.cpu0.dcache.overall_misses::total       259883                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  64913936497                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  64913936497                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     27353215                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     27353215                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  64941289712                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  64941289712                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  64941289712                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  64941289712                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28251268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28251268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43581419                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43581419                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43581419                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43581419                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009190                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009190                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005963                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005963                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005963                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005963                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 250026.717061                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 250026.717061                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 107267.509804                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 107267.509804                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 249886.640188                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 249886.640188                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 249886.640188                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 249886.640188                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18895                       # number of writebacks
system.cpu0.dcache.writebacks::total            18895                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       187587                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       187587                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          184                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          184                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       187771                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       187771                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       187771                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       187771                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72041                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           71                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72112                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72112                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72112                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72112                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16660562150                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16660562150                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5321574                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5321574                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16665883724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16665883724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16665883724                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16665883724                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 231265.003956                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 231265.003956                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74951.746479                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74951.746479                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 231111.101120                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 231111.101120                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 231111.101120                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 231111.101120                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.985611                       # Cycle average of tags in use
system.cpu1.icache.total_refs               982619874                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1889653.603846                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.985611                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059272                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831708                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10940533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10940533                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10940533                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10940533                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10940533                       # number of overall hits
system.cpu1.icache.overall_hits::total       10940533                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     36400834                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     36400834                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     36400834                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     36400834                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     36400834                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     36400834                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10940586                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10940586                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10940586                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10940586                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10940586                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10940586                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 686808.188679                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 686808.188679                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 686808.188679                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 686808.188679                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 686808.188679                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 686808.188679                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     29724879                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     29724879                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     29724879                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     29724879                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     29724879                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     29724879                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 782233.657895                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 782233.657895                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 782233.657895                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 782233.657895                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 782233.657895                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 782233.657895                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50143                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166702271                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50399                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3307.650370                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.039262                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.960738                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914216                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085784                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7749359                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7749359                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6526077                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6526077                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15920                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15920                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15021                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15021                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14275436                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14275436                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14275436                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14275436                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       170940                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       170940                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5286                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5286                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       176226                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176226                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       176226                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176226                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  39841326017                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39841326017                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2169491555                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2169491555                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  42010817572                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  42010817572                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  42010817572                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  42010817572                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7920299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7920299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6531363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6531363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15021                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15021                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14451662                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14451662                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14451662                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14451662                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021583                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021583                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000809                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000809                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012194                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012194                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012194                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012194                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 233071.990271                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 233071.990271                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 410422.163261                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 410422.163261                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 238391.710485                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 238391.710485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 238391.710485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 238391.710485                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     10714237                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             69                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 155278.797101                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21301                       # number of writebacks
system.cpu1.dcache.writebacks::total            21301                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120950                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120950                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5133                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5133                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       126083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       126083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       126083                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       126083                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49990                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49990                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          153                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50143                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50143                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50143                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50143                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8883318397                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8883318397                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     15381111                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     15381111                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8898699508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8898699508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8898699508                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8898699508                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006312                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006312                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003470                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003470                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003470                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003470                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 177701.908322                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 177701.908322                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 100530.137255                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100530.137255                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 177466.436153                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 177466.436153                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 177466.436153                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 177466.436153                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.517437                       # Cycle average of tags in use
system.cpu2.icache.total_refs               982638462                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1900654.665377                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.517437                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055316                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.827752                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10959121                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10959121                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10959121                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10959121                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10959121                       # number of overall hits
system.cpu2.icache.overall_hits::total       10959121                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     37385594                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37385594                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     37385594                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37385594                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     37385594                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37385594                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10959169                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10959169                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10959169                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10959169                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10959169                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10959169                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 778866.541667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 778866.541667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 778866.541667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30486223                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30486223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30486223                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 871034.942857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50154                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166708474                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50410                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3307.051656                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.020625                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.979375                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914143                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085857                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7736187                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7736187                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6545038                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6545038                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16290                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16290                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15065                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15065                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14281225                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14281225                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14281225                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14281225                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       171941                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171941                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5440                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5440                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       177381                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        177381                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       177381                       # number of overall misses
system.cpu2.dcache.overall_misses::total       177381                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  39681033556                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39681033556                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   2179459189                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2179459189                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  41860492745                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41860492745                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  41860492745                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41860492745                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7908128                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7908128                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6550478                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6550478                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15065                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15065                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14458606                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14458606                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14458606                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14458606                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021742                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021742                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000830                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000830                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012268                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012268                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012268                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012268                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 230782.847349                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 230782.847349                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 400635.880331                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 400635.880331                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 235991.976283                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 235991.976283                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 235991.976283                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 235991.976283                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets     14417251                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             76                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 189700.671053                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21334                       # number of writebacks
system.cpu2.dcache.writebacks::total            21334                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       121940                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       121940                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         5287                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5287                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       127227                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       127227                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       127227                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       127227                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50001                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50001                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          153                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50154                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50154                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50154                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50154                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8660744964                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8660744964                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     15249693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     15249693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8675994657                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8675994657                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8675994657                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8675994657                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006323                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006323                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003469                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003469                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003469                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003469                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 173211.435051                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 173211.435051                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 99671.196078                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 99671.196078                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 172987.092894                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 172987.092894                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 172987.092894                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 172987.092894                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.470251                       # Cycle average of tags in use
system.cpu3.icache.total_refs               985022896                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1981937.416499                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.470251                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.066459                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.795625                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11439335                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11439335                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11439335                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11439335                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11439335                       # number of overall hits
system.cpu3.icache.overall_hits::total       11439335                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total           57                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     83251438                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     83251438                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     83251438                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     83251438                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     83251438                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     83251438                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11439392                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11439392                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11439392                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11439392                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11439392                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11439392                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1460551.543860                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1460551.543860                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1460551.543860                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1460551.543860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1460551.543860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1460551.543860                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       243545                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs 81181.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     56772639                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     56772639                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     56772639                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     56772639                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     56772639                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     56772639                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1351729.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1351729.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1351729.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1351729.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1351729.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1351729.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33836                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158672023                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34092                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4654.230406                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.307976                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.692024                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911359                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088641                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9118075                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9118075                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6775505                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6775505                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17970                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17970                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16479                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16479                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15893580                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15893580                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15893580                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15893580                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        87051                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        87051                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1896                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1896                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        88947                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         88947                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        88947                       # number of overall misses
system.cpu3.dcache.overall_misses::total        88947                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11919836052                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11919836052                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    123046874                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    123046874                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  12042882926                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12042882926                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  12042882926                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12042882926                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9205126                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9205126                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6777401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6777401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16479                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16479                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15982527                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15982527                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15982527                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15982527                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009457                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009457                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000280                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000280                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005565                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005565                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005565                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005565                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 136929.340869                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 136929.340869                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64898.140295                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64898.140295                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 135393.919143                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135393.919143                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 135393.919143                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135393.919143                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8799                       # number of writebacks
system.cpu3.dcache.writebacks::total             8799                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        53405                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        53405                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1706                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1706                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55111                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55111                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55111                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55111                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33646                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33646                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          190                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          190                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33836                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33836                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33836                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33836                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4522748663                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4522748663                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     13833600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     13833600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4536582263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4536582263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4536582263                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4536582263                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003655                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003655                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002117                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002117                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134421.585419                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 134421.585419                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72808.421053                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72808.421053                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 134075.607725                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 134075.607725                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 134075.607725                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 134075.607725                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               559.975841                       # Cycle average of tags in use
system.cpu4.icache.total_refs               898912492                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1596647.410302                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.910358                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.065482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055946                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841451                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.897397                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11096645                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11096645                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11096645                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11096645                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11096645                       # number of overall hits
system.cpu4.icache.overall_hits::total       11096645                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           46                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           46                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           46                       # number of overall misses
system.cpu4.icache.overall_misses::total           46                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     38744132                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     38744132                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     38744132                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     38744132                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     38744132                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     38744132                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11096691                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11096691                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11096691                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11096691                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11096691                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11096691                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 842263.739130                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 842263.739130                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 842263.739130                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 842263.739130                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 842263.739130                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 842263.739130                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     31114906                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     31114906                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     31114906                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     31114906                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     31114906                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     31114906                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 864302.944444                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 864302.944444                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 864302.944444                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 864302.944444                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 864302.944444                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 864302.944444                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 50051                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               216888673                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 50307                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4311.302065                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   200.182456                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    55.817544                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.781963                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.218037                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     16319312                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       16319312                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3143409                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3143409                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         7426                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         7426                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7376                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7376                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     19462721                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        19462721                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     19462721                       # number of overall hits
system.cpu4.dcache.overall_hits::total       19462721                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       171981                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       171981                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          329                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          329                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       172310                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        172310                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       172310                       # number of overall misses
system.cpu4.dcache.overall_misses::total       172310                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  39980194847                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  39980194847                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     28359954                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     28359954                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  40008554801                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  40008554801                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  40008554801                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  40008554801                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     16491293                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     16491293                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3143738                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3143738                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         7426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         7426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7376                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7376                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     19635031                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     19635031                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     19635031                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     19635031                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010429                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010429                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000105                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000105                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008776                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008776                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008776                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008776                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 232468.672976                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 232468.672976                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86200.468085                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86200.468085                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 232189.395862                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 232189.395862                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 232189.395862                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 232189.395862                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6394                       # number of writebacks
system.cpu4.dcache.writebacks::total             6394                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       121997                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       121997                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          262                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          262                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       122259                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       122259                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       122259                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       122259                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        49984                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        49984                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           67                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        50051                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        50051                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        50051                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        50051                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   8434482586                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   8434482586                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4373010                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4373010                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   8438855596                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   8438855596                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   8438855596                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   8438855596                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003031                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003031                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002549                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002549                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002549                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002549                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 168743.649688                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 168743.649688                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65268.805970                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65268.805970                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 168605.134683                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 168605.134683                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 168605.134683                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 168605.134683                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               497.210737                       # Cycle average of tags in use
system.cpu5.icache.total_refs               985027690                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1977967.248996                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    42.210737                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.067645                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.796812                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11444129                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11444129                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11444129                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11444129                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11444129                       # number of overall hits
system.cpu5.icache.overall_hits::total       11444129                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     79376919                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     79376919                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     79376919                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     79376919                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     79376919                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     79376919                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11444185                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11444185                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11444185                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11444185                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11444185                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11444185                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1417444.982143                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1417444.982143                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1417444.982143                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1417444.982143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1417444.982143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1417444.982143                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       186475                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       186475                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     57148402                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     57148402                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     57148402                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     57148402                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     57148402                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     57148402                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1329032.604651                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1329032.604651                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1329032.604651                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1329032.604651                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1329032.604651                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1329032.604651                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 33892                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               158686032                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 34148                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4647.008082                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.311064                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.688936                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911371                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088629                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9128425                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9128425                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6779611                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6779611                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        17513                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        17513                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16489                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16489                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15908036                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15908036                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15908036                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15908036                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        87219                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        87219                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         1941                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1941                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        89160                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         89160                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        89160                       # number of overall misses
system.cpu5.dcache.overall_misses::total        89160                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  11809590728                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  11809590728                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    125394618                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    125394618                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  11934985346                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  11934985346                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  11934985346                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  11934985346                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9215644                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9215644                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6781552                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6781552                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        17513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        17513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16489                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16489                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15997196                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15997196                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15997196                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15997196                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009464                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009464                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000286                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000286                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005573                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005573                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005573                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005573                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 135401.583692                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 135401.583692                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 64603.100464                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 64603.100464                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 133860.311193                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 133860.311193                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 133860.311193                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 133860.311193                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    12.750000                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8813                       # number of writebacks
system.cpu5.dcache.writebacks::total             8813                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        53519                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        53519                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1749                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1749                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        55268                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        55268                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        55268                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        55268                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        33700                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        33700                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          192                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        33892                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        33892                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        33892                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        33892                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   4477958716                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4477958716                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     13988760                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     13988760                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4491947476                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4491947476                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4491947476                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4491947476                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003657                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003657                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002119                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002119                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 132877.113234                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 132877.113234                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 72858.125000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72858.125000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 132537.102443                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 132537.102443                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 132537.102443                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 132537.102443                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               528.761079                       # Cycle average of tags in use
system.cpu6.icache.total_refs               986988845                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1862243.103774                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.761079                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062117                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.847374                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     10885330                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       10885330                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     10885330                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        10885330                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     10885330                       # number of overall hits
system.cpu6.icache.overall_hits::total       10885330                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total           58                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     40941266                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     40941266                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     40941266                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     40941266                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     40941266                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     40941266                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     10885388                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     10885388                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     10885388                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     10885388                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     10885388                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     10885388                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 705883.896552                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 705883.896552                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 705883.896552                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 705883.896552                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 705883.896552                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 705883.896552                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           18                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           18                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           18                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32751566                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32751566                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32751566                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32751566                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32751566                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32751566                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 818789.150000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 818789.150000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 818789.150000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 818789.150000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 818789.150000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 818789.150000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 64155                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               175139677                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 64411                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2719.095760                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.306912                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.693088                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915261                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084739                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      7546038                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7546038                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6250126                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6250126                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17307                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17307                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        14581                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        14581                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     13796164                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        13796164                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     13796164                       # number of overall hits
system.cpu6.dcache.overall_hits::total       13796164                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       164235                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       164235                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          737                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          737                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       164972                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        164972                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       164972                       # number of overall misses
system.cpu6.dcache.overall_misses::total       164972                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  38255070451                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  38255070451                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     63116317                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     63116317                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  38318186768                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  38318186768                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  38318186768                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  38318186768                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      7710273                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      7710273                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6250863                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6250863                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        14581                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        14581                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     13961136                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     13961136                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     13961136                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     13961136                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021301                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021301                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000118                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011817                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011817                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011817                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011817                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 232928.854696                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 232928.854696                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85639.507463                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85639.507463                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 232270.850617                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 232270.850617                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 232270.850617                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 232270.850617                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        13678                       # number of writebacks
system.cpu6.dcache.writebacks::total            13678                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       100200                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       100200                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          617                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          617                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       100817                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       100817                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       100817                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       100817                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        64035                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        64035                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          120                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        64155                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        64155                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        64155                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        64155                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  14263020886                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  14263020886                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      7997929                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      7997929                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  14271018815                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  14271018815                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  14271018815                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  14271018815                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008305                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008305                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004595                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004595                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004595                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004595                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 222737.891559                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 222737.891559                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66649.408333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66649.408333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 222445.932741                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 222445.932741                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 222445.932741                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 222445.932741                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               560.294851                       # Cycle average of tags in use
system.cpu7.icache.total_refs               898929515                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1593846.657801                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    35.183870                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.110981                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.056384                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.841524                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.897908                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11113668                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11113668                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11113668                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11113668                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11113668                       # number of overall hits
system.cpu7.icache.overall_hits::total       11113668                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     27005943                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     27005943                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     27005943                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     27005943                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     27005943                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     27005943                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11113717                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11113717                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11113717                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11113717                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11113717                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11113717                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 551141.693878                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 551141.693878                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 551141.693878                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 551141.693878                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 551141.693878                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 551141.693878                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     21672174                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     21672174                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     21672174                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     21672174                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     21672174                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     21672174                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 585734.432432                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 585734.432432                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 585734.432432                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 585734.432432                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 585734.432432                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 585734.432432                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 50030                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               216916073                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 50286                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4313.647397                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   200.181631                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    55.818369                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.781959                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.218041                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     16339818                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16339818                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3150264                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3150264                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         7449                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         7449                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         7392                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         7392                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     19490082                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        19490082                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     19490082                       # number of overall hits
system.cpu7.dcache.overall_hits::total       19490082                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       171960                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       171960                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          313                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          313                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       172273                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        172273                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       172273                       # number of overall misses
system.cpu7.dcache.overall_misses::total       172273                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  39157251752                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  39157251752                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     27111503                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     27111503                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  39184363255                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  39184363255                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  39184363255                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  39184363255                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     16511778                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     16511778                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3150577                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3150577                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         7449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         7449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         7392                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         7392                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     19662355                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     19662355                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     19662355                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     19662355                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010414                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010414                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000099                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008762                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008762                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008762                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008762                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 227711.396557                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 227711.396557                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 86618.220447                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 86618.220447                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 227455.046670                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 227455.046670                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 227455.046670                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 227455.046670                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         6391                       # number of writebacks
system.cpu7.dcache.writebacks::total             6391                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       121994                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       121994                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          248                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       122242                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       122242                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       122242                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       122242                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        49966                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        49966                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           65                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        50031                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        50031                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        50031                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        50031                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   8283146880                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   8283146880                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      4258777                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4258777                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   8287405657                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8287405657                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   8287405657                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8287405657                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002545                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002545                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002545                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002545                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 165775.665052                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 165775.665052                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65519.646154                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65519.646154                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 165645.412984                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 165645.412984                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 165645.412984                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 165645.412984                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
