module sinegen #(
    parameter A_WIDTH = 8,
    D_WIDTH = 8
)(
    input logic     clk,
    input logic     rst,
    input logic     en,
    input logic     [A_WIDTH-1:0] incr,
    output logic    [D_WIDTH-1:0] dout1,
    output logic [D_WIDTH -1:0] dout2,
    input logic [A_WIDTH -1:0] offset //since we use this, it also needs to be defined
) ;

logic [A_WIDTH-1:0] address;

counter addrCounter(
    .clk (clk),
    .rst (rst),
    .en (en),
    .incr (incr),
    .count (address)
);
rom sineRom (
    .clk (clk),
    .addr1(address),
    .dout1(dout1),
    .addr2(address + offset),
    .dout2(dout2)
);
endmodule
