Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : NO
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\clock_DCM.v" into library work
Parsing module <clock_DCM>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\usb_dcm.v" into library work
Parsing module <usb_dcm>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\lvds_pll.v" into library work
Parsing module <lvds_pll>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\iodrp_mcb_controller.v" into library work
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\iodrp_controller.v" into library work
Parsing module <iodrp_controller>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" into library work
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration_top.v" into library work
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" into library work
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_ui_top.v" into library work
Parsing module <mcb_ui_top>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" into library work
Parsing module <memc_wrapper>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\infrastructure.v" into library work
Parsing module <infrastructure>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_write.v" into library work
Parsing module <sd_write>.
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_write.v" Line 247: Redeclaration of ansi port cnt_req is not allowed
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_initial.v" into library work
Parsing module <sd_initial>.
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_initial.v" Line 29: Redeclaration of ansi port rx is not allowed
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" into library work
Parsing module <mig_39_2>.
Parsing module <icon>.
Parsing module <ila>.
Parsing module <vio>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\usb_reset.v" into library work
Parsing module <usb_reset>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\usb_controller.v" into library work
Parsing module <usb_controller>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\SPI_BUS.v" into library work
Parsing module <SPI_BUS>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" into library work
Parsing module <sd_test>.
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 35: Redeclaration of ansi port SD_dataout is not allowed
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 49: Redeclaration of ansi port init_o is not allowed
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 206: Redeclaration of ansi port write_frame_done is not allowed
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 356: Redeclaration of ansi port request_data is not allowed
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\pulse_transfer.v" into library work
Parsing module <pulse_transfer>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\LVDS_IDDR.vf" into library work
Parsing module <LVDS_IDDR>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\LED_Working.v" into library work
Parsing module <LED_Working>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\parameter_fd_fifo.v" into library work
Parsing module <parameter_fd_fifo>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\cmos_configuration_ram.v" into library work
Parsing module <cmos_configuration_ram>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\cmos_command_fifo.v" into library work
Parsing module <cmos_command_fifo>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\image_interface.v" into library work
Parsing module <image_interface>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\generate_request.v" into library work
Parsing module <generate_request>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\FPGA_Command_Decoder.v" into library work
Parsing module <FPGA_Command_Decoder>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" into library work
Parsing module <ddr_rw>.
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 73: Redeclaration of ansi port c3_calib_done is not allowed
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 76: Redeclaration of ansi port c3_clk0 is not allowed
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 82: Redeclaration of ansi port c3_p0_cmd_full is not allowed
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 87: Redeclaration of ansi port c3_p0_wr_full is not allowed
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 90: Redeclaration of ansi port c3_p0_wr_underrun is not allowed
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 107: Redeclaration of ansi port c3_p1_cmd_full is not allowed
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 121: Redeclaration of ansi port c3_p1_rd_empty is not allowed
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 123: Redeclaration of ansi port c3_p1_rd_overflow is not allowed
WARNING:HDLCompiler:751 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 249: Redeclaration of ansi port first is not allowed
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 141. parameter declaration becomes local in ddr_rw with formal parameter declaration list
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 142. parameter declaration becomes local in ddr_rw with formal parameter declaration list
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 143. parameter declaration becomes local in ddr_rw with formal parameter declaration list
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 144. parameter declaration becomes local in ddr_rw with formal parameter declaration list
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 145. parameter declaration becomes local in ddr_rw with formal parameter declaration list
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 146. parameter declaration becomes local in ddr_rw with formal parameter declaration list
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 150. parameter declaration becomes local in ddr_rw with formal parameter declaration list
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 151. parameter declaration becomes local in ddr_rw with formal parameter declaration list
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 152. parameter declaration becomes local in ddr_rw with formal parameter declaration list
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 153. parameter declaration becomes local in ddr_rw with formal parameter declaration list
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 154. parameter declaration becomes local in ddr_rw with formal parameter declaration list
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 155. parameter declaration becomes local in ddr_rw with formal parameter declaration list
INFO:HDLCompiler:693 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 156. parameter declaration becomes local in ddr_rw with formal parameter declaration list
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\coms_controller.v" into library work
Parsing module <coms_controller>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\command_decoder.v" into library work
Parsing module <command_decoder>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\CMOS_RESET.v" into library work
Parsing module <CMOS_RESET>.
Analyzing Verilog file "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" into library work
Parsing module <SR4RE_HXILINX_main>.
Parsing module <LVDS_IDDR_MUSER_main>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <usb_controller>.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\usb_controller.v" Line 135: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\usb_controller.v" Line 149: Assignment to USB_FlagB_EP6_PF ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\usb_controller.v" Line 167: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\usb_controller.v" Line 331: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 452: Assignment to select_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 454: Assignment to usb_image_addr ignored, since the identifier is never used

Elaborating module <LED_Working>.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\LED_Working.v" Line 38: Result of 25-bit expression is truncated to fit in 24-bit target.

Elaborating module <CMOS_RESET>.

Elaborating module <usb_dcm>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.833,CLKOUT_PHASE_SHIFT="FIXED",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=18,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\usb_dcm.v" Line 125: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\usb_dcm.v" Line 126: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <SPI_BUS>.

Elaborating module <command_decoder>.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\command_decoder.v" Line 193: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <cmos_command_fifo>.
WARNING:HDLCompiler:1499 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\cmos_command_fifo.v" Line 39: Empty module <cmos_command_fifo> remains a black box.

Elaborating module <pulse_transfer>.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\pulse_transfer.v" Line 46: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <clock_DCM>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=16,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=128,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=10,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=4,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=16,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=40.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\clock_DCM.v" Line 128: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\clock_DCM.v" Line 129: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <AND2B1>.

Elaborating module <parameter_fd_fifo>.
WARNING:HDLCompiler:1499 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\parameter_fd_fifo.v" Line 39: Empty module <parameter_fd_fifo> remains a black box.

Elaborating module <OR2>.

Elaborating module <image_interface>.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\image_interface.v" Line 78: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\image_interface.v" Line 99: Assignment to flag_3_buf5 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\image_interface.v" Line 232: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\image_interface.v" Line 381: Assignment to channel_data_1_buf2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\image_interface.v" Line 394: Assignment to latch_counter_5_buf2 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\image_interface.v" Line 410: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\image_interface.v" Line 440: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <BUF>.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 549: Assignment to XLXN_912 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 551: Assignment to XLXN_912 ignored, since the identifier is never used

Elaborating module <IBUFDS(DIFF_TERM="TRUE")>.

Elaborating module <LVDS_IDDR_MUSER_main>.

Elaborating module <IDDR2(INIT_Q0=1'b0,INIT_Q1=1'b0,SRTYPE="SYNC",DDR_ALIGNMENT="NONE")>.

Elaborating module <GND>.

Elaborating module <VCC>.

Elaborating module <IODELAY2(IDELAY_TYPE="FIXED",DELAY_SRC="IDATAIN",IDELAY_VALUE=10,DATA_RATE="DDR",COUNTER_WRAPAROUND="WRAPAROUND",IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,SERDES_MODE="NONE",SIM_TAPDELAY_VALUE=75)>.

Elaborating module <IBUFGDS(DIFF_TERM="TRUE")>.

Elaborating module <usb_reset>.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\usb_reset.v" Line 44: Result of 14-bit expression is truncated to fit in 13-bit target.

Elaborating module <cmos_configuration_ram>.
WARNING:HDLCompiler:1499 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\cmos_configuration_ram.v" Line 39: Empty module <cmos_configuration_ram> remains a black box.

Elaborating module <lvds_pll>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=2,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=2,CLKOUT0_PHASE=-90.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=2,CLKOUT1_PHASE=90.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=5.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\lvds_pll.v" Line 117: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\lvds_pll.v" Line 118: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\lvds_pll.v" Line 119: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\lvds_pll.v" Line 120: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\lvds_pll.v" Line 121: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <coms_controller>.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\coms_controller.v" Line 301: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\coms_controller.v" Line 423: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\coms_controller.v" Line 459: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\coms_controller.v" Line 477: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\coms_controller.v" Line 496: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\coms_controller.v" Line 539: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\coms_controller.v" Line 372: Assignment to parameter_finish_flag ignored, since the identifier is never used

Elaborating module <AND4>.
WARNING:HDLCompiler:1016 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 698: Port PSDONE is not connected to this instance

Elaborating module <sd_test>.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 249: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 253: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 326: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 331: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 383: Assignment to data_transfer ignored, since the identifier is never used

Elaborating module <sd_initial>.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 466: Assignment to rx ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 468: Assignment to rx_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 469: Assignment to initial_state ignored, since the identifier is never used

Elaborating module <sd_write>.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_write.v" Line 257: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 494: Assignment to cnt_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 495: Assignment to cnt_req ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 497: Assignment to data_transfer_r ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 498: Size mismatch in connection of port <cnta>. Formal port size is 3-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 499: Assignment to rx_data ignored, since the identifier is never used

Elaborating module <DCM_SP(CLKDV_DIVIDE=2,CLKFX_DIVIDE=2,CLKFX_MULTIPLY=2,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DSS_MODE="NONE",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 718: Assignment to CLK180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 719: Assignment to CLK270 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 720: Assignment to CLK2X ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 721: Assignment to CLK2X180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 722: Assignment to CLK90 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 723: Assignment to CLKDV ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 725: Assignment to CLKFX180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" Line 726: Assignment to LOCKED ignored, since the identifier is never used

Elaborating module <FPGA_Command_Decoder>.

Elaborating module <ddr_rw>.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 232: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 400: Result of 31-bit expression is truncated to fit in 30-bit target.

Elaborating module <mig_39_2(C3_P0_MASK_SIZE=8,C3_P0_DATA_PORT_SIZE=64,C3_P1_MASK_SIZE=8,C3_P1_DATA_PORT_SIZE=64,DEBUG_EN=0,C3_MEMCLK_PERIOD=3200,C3_CALIB_SOFT_IP="TRUE",C3_SIMULATION="FALSE",C3_RST_ACT_LOW=1,C3_INPUT_CLK_TYPE="SINGLE_ENDED",C3_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C3_NUM_DQ_PINS=16,C3_MEM_ADDR_WIDTH=13,C3_MEM_BANKADDR_WIDTH=3)>.

Elaborating module <infrastructure(C_INCLK_PERIOD=32'sb0100111000100000,C_RST_ACT_LOW=1,C_INPUT_CLK_TYPE="SINGLE_ENDED",C_CLKOUT0_DIVIDE=1,C_CLKOUT1_DIVIDE=1,C_CLKOUT2_DIVIDE=8,C_CLKOUT3_DIVIDE=8,C_CLKFBOUT_MULT=25,C_DIVCLK_DIVIDE=2)>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKIN1_PERIOD=20.0,CLKIN2_PERIOD=20.0,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=1,CLKOUT2_DIVIDE=8,CLKOUT3_DIVIDE=8,CLKOUT4_DIVIDE=25,CLKOUT5_DIVIDE=25,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=180.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,SIM_DEVICE="SPARTAN6",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=2,CLKFBOUT_MULT=25,CLKFBOUT_PHASE=0.0,REF_JITTER=0.005)>.

Elaborating module <BUFGCE>.

Elaborating module <BUFPLL_MCB>.

Elaborating module
<memc_wrapper(C_MEMCLK_PERIOD=3200,C_CALIB_SOFT_IP="TRUE",C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b01,C_ARB_TIME_SLOT_1=18'b01000,C_ARB_TIME_SLOT_2=18'b01,C_ARB_TIME_SLOT_3=18'b01000,C_ARB_TIME_SLOT_4=18'b01,C_ARB_TIME_SLOT_5=18'b01000,C_ARB_TIME_SLOT_6=18'b01,C_ARB_TIME_SLOT_7=18'b01000,C_ARB_TIME_SLOT_8=18'b01,C_ARB_TIME_SLOT_9=18'b01000,C_ARB_TIME_SLOT_10=18'b01,C_ARB_TIME_SLOT_11=18'b01000,C_ARB_ALGORITHM=0,C_PORT_ENABLE=6'b011,C_PORT_CONFIG="B64_B64",C_MEM_TRAS=37500,C_MEM_TRCD=13125,C_MEM_TREFI=7800000,C_MEM_TRFC=160000,C_MEM_TRP=13125,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="2Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_CAS_LATENCY=6,C_MEM_DDR3_ODS="DIV6",C_MEM_DDR3_RTT="DIV4",C_MEM_DDR3_CAS_WR_LATE
NCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_MOBILE_PA_SR="FULL",C_MEM_MDDR_ODS="FULL",C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_P0_MASK_SIZE=8,C_P0_DATA_PORT_SIZE=64,C_P1_MASK_SIZE=8,C_P1_DATA_PORT_SIZE=64)>.

Elaborating module
<mcb_ui_top(C_MEMCLK_PERIOD=3200,C_PORT_ENABLE=6'b011,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_ARB_ALGORITHM=0,C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b01,C_ARB_TIME_SLOT_1=18'b01000,C_ARB_TIME_SLOT_2=18'b01,C_ARB_TIME_SLOT_3=18'b01000,C_ARB_TIME_SLOT_4=18'b01,C_ARB_TIME_SLOT_5=18'b01000,C_ARB_TIME_SLOT_6=18'b01,C_ARB_TIME_SLOT_7=18'b01000,C_ARB_TIME_SLOT_8=18'b01,C_ARB_TIME_SLOT_9=18'b01000,C_ARB_TIME_SLOT_10=18'b01,C_ARB_TIME_SLOT_11=18'b01000,C_PORT_CONFIG="B64_B64",C_MEM_TRAS=37500,C_MEM_TRCD=13125,C_MEM_TREFI=7800000,C_MEM_TRFC=160000,C_MEM_TRP=13125,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="2Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR3_RTT="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_
DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=10'b1000010000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_MC_CALIBRATION_CA=12'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SIMULATION="FALSE",C_P0_MASK_SIZE=8,C_P0_DATA_PORT_SIZE=64,C_P1_MASK_SIZE=8,C_P1_DATA_PORT_SIZE=64,C_MCB_USE_EXTERNAL_BUFPLL=1)>.

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=3200,C_PORT_ENABLE=6'b011,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_USR_INTERFACE_MODE="NATIVE",C_ARB_NUM_TIME_SLOTS=32'sb01100,C_ARB_TIME_SLOT_0=18'b111111111111010000,C_ARB_TIME_SLOT_1=18'b111111111111000010,C_ARB_TIME_SLOT_2=18'b111111111111010000,C_ARB_TIME_SLOT_3=18'b111111111111000010,C_ARB_TIME_SLOT_4=18'b111111111111010000,C_ARB_TIME_SLOT_5=18'b111111111111000010,C_ARB_TIME_SLOT_6=18'b111111111111010000,C_ARB_TIME_SLOT_7=18'b111111111111000010,C_ARB_TIME_SLOT_8=18'b111111111111010000,C_ARB_TIME_SLOT_9=18'b111111111111000010,C_ARB_TIME_SLOT_10=18'b111111111111010000,C_ARB_TIME_SLOT_11=18'b111111111111000010,C_PORT_CONFIG="B64_B64",C_MEM_TRAS=37500,C_MEM_TRCD=13125,C_MEM_TREFI=7800000,C_MEM_TRFC=160000,C_MEM_TRP=13125,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="2Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM
_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR3_RTT="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CA=12'b0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_P0_
MASK_SIZE=8,C_P0_DATA_PORT_SIZE=64,C_P1_MASK_SIZE=8,C_P1_DATA_PORT_SIZE=64)>.
WARNING:HDLCompiler:872 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 688: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B64_B64",MEM_WIDTH=16,MEM_TYPE="DDR3",MEM_BURST_LEN=8,MEM_ADDR_ORDER="ROW_BANK_COLUMN",MEM_CAS_LATENCY=6,MEM_DDR3_CAS_LATENCY=6,MEM_DDR2_WRT_RECOVERY=5,MEM_DDR3_WRT_RECOVERY=32'sb0101,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="150OHMS",MEM_DDR3_RTT="DIV4",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=13,MEM_BA_SIZE=3,MEM_CA_SIZE=10,MEM_RAS_VAL=32'sb01100,MEM_RCD_VAL=32'sb0101,MEM_REFI_VAL=32'sb0100101101101,MEM_RFC_VAL=32'sb0110010,MEM_RP_VAL=32'sb0101,MEM_WR_VAL=32'sb0101,MEM_RTP_VAL=4,MEM_WTR_VAL=4,CAL_BYPASS="NO",CAL_RA=16'b0,CAL_BA=3'b0,CAL_CA=12'b0,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=32'sb01100,ARB_TIME_SLOT_0=18'b111111111111010000,ARB_TIME_SLOT_1=18'b111111111111000010,ARB_TIME_SLOT_2=18'b111111111111010000,ARB_TIME_SLO
T_3=18'b111111111111000010,ARB_TIME_SLOT_4=18'b111111111111010000,ARB_TIME_SLOT_5=18'b111111111111000010,ARB_TIME_SLOT_6=18'b111111111111010000,ARB_TIME_SLOT_7=18'b111111111111000010,ARB_TIME_SLOT_8=18'b111111111111010000,ARB_TIME_SLOT_9=18'b111111111111000010,ARB_TIME_SLOT_10=18'b111111111111010000,ARB_TIME_SLOT_11=18'b111111111111000010)>.

Elaborating module <mcb_soft_calibration_top(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR3")>.

Elaborating module <mcb_soft_calibration(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR3")>.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 416: Assignment to Half_MV_DU ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 418: Assignment to Half_MV_DD ignored, since the identifier is never used

Elaborating module <iodrp_controller>.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\iodrp_controller.v" Line 186: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <iodrp_mcb_controller>.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\iodrp_mcb_controller.v" Line 301: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\iodrp_mcb_controller.v" Line 312: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 451: Assignment to MCB_READ_DATA ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 601: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 723: Assignment to State_Start_DynCal_R1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 749: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 780: Assignment to MCB_UODATAVALID_U ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 942: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 946: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 992: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 996: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 997: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 998: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 999: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 1000: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 1001: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" Line 826: Assignment to IODRPCTRLR_USE_BKST ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration_top.v" Line 219: Assignment to Max_Value ignored, since the identifier is never used

Elaborating module <IOBUF>.

Elaborating module <IODRP2>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=15)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUFDS>.

Elaborating module <PULLDOWN>.

Elaborating module <PULLUP>.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 865: Net <mig_p1_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 866: Net <mig_p1_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 867: Net <mig_p1_cmd_ra[14]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 868: Net <mig_p1_cmd_ba[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 869: Net <mig_p1_cmd_ca[11]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 871: Net <mig_p1_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 872: Net <mig_p1_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 896: Net <mig_p3_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 945: Net <mig_p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 947: Net <mig_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 953: Net <mig_p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v" Line 955: Net <mig_p4_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 789: Assignment to sysclk_2x_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 790: Assignment to sysclk_2x_180_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 791: Assignment to pll_ce_0_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 792: Assignment to pll_ce_90_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 793: Assignment to pll_lock_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 986: Assignment to uo_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 987: Assignment to uo_data_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 989: Assignment to uo_cmd_ready_in ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 990: Assignment to uo_refrsh_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 991: Assignment to uo_cal_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 992: Assignment to uo_sdo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 993: Assignment to status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1010: Assignment to s0_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1015: Assignment to s0_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1016: Assignment to s0_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1017: Assignment to s0_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1018: Assignment to s0_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1030: Assignment to s0_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1031: Assignment to s0_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1032: Assignment to s0_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1033: Assignment to s0_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1034: Assignment to s0_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1035: Assignment to s0_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1050: Assignment to s1_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1055: Assignment to s1_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1056: Assignment to s1_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1057: Assignment to s1_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1058: Assignment to s1_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1070: Assignment to s1_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1071: Assignment to s1_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1072: Assignment to s1_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1073: Assignment to s1_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1074: Assignment to s1_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1075: Assignment to s1_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1090: Assignment to s2_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1095: Assignment to s2_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1096: Assignment to s2_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1097: Assignment to s2_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1098: Assignment to s2_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1110: Assignment to s2_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1111: Assignment to s2_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1112: Assignment to s2_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1113: Assignment to s2_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1114: Assignment to s2_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1115: Assignment to s2_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1130: Assignment to s3_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1135: Assignment to s3_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1136: Assignment to s3_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1137: Assignment to s3_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1138: Assignment to s3_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1150: Assignment to s3_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1151: Assignment to s3_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1152: Assignment to s3_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1153: Assignment to s3_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1154: Assignment to s3_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1155: Assignment to s3_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1170: Assignment to s4_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1175: Assignment to s4_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1176: Assignment to s4_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1177: Assignment to s4_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1178: Assignment to s4_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1190: Assignment to s4_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1191: Assignment to s4_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1192: Assignment to s4_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1193: Assignment to s4_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1194: Assignment to s4_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1195: Assignment to s4_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1210: Assignment to s5_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1215: Assignment to s5_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1216: Assignment to s5_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1217: Assignment to s5_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1218: Assignment to s5_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1230: Assignment to s5_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1231: Assignment to s5_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1232: Assignment to s5_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1233: Assignment to s5_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1234: Assignment to s5_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 1235: Assignment to s5_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 437: Net <s0_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 438: Net <s0_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 439: Net <s0_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 440: Net <s0_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 441: Net <s0_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 442: Net <s0_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 443: Net <s0_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 444: Net <s0_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 445: Net <s0_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 446: Net <s0_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 447: Net <s0_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 448: Net <s0_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 450: Net <s0_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 451: Net <s0_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 452: Net <s0_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 453: Net <s0_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 458: Net <s0_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 459: Net <s0_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 460: Net <s0_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 461: Net <s0_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 462: Net <s0_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 463: Net <s0_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 464: Net <s0_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 465: Net <s0_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 466: Net <s0_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 467: Net <s0_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 468: Net <s0_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 475: Net <s0_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 477: Net <s1_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 478: Net <s1_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 479: Net <s1_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 480: Net <s1_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 481: Net <s1_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 482: Net <s1_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 483: Net <s1_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 484: Net <s1_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 485: Net <s1_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 486: Net <s1_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 487: Net <s1_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 488: Net <s1_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 490: Net <s1_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 491: Net <s1_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 492: Net <s1_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 493: Net <s1_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 498: Net <s1_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 499: Net <s1_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 500: Net <s1_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 501: Net <s1_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 502: Net <s1_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 503: Net <s1_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 504: Net <s1_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 505: Net <s1_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 506: Net <s1_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 507: Net <s1_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 508: Net <s1_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 515: Net <s1_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 517: Net <s2_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 518: Net <s2_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 519: Net <s2_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 520: Net <s2_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 521: Net <s2_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 522: Net <s2_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 523: Net <s2_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 524: Net <s2_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 525: Net <s2_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 526: Net <s2_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 527: Net <s2_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 528: Net <s2_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 530: Net <s2_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 531: Net <s2_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 532: Net <s2_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 533: Net <s2_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 538: Net <s2_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 539: Net <s2_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 540: Net <s2_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 541: Net <s2_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 542: Net <s2_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 543: Net <s2_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 544: Net <s2_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 545: Net <s2_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 546: Net <s2_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 547: Net <s2_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 548: Net <s2_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 555: Net <s2_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 557: Net <s3_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 558: Net <s3_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 559: Net <s3_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 560: Net <s3_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 561: Net <s3_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 562: Net <s3_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 563: Net <s3_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 564: Net <s3_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 565: Net <s3_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 566: Net <s3_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 567: Net <s3_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 568: Net <s3_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 570: Net <s3_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 571: Net <s3_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 572: Net <s3_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 573: Net <s3_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 578: Net <s3_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 579: Net <s3_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 580: Net <s3_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 581: Net <s3_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 582: Net <s3_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 583: Net <s3_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 584: Net <s3_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 585: Net <s3_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 586: Net <s3_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 587: Net <s3_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 588: Net <s3_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 595: Net <s3_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 597: Net <s4_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 598: Net <s4_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 599: Net <s4_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 600: Net <s4_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 601: Net <s4_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 602: Net <s4_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 603: Net <s4_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 604: Net <s4_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 605: Net <s4_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 606: Net <s4_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 607: Net <s4_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 608: Net <s4_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 610: Net <s4_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 611: Net <s4_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 612: Net <s4_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 613: Net <s4_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 618: Net <s4_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 619: Net <s4_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 620: Net <s4_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 621: Net <s4_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 622: Net <s4_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 623: Net <s4_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 624: Net <s4_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 625: Net <s4_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 626: Net <s4_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 627: Net <s4_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 628: Net <s4_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 635: Net <s4_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 637: Net <s5_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 638: Net <s5_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 639: Net <s5_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 640: Net <s5_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 641: Net <s5_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 642: Net <s5_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 643: Net <s5_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 644: Net <s5_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 645: Net <s5_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 646: Net <s5_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 647: Net <s5_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 648: Net <s5_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 650: Net <s5_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 651: Net <s5_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 652: Net <s5_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 653: Net <s5_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 658: Net <s5_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 659: Net <s5_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 660: Net <s5_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 661: Net <s5_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 662: Net <s5_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 663: Net <s5_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 664: Net <s5_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 665: Net <s5_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 666: Net <s5_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 667: Net <s5_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 668: Net <s5_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" Line 675: Net <s5_axi_rready> does not have a driver.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 647: Assignment to c3_p2_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 648: Assignment to c3_p2_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 655: Assignment to c3_p2_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 656: Assignment to c3_p2_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 657: Assignment to c3_p2_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 658: Assignment to c3_p2_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 659: Assignment to c3_p2_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 664: Assignment to c3_p2_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 665: Assignment to c3_p2_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 666: Assignment to c3_p2_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 667: Assignment to c3_p2_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 668: Assignment to c3_p2_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 669: Assignment to c3_p2_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 678: Assignment to c3_p3_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 679: Assignment to c3_p3_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 686: Assignment to c3_p3_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 687: Assignment to c3_p3_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 688: Assignment to c3_p3_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 689: Assignment to c3_p3_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 690: Assignment to c3_p3_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 695: Assignment to c3_p3_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 696: Assignment to c3_p3_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 697: Assignment to c3_p3_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 698: Assignment to c3_p3_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 699: Assignment to c3_p3_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 700: Assignment to c3_p3_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 709: Assignment to c3_p4_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 710: Assignment to c3_p4_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 717: Assignment to c3_p4_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 718: Assignment to c3_p4_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 719: Assignment to c3_p4_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 720: Assignment to c3_p4_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 721: Assignment to c3_p4_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 726: Assignment to c3_p4_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 727: Assignment to c3_p4_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 728: Assignment to c3_p4_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 729: Assignment to c3_p4_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 730: Assignment to c3_p4_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 731: Assignment to c3_p4_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 740: Assignment to c3_p5_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 741: Assignment to c3_p5_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 748: Assignment to c3_p5_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 749: Assignment to c3_p5_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 750: Assignment to c3_p5_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 751: Assignment to c3_p5_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 752: Assignment to c3_p5_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 757: Assignment to c3_p5_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 758: Assignment to c3_p5_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 759: Assignment to c3_p5_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 760: Assignment to c3_p5_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 761: Assignment to c3_p5_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 762: Assignment to c3_p5_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 765: Assignment to c3_selfrefresh_mode ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 297: Net <c3_p2_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 298: Net <c3_p2_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 299: Net <c3_p2_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 300: Net <c3_p2_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 301: Net <c3_p2_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 304: Net <c3_p2_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 305: Net <c3_p2_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 306: Net <c3_p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 307: Net <c3_p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 313: Net <c3_p2_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 314: Net <c3_p2_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 321: Net <c3_p3_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 322: Net <c3_p3_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 323: Net <c3_p3_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 324: Net <c3_p3_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 325: Net <c3_p3_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 328: Net <c3_p3_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 329: Net <c3_p3_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 330: Net <c3_p3_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 331: Net <c3_p3_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 337: Net <c3_p3_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 338: Net <c3_p3_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 345: Net <c3_p4_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 346: Net <c3_p4_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 347: Net <c3_p4_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 348: Net <c3_p4_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 349: Net <c3_p4_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 352: Net <c3_p4_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 353: Net <c3_p4_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 354: Net <c3_p4_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 355: Net <c3_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 361: Net <c3_p4_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 362: Net <c3_p4_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 369: Net <c3_p5_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 370: Net <c3_p5_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 371: Net <c3_p5_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 372: Net <c3_p5_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 373: Net <c3_p5_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 376: Net <c3_p5_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 377: Net <c3_p5_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 378: Net <c3_p5_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 379: Net <c3_p5_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 385: Net <c3_p5_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" Line 386: Net <c3_p5_rd_en> does not have a driver.
WARNING:HDLCompiler:189 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 435: Size mismatch in connection of port <mcb3_dram_a>. Formal port size is 13-bit while actual signal size is 14-bit.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 467: Assignment to c3_p0_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 476: Assignment to c3_p0_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 477: Assignment to c3_p0_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 479: Assignment to c3_p0_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 484: Assignment to c3_p0_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 485: Assignment to c3_p0_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 486: Assignment to c3_p0_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 487: Assignment to c3_p0_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 488: Assignment to c3_p0_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 489: Assignment to c3_p0_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 498: Assignment to c3_p1_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 506: Assignment to c3_p1_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 507: Assignment to c3_p1_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 508: Assignment to c3_p1_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 509: Assignment to c3_p1_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 510: Assignment to c3_p1_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 516: Assignment to c3_p1_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 518: Assignment to c3_p1_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 520: Assignment to c3_p1_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 93: Net <c3_p0_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 109: Net <c3_p1_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 110: Net <c3_p1_wr_mask[7]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" Line 111: Net <c3_p1_wr_data[63]> does not have a driver.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 668: Assignment to c3_p1_rd_empty ignored, since the identifier is never used

Elaborating module <FDE(INIT=1'b0)>.

Elaborating module <INV>.

Elaborating module <SR4RE_HXILINX_main>.

Elaborating module <generate_request>.
WARNING:HDLCompiler:1127 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 748: Assignment to request_flag ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 341: Net <black_line_output> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 344: Net <channel_data_1[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 345: Net <channel_data_2[1]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 346: Net <channel_data_3[1]> does not have a driver.
WARNING:HDLCompiler:552 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 436: Input port send_out is not connected on this instance
WARNING:HDLCompiler:552 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 492: Input port rst is not connected on this instance
WARNING:HDLCompiler:552 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 520: Input port rst is not connected on this instance
WARNING:HDLCompiler:552 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 532: Input port monitor[1] is not connected on this instance
WARNING:HDLCompiler:552 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" Line 566: Input port LVDS_Channel1 is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf".
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_341>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_341>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_341>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_342>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_342>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_342>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_356>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_356>.
    Set property "HU_SET = XLXI_599_0" for instance <XLXI_599>.
    Set property "HU_SET = XLXI_609_1" for instance <XLXI_609>.
WARNING:Xst:2898 - Port 'send_out', unconnected in block instance 'XLXI_30', is tied to GND.
WARNING:Xst:2898 - Port 'monitor', unconnected in block instance 'XLXI_193', is tied to GND.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 436: Output port <usb_image_addr> of the instance <XLXI_30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 436: Output port <select_flag> of the instance <XLXI_30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 492: Output port <full> of the instance <XLXI_112> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 520: Output port <full> of the instance <XLXI_127> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 566: Output port <Channel_1_N> of the instance <XLXI_348> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 566: Output port <Channel_1_P> of the instance <XLXI_348> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 566: Output port <Channel_2_N> of the instance <XLXI_348> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 566: Output port <Channel_2_P> of the instance <XLXI_348> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 566: Output port <Channel_3_N> of the instance <XLXI_348> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 566: Output port <Channel_3_P> of the instance <XLXI_348> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 651: Output port <camera_clk> of the instance <XLXI_596> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 651: Output port <c3_clk0> of the instance <XLXI_596> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 651: Output port <c3_p0_wr_underrun> of the instance <XLXI_596> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 651: Output port <c3_p0_wr_full> of the instance <XLXI_596> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 651: Output port <c3_p0_cmd_full> of the instance <XLXI_596> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 651: Output port <c3_p1_rd_overflow> of the instance <XLXI_596> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 651: Output port <c3_p1_rd_empty> of the instance <XLXI_596> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 651: Output port <c3_p1_cmd_full> of the instance <XLXI_596> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 651: Output port <c3_rst0> of the instance <XLXI_596> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 700: Output port <Q0> of the instance <XLXI_599> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 700: Output port <Q1> of the instance <XLXI_599> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 700: Output port <Q2> of the instance <XLXI_599> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 727: Output port <Q0> of the instance <XLXI_609> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 727: Output port <Q1> of the instance <XLXI_609> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 727: Output port <Q2> of the instance <XLXI_609> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 737: Output port <write_start> of the instance <XLXI_613> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf" line 737: Output port <request_flag> of the instance <XLXI_613> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <channel_data_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <channel_data_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <channel_data_3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <black_line_output> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <usb_controller>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\usb_controller.v".
        power_up = 6'b000000
        usb_EP6 = 6'b000001
        usb_send_sc = 6'b000010
        usb_send_paramter = 6'b000100
        usb_send_image_data = 6'b001000
        usb_EP2 = 6'b010000
        usb_receive_data = 6'b100000
        usb_addr_delay = 6'b100001
        usb_addr_delay1 = 6'b100010
        usb_write = 3'b101
        usb_read = 3'b010
        usb_enable = 3'b011
        usb_nop = 3'b111
WARNING:Xst:647 - Input <USB_FlagB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <USB_FlagD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <send_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'PKTEND', unconnected in block 'usb_controller', is tied to its initial value (1).
    Found 1-bit register for signal <frame_flag>.
    Found 2-bit register for signal <counter_4>.
    Found 1-bit register for signal <fifo_image_en_wire>.
    Found 1-bit register for signal <image_data_buf<63>>.
    Found 1-bit register for signal <image_data_buf<62>>.
    Found 1-bit register for signal <image_data_buf<61>>.
    Found 1-bit register for signal <image_data_buf<60>>.
    Found 1-bit register for signal <image_data_buf<59>>.
    Found 1-bit register for signal <image_data_buf<58>>.
    Found 1-bit register for signal <image_data_buf<57>>.
    Found 1-bit register for signal <image_data_buf<56>>.
    Found 1-bit register for signal <image_data_buf<55>>.
    Found 1-bit register for signal <image_data_buf<54>>.
    Found 1-bit register for signal <image_data_buf<53>>.
    Found 1-bit register for signal <image_data_buf<52>>.
    Found 1-bit register for signal <image_data_buf<51>>.
    Found 1-bit register for signal <image_data_buf<50>>.
    Found 1-bit register for signal <image_data_buf<49>>.
    Found 1-bit register for signal <image_data_buf<48>>.
    Found 1-bit register for signal <image_data_buf<47>>.
    Found 1-bit register for signal <image_data_buf<46>>.
    Found 1-bit register for signal <image_data_buf<45>>.
    Found 1-bit register for signal <image_data_buf<44>>.
    Found 1-bit register for signal <image_data_buf<43>>.
    Found 1-bit register for signal <image_data_buf<42>>.
    Found 1-bit register for signal <image_data_buf<41>>.
    Found 1-bit register for signal <image_data_buf<40>>.
    Found 1-bit register for signal <image_data_buf<39>>.
    Found 1-bit register for signal <image_data_buf<38>>.
    Found 1-bit register for signal <image_data_buf<37>>.
    Found 1-bit register for signal <image_data_buf<36>>.
    Found 1-bit register for signal <image_data_buf<35>>.
    Found 1-bit register for signal <image_data_buf<34>>.
    Found 1-bit register for signal <image_data_buf<33>>.
    Found 1-bit register for signal <image_data_buf<32>>.
    Found 1-bit register for signal <image_data_buf<31>>.
    Found 1-bit register for signal <image_data_buf<30>>.
    Found 1-bit register for signal <image_data_buf<29>>.
    Found 1-bit register for signal <image_data_buf<28>>.
    Found 1-bit register for signal <image_data_buf<27>>.
    Found 1-bit register for signal <image_data_buf<26>>.
    Found 1-bit register for signal <image_data_buf<25>>.
    Found 1-bit register for signal <image_data_buf<24>>.
    Found 1-bit register for signal <image_data_buf<23>>.
    Found 1-bit register for signal <image_data_buf<22>>.
    Found 1-bit register for signal <image_data_buf<21>>.
    Found 1-bit register for signal <image_data_buf<20>>.
    Found 1-bit register for signal <image_data_buf<19>>.
    Found 1-bit register for signal <image_data_buf<18>>.
    Found 1-bit register for signal <image_data_buf<17>>.
    Found 1-bit register for signal <image_data_buf<16>>.
    Found 1-bit register for signal <image_data_buf<15>>.
    Found 1-bit register for signal <image_data_buf<14>>.
    Found 1-bit register for signal <image_data_buf<13>>.
    Found 1-bit register for signal <image_data_buf<12>>.
    Found 1-bit register for signal <image_data_buf<11>>.
    Found 1-bit register for signal <image_data_buf<10>>.
    Found 1-bit register for signal <image_data_buf<9>>.
    Found 1-bit register for signal <image_data_buf<8>>.
    Found 1-bit register for signal <image_data_buf<7>>.
    Found 1-bit register for signal <image_data_buf<6>>.
    Found 1-bit register for signal <image_data_buf<5>>.
    Found 1-bit register for signal <image_data_buf<4>>.
    Found 1-bit register for signal <image_data_buf<3>>.
    Found 1-bit register for signal <image_data_buf<2>>.
    Found 1-bit register for signal <image_data_buf<1>>.
    Found 1-bit register for signal <image_data_buf<0>>.
    Found 1-bit register for signal <USB_FlagA_EP6_EF>.
    Found 1-bit register for signal <USB_FlagC_EP2_EF>.
    Found 16-bit register for signal <USB_Data_in_buf>.
    Found 16-bit register for signal <USB_Data_out_buf>.
    Found 1-bit register for signal <receive_data_en>.
    Found 1-bit register for signal <USB_SLWR_Buf1>.
    Found 1-bit register for signal <USB_SLWR>.
    Found 10-bit register for signal <counter>.
    Found 1-bit register for signal <fifo_parameter_en_flag>.
    Found 1-bit register for signal <fifo_parameter_en>.
    Found 1-bit register for signal <receive_data_en_buf>.
    Found 1-bit register for signal <fifo_image_en_flag>.
    Found 1-bit register for signal <fifo_image_en_buf>.
    Found 1-bit register for signal <flag_counter>.
    Found 6-bit register for signal <main_state>.
    Found 1-bit register for signal <USB_SLRD>.
    Found 1-bit register for signal <USB_SLWR_Buf>.
    Found 1-bit register for signal <USB_SLOE>.
    Found 6-bit register for signal <current_state>.
    Found 6-bit register for signal <previous_state>.
    Found 2-bit register for signal <USB_FIFO_ADR>.
    Found 1-bit register for signal <direction_flag>.
    Found 6-bit register for signal <next_state>.
    Found 1-bit register for signal <select_flag>.
    Found 16-bit register for signal <USB_Data_out_buf1>.
    Found 8-bit register for signal <usb_image_addr>.
    Found 16-bit register for signal <receive_data>.
    Found 1-bit register for signal <parameter_fifo_empty_buf>.
    Found 2-bit adder for signal <counter_4[1]_GND_2_o_add_5_OUT> created at line 135.
    Found 10-bit adder for signal <counter[9]_GND_2_o_add_14_OUT> created at line 167.
    Found 1-bit tristate buffer for signal <USB_DATA<15>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<14>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<13>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<12>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<11>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<10>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<9>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<8>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<7>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<6>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<5>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<4>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<3>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<2>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<1>> created at line 109
    Found 1-bit tristate buffer for signal <USB_DATA<0>> created at line 109
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 193 D-type flip-flop(s).
	inferred  84 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <usb_controller> synthesized.

Synthesizing Unit <LED_Working>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\LED_Working.v".
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <LED>.
    Found 24-bit adder for signal <counter[23]_GND_20_o_add_2_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <LED_Working> synthesized.

Synthesizing Unit <CMOS_RESET>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\CMOS_RESET.v".
    Found 1-bit register for signal <reset_flag2>.
    Found 1-bit register for signal <reset_internal_module>.
    Found 1-bit register for signal <cmos_reset>.
    Found 15-bit register for signal <reset_counter>.
    Found 1-bit register for signal <reset_flag1>.
    Found 15-bit adder for signal <reset_counter[14]_GND_21_o_add_2_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <CMOS_RESET> synthesized.

Synthesizing Unit <usb_dcm>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\usb_dcm.v".
    Summary:
	no macro.
Unit <usb_dcm> synthesized.

Synthesizing Unit <SPI_BUS>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\SPI_BUS.v".
        SPI_bus_busy = 4'b0001
        SPI_bus_start = 4'b0010
        SPI_bus_stop = 4'b0100
        SPI_bus_idle = 4'b1000
        SPI_idle = 6'b000000
        SPI_waite = 6'b000010
        SPI_address = 6'b000100
        SPI_data_write = 6'b001000
        SPI_data_read = 6'b010000
        SPI_stop = 6'b100000
        SPI_read_wait = 6'b000001
    Found 1-bit register for signal <spi_idle_fd_flag>.
    Found 1-bit register for signal <spi_idle_fd_flag_buf1>.
    Found 1-bit register for signal <spi_idle_fd_flag_buf2>.
    Found 1-bit register for signal <SS_N>.
    Found 1-bit register for signal <spi_idle_fd>.
    Found 16-bit register for signal <data_write_buf>.
    Found 16-bit register for signal <data_read>.
    Found 16-bit register for signal <data_write_shift>.
    Found 16-bit register for signal <data_read_shift>.
    Found 10-bit register for signal <command_address_buf>.
    Found 10-bit register for signal <command_address_shift>.
    Found 10-bit register for signal <command_read>.
    Found 5-bit register for signal <SPI_bus_counter>.
    Found 4-bit register for signal <SPI_bus_state>.
    Found 6-bit register for signal <SPI_state>.
    Found 6-bit register for signal <next_SPI_state>.
    Found 1-bit register for signal <read_latch>.
    Found 1-bit register for signal <spi_read_flag>.
    Found 1-bit register for signal <spi_read_flag_buf1>.
    Found 1-bit register for signal <spi_read_flag_buf2>.
    Found 1-bit register for signal <MISO_buf>.
    Found 1-bit register for signal <execute_pulse_buf>.
    Found 1-bit register for signal <sclk_buf>.
    Found 1-bit register for signal <SCLK>.
    Found 1-bit register for signal <MOSI>.
    Found 1-bit register for signal <read_latch_buf>.
    Found 16-bit register for signal <data_read_buf>.
    Found 5-bit adder for signal <SPI_bus_counter[4]_GND_26_o_add_7_OUT> created at line 177.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 146 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
Unit <SPI_BUS> synthesized.

Synthesizing Unit <command_decoder>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\command_decoder.v".
        power_up = 4'b0000
        cd_idle = 4'b0001
        cd_cmos = 4'b0010
        cd_config = 4'b0100
        cd_judge = 4'b1000
    Found 8-bit register for signal <FPGA_command>.
    Found 16-bit register for signal <command_buf>.
    Found 4-bit register for signal <command_state>.
    Found 1-bit register for signal <config_ram_addr_buf<8>>.
    Found 1-bit register for signal <config_ram_addr_buf<7>>.
    Found 1-bit register for signal <config_ram_addr_buf<6>>.
    Found 1-bit register for signal <config_ram_addr_buf<5>>.
    Found 1-bit register for signal <config_ram_addr_buf<4>>.
    Found 1-bit register for signal <config_ram_addr_buf<3>>.
    Found 1-bit register for signal <config_ram_addr_buf<2>>.
    Found 1-bit register for signal <config_ram_addr_buf<1>>.
    Found 1-bit register for signal <config_ram_addr_buf<0>>.
    Found 1-bit register for signal <config_ram_en>.
    Found 1-bit register for signal <fifo_cmos_en>.
    Found 1-bit register for signal <FPGA_command_latch_flag>.
    Found 1-bit register for signal <FPGA_command_latch>.
    Found 1-bit register for signal <receive_en_delay1>.
    Found 1-bit register for signal <receive_en_delay2>.
    Found 1-bit register for signal <receive_en_delay3>.
    Found 1-bit register for signal <receive_en_delay>.
    Found 16-bit register for signal <data_in_buf>.
    Found 16-bit register for signal <data_in_buf1>.
    Found 16-bit register for signal <data_in_buf2>.
    Found 16-bit register for signal <data_in_buf3>.
    Found 16-bit register for signal <CMOS_command>.
    Found 9-bit register for signal <config_ram_addr>.
    Found 1-bit register for signal <flag_7C>.
    Found 1-bit register for signal <flag_D2>.
    Found 1-bit register for signal <flag_15>.
    Found 1-bit register for signal <flag_D8>.
    Found 1-bit register for signal <flag_head>.
    Found 1-bit register for signal <FPGA_command_latch_buf1>.
    Found 8-bit adder for signal <config_ram_addr_buf[7]_GND_28_o_add_20_OUT> created at line 193.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 140 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
Unit <command_decoder> synthesized.

Synthesizing Unit <pulse_transfer>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\pulse_transfer.v".
    Found 1-bit register for signal <delay_buf1>.
    Found 1-bit register for signal <delay_buf2>.
    Found 1-bit register for signal <delay_buf3>.
    Found 1-bit register for signal <delay_buf4>.
    Found 1-bit register for signal <delay_buf>.
    Found 1-bit register for signal <pulse_buf1>.
    Found 1-bit register for signal <pulse_buf2>.
    Found 1-bit register for signal <pulse_out_buf>.
    Found 1-bit register for signal <pulse_out>.
    Found 1-bit register for signal <pulse_indicator>.
    Found 1-bit adder for signal <pulse_indicator_PWR_12_o_add_1_OUT<0>> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <pulse_transfer> synthesized.

Synthesizing Unit <clock_DCM>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\clock_DCM.v".
    Summary:
	no macro.
Unit <clock_DCM> synthesized.

Synthesizing Unit <image_interface>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\image_interface.v".
        power_up = 4'b0000
        training_code = 4'b0001
        image_idle = 4'b0010
        image_read_out = 4'b0100
        image_buffer = 4'b1000
WARNING:Xst:647 - Input <channel_data_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <channel_data_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <channel_data_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <monitor> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <initial_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <channel_data_0_buf>.
    Found 1-bit register for signal <triger0>.
    Found 6-bit register for signal <trigger_counter>.
    Found 1-bit register for signal <training_pattern>.
    Found 1-bit register for signal <flag_3>.
    Found 1-bit register for signal <flag_A>.
    Found 1-bit register for signal <flag_6>.
    Found 1-bit register for signal <flag_3_buf1>.
    Found 1-bit register for signal <flag_3_buf2>.
    Found 1-bit register for signal <flag_3_buf3>.
    Found 1-bit register for signal <flag_3_buf4>.
    Found 1-bit register for signal <flag_A_buf1>.
    Found 1-bit register for signal <flag_A_buf2>.
    Found 1-bit register for signal <flag_training>.
    Found 3-bit register for signal <counter_5>.
    Found 1-bit register for signal <latch_counter_5>.
    Found 1-bit register for signal <frame_end_buf1>.
    Found 1-bit register for signal <frame_end_buf2>.
    Found 1-bit register for signal <frame_end_buf3>.
    Found 1-bit register for signal <frame_end_buf4>.
    Found 1-bit register for signal <frame_end_buf5>.
    Found 1-bit register for signal <frame_end_buf6>.
    Found 1-bit register for signal <frame_end_buf7>.
    Found 1-bit register for signal <frame_end_buf8>.
    Found 1-bit register for signal <frame_end_buf9>.
    Found 1-bit register for signal <frame_end_buf10>.
    Found 1-bit register for signal <frame_end_buf11>.
    Found 1-bit register for signal <frame_end_buf12>.
    Found 1-bit register for signal <frame_end>.
    Found 1-bit register for signal <frame_flag>.
    Found 1-bit register for signal <image_fifo_en_buf1>.
    Found 1-bit register for signal <image_fifo_en_buf2>.
    Found 1-bit register for signal <image_fifo_en_buf3>.
    Found 1-bit register for signal <image_fifo_en>.
    Found 64-bit register for signal <image_data_ddr>.
    Found 10-bit register for signal <sync_code_buf1>.
    Found 10-bit register for signal <sync_code_buf2>.
    Found 10-bit register for signal <channel_data_0_buf1>.
    Found 10-bit register for signal <channel_data_0_buf2>.
    Found 4-bit register for signal <counter_4>.
    Found 1-bit register for signal <flag_odd_even>.
    Found 10-bit register for signal <sync_code>.
    Found 10-bit register for signal <image_data7_latch>.
    Found 10-bit register for signal <image_data6_latch>.
    Found 10-bit register for signal <image_data5_latch>.
    Found 10-bit register for signal <image_data4_latch>.
    Found 10-bit register for signal <image_data3_latch>.
    Found 10-bit register for signal <image_data2_latch>.
    Found 10-bit register for signal <image_data1_latch>.
    Found 10-bit register for signal <image_data0_latch>.
    Found 1-bit register for signal <flag_counter>.
    Found 10-bit register for signal <image_data0>.
    Found 10-bit register for signal <image_data1>.
    Found 10-bit register for signal <image_data2>.
    Found 10-bit register for signal <image_data3>.
    Found 10-bit register for signal <image_data4>.
    Found 10-bit register for signal <image_data5>.
    Found 10-bit register for signal <image_data6>.
    Found 10-bit register for signal <image_data7>.
    Found 1-bit register for signal <image_fifo_en_buf>.
    Found 10-bit register for signal <sync_channel_buf>.
    Found 6-bit adder for signal <trigger_counter[5]_GND_38_o_add_11_OUT> created at line 78.
    Found 3-bit adder for signal <counter_5[2]_GND_38_o_add_28_OUT> created at line 232.
    Found 4-bit adder for signal <counter_4[3]_GND_38_o_add_67_OUT> created at line 410.
    Found 1-bit adder for signal <flag_odd_even_PWR_19_o_add_73_OUT<0>> created at line 440.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 341 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <image_interface> synthesized.

Synthesizing Unit <LVDS_IDDR_MUSER_main>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf".
    Summary:
	no macro.
Unit <LVDS_IDDR_MUSER_main> synthesized.

Synthesizing Unit <usb_reset>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\usb_reset.v".
    Found 13-bit register for signal <reset_counter>.
    Found 1-bit register for signal <reset_out>.
    Found 13-bit adder for signal <reset_counter[12]_GND_47_o_add_2_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <usb_reset> synthesized.

Synthesizing Unit <lvds_pll>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ipcore_dir\lvds_pll.v".
    Summary:
	no macro.
Unit <lvds_pll> synthesized.

Synthesizing Unit <coms_controller>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\coms_controller.v".
        power_up = 10'b0000000000
        low_power_standby = 10'b0000000001
        judge_pll_status = 10'b0000000010
        standby1 = 10'b0000000100
        intermediate_standby = 10'b0000001000
        standby2 = 10'b0000010000
        idle = 10'b0000100000
        wait_idle = 10'b0001000000
        running = 10'b0010000000
        parameter_read = 10'b0100000000
        usb_command = 10'b1000000000
        config_power_up = 4'b0000
        config_data_idle = 4'b0001
        config_data_read = 4'b0010
        config_judge = 4'b0100
        config_usb_command = 4'b1000
    Found 16-bit register for signal <spi_fd_data_buf>.
    Found 16-bit register for signal <fd_data>.
    Found 16-bit register for signal <spi_data>.
    Found 10-bit register for signal <spi_command>.
    Found 10-bit register for signal <main_state>.
    Found 10-bit register for signal <previouse_state>.
    Found 10-bit register for signal <next_state>.
    Found 10-bit register for signal <spi_fd_command_buf>.
    Found 9-bit register for signal <initial_ram_addr>.
    Found 9-bit register for signal <initial_ram_addr_offset>.
    Found 9-bit register for signal <config_data_counter>.
    Found 4-bit register for signal <config_data_state>.
    Found 1-bit register for signal <fd_fifo_flag1>.
    Found 1-bit register for signal <fd_fifo_flag2>.
    Found 1-bit register for signal <pll_enable_flag>.
    Found 1-bit register for signal <flag_en_falling_buf1>.
    Found 1-bit register for signal <flag_en_falling_buf2>.
    Found 1-bit register for signal <flag_en_falling>.
    Found 1-bit register for signal <spi_execute_flag>.
    Found 1-bit register for signal <spi_execute>.
    Found 1-bit register for signal <spi_execute_buf1>.
    Found 1-bit register for signal <spi_execute_buf2>.
    Found 1-bit register for signal <delayed_usb_read_en>.
    Found 1-bit register for signal <delayed_initial_read_en>.
    Found 1-bit register for signal <initial_read_en>.
    Found 1-bit register for signal <flag_counter2>.
    Found 1-bit register for signal <usb_read_en>.
    Found 1-bit register for signal <read_config_data_flag>.
    Found 1-bit register for signal <cmos_initial_done>.
    Found 1-bit register for signal <fd_fifo_en>.
    Found 16-bit register for signal <usb_spi_data_buf1>.
    Found 16-bit register for signal <usb_spi_data_buf2>.
    Found 16-bit register for signal <initial_spi_data_buf1>.
    Found 16-bit register for signal <initial_spi_data_buf2>.
    Found 10-bit adder for signal <n0303> created at line 301.
    Found 9-bit adder for signal <config_data_counter[8]_GND_51_o_add_89_OUT> created at line 423.
    Found 8-bit subtractor for signal <GND_51_o_GND_51_o_sub_58_OUT<7:0>> created at line 301.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 211 D-type flip-flop(s).
	inferred  39 Multiplexer(s).
Unit <coms_controller> synthesized.

Synthesizing Unit <sd_test>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v".
        STATUS_INITIAL = 4'b0000
        STATUS_WRITE = 4'b0001
        STATUS_IDLE = 4'b0010
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" line 460: Output port <rx> of the instance <sd_initial_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" line 460: Output port <state> of the instance <sd_initial_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" line 460: Output port <rx_valid> of the instance <sd_initial_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" line 480: Output port <data_transfer_r> of the instance <sd_write_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" line 480: Output port <rx> of the instance <sd_write_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" line 480: Output port <cnt_busy> of the instance <sd_write_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" line 480: Output port <cnt_req> of the instance <sd_write_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_test.v" line 480: Output port <rx_valid> of the instance <sd_write_inst> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <write_sec>.
    Found 12-bit register for signal <count_frame>.
    Found 3-bit register for signal <count_byte_req>.
    Found 64-bit register for signal <ddr_data_reg>.
    Found 7-bit register for signal <cnt_request>.
    Found 8-bit register for signal <data_tran>.
    Found 4-bit register for signal <sd_state>.
    Found 1-bit register for signal <write_req>.
    Found 1-bit register for signal <write_frame_done>.
    Found 1-bit register for signal <request_data>.
    Found 12-bit adder for signal <count_frame[11]_GND_54_o_add_4_OUT> created at line 249.
    Found 32-bit adder for signal <write_sec[31]_GND_54_o_add_5_OUT> created at line 250.
    Found 3-bit adder for signal <count_byte_req[2]_GND_54_o_add_7_OUT> created at line 253.
    Found 7-bit adder for signal <cnt_request[6]_GND_54_o_add_37_OUT> created at line 331.
    Found 4-bit 4-to-1 multiplexer for signal <_n0157> created at line 227.
    Found 8-bit 8-to-1 multiplexer for signal <_n0180> created at line 392.
    Found 12-bit comparator greater for signal <count_frame[11]_PWR_35_o_LessThan_4_o> created at line 245
    Found 7-bit comparator greater for signal <cnt_request[6]_PWR_35_o_LessThan_37_o> created at line 328
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 133 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <sd_test> synthesized.

Synthesizing Unit <sd_initial>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_initial.v".
        idle = 4'b0000
        send_cmd0 = 4'b0001
        wait_01 = 4'b0010
        waitb = 4'b0011
        send_cmd8 = 4'b0100
        waita = 4'b0101
        send_cmd55 = 4'b0110
        send_acmd41 = 4'b0111
        init_done = 4'b1000
        init_fail = 4'b1001
    Found 1-bit register for signal <SD_datain>.
    Found 1-bit register for signal <reset>.
    Found 10-bit register for signal <counter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <SD_cs>.
    Found 1-bit register for signal <init_o>.
    Found 1-bit register for signal <rx_valid>.
    Found 6-bit register for signal <aa>.
    Found 1-bit register for signal <en>.
    Found 10-bit register for signal <cnt>.
    Found 48-bit register for signal <ACMD41>.
    Found 48-bit register for signal <CMD55>.
    Found 48-bit register for signal <CMD8>.
    Found 48-bit register for signal <CMD0>.
    Found 48-bit register for signal <rx>.
    Found 6-bit adder for signal <aa[5]_GND_55_o_add_4_OUT> created at line 68.
    Found 10-bit adder for signal <counter[9]_GND_55_o_add_10_OUT> created at line 93.
    Found 10-bit adder for signal <cnt[9]_GND_55_o_add_50_OUT> created at line 238.
    Found 6-bit comparator greater for signal <aa[5]_PWR_36_o_LessThan_4_o> created at line 67
    Found 10-bit comparator greater for signal <counter[9]_PWR_36_o_LessThan_10_o> created at line 92
    Found 10-bit comparator lessequal for signal <counter[9]_PWR_36_o_LessThan_15_o> created at line 112
    Found 10-bit comparator greater for signal <cnt[9]_PWR_36_o_LessThan_23_o> created at line 165
    Found 10-bit comparator greater for signal <cnt[9]_GND_55_o_LessThan_50_o> created at line 237
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 276 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <sd_initial> synthesized.

Synthesizing Unit <sd_write>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\sd_write.v".
        idle = 4'b0000
        write_cmd = 4'b0001
        wait_8clk = 4'b0010
        start_taken = 4'b0011
        writea = 4'b0100
        write_crc = 4'b0101
        write_wait = 4'b0110
        write_done = 4'b0111
    Found 8-bit register for signal <data_transfer_r>.
    Found 10-bit register for signal <cnt_req>.
    Found 1-bit register for signal <next_byte_req>.
    Found 1-bit register for signal <rx_valid>.
    Found 6-bit register for signal <aa>.
    Found 1-bit register for signal <en>.
    Found 4-bit register for signal <mystate>.
    Found 48-bit register for signal <CMD24>.
    Found 1-bit register for signal <write_o>.
    Found 1-bit register for signal <flag>.
    Found 13-bit register for signal <cnt_busy>.
    Found 1-bit register for signal <SD_cs>.
    Found 1-bit register for signal <SD_datain>.
    Found 22-bit register for signal <cnt>.
    Found 8-bit register for signal <Sblock_token>.
    Found 3-bit register for signal <cnta>.
    Found 8-bit register for signal <rx>.
    Found 3-bit subtractor for signal <cnta[2]_GND_57_o_sub_22_OUT> created at line 145.
    Found 6-bit adder for signal <aa[5]_GND_57_o_add_4_OUT> created at line 83.
    Found 22-bit adder for signal <cnt[21]_GND_57_o_add_34_OUT> created at line 186.
    Found 13-bit adder for signal <cnt_busy[12]_GND_57_o_add_53_OUT> created at line 226.
    Found 10-bit adder for signal <cnt_req[9]_GND_57_o_add_98_OUT> created at line 257.
    Found 1-bit 8-to-1 multiplexer for signal <cnta[2]_Sblock_token[7]_Mux_26_o> created at line 161.
    Found 1-bit 8-to-1 multiplexer for signal <cnta[2]_data_transfer_r[7]_Mux_40_o> created at line 195.
    Found 4-bit 8-to-1 multiplexer for signal <_n0298> created at line 111.
    Found 6-bit comparator greater for signal <aa[5]_GND_57_o_LessThan_4_o> created at line 82
    Found 22-bit comparator greater for signal <cnt[21]_GND_57_o_LessThan_31_o> created at line 176
    Found 22-bit comparator greater for signal <cnt[21]_GND_57_o_LessThan_48_o> created at line 207
    Found 22-bit comparator greater for signal <cnt[21]_GND_57_o_LessThan_57_o> created at line 230
    Found 10-bit comparator greater for signal <cnt_req[9]_GND_57_o_LessThan_97_o> created at line 255
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 137 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <sd_write> synthesized.

Synthesizing Unit <FPGA_Command_Decoder>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\FPGA_Command_Decoder.v".
    Found 1-bit register for signal <reset_flag>.
    Found 1-bit register for signal <nframe_flag>.
    Found 1-bit register for signal <usb_flag>.
    Found 1-bit register for signal <sd_flag>.
    Found 1-bit register for signal <reset_flag_falling_buf1>.
    Found 1-bit register for signal <reset_flag_falling_buf2>.
    Found 1-bit register for signal <request_reset_signal>.
    Found 1-bit register for signal <nframe_flag_falling_buf1>.
    Found 1-bit register for signal <nframe_flag_falling_buf2>.
    Found 1-bit register for signal <request_nframe_signal>.
    Found 1-bit register for signal <usd_flag_falling_buf1>.
    Found 1-bit register for signal <usd_flag_falling_buf2>.
    Found 1-bit register for signal <usb_output>.
    Found 1-bit register for signal <sd_flag_falling_buf1>.
    Found 1-bit register for signal <sd_flag_falling_buf2>.
    Found 1-bit register for signal <sd_output>.
    Found 8-bit register for signal <command_data_buf>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FPGA_Command_Decoder> synthesized.

Synthesizing Unit <ddr_rw>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v".
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 14
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p0_wr_count> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p0_rd_data> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p0_rd_count> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p1_wr_count> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p1_rd_count> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p0_cmd_empty> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p0_wr_empty> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p0_wr_error> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p0_rd_full> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p0_rd_empty> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p0_rd_overflow> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p0_rd_error> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p1_cmd_empty> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p1_wr_full> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p1_wr_empty> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p1_wr_underrun> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p1_wr_error> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p1_rd_full> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\ddr_rw.v" line 432: Output port <c3_p1_rd_error> of the instance <mig_39_2_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <c3_p1_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p0_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <c3_p0_wr_en>.
    Found 8-bit register for signal <c3_p0_wr_mask>.
    Found 64-bit register for signal <c3_p0_wr_data>.
    Found 1-bit register for signal <c3_p0_cmd_en>.
    Found 3-bit register for signal <c3_p0_cmd_instr>.
    Found 6-bit register for signal <c3_p0_cmd_bl>.
    Found 30-bit register for signal <c3_p0_cmd_byte_addr>.
    Found 3-bit register for signal <ddr_write_state>.
    Found 1-bit register for signal <falling_c3_p1_empty_buf1>.
    Found 1-bit register for signal <falling_c3_p1_empty_buf2>.
    Found 1-bit register for signal <falling_c3_p1_empty_buf3>.
    Found 1-bit register for signal <falling_c3_p1_empty_buf4>.
    Found 1-bit register for signal <falling_c3_p1_empty_buf5>.
    Found 1-bit register for signal <falling_c3_p1_empty>.
    Found 1-bit register for signal <ddr_rd_req>.
    Found 1-bit register for signal <first>.
    Found 6-bit register for signal <counter_40>.
    Found 1-bit register for signal <ddr_rd_cmd>.
    Found 1-bit register for signal <ddr_rd_cmd_reg1>.
    Found 1-bit register for signal <ddr_rd_cmd_reg2>.
    Found 1-bit register for signal <ddr_rd_cmd_req>.
    Found 1-bit register for signal <c3_p1_cmd_en>.
    Found 3-bit register for signal <c3_p1_cmd_instr>.
    Found 6-bit register for signal <c3_p1_cmd_bl>.
    Found 30-bit register for signal <c3_p1_cmd_byte_addr>.
    Found 3-bit register for signal <ddr_read_state>.
    Found 1-bit register for signal <ddr_wr_req>.
    Found 30-bit adder for signal <c3_p0_cmd_byte_addr[29]_GND_61_o_add_9_OUT> created at line 232.
    Found 6-bit adder for signal <counter_40[5]_GND_61_o_add_44_OUT> created at line 324.
    Found 30-bit adder for signal <c3_p1_cmd_byte_addr[29]_GND_61_o_add_60_OUT> created at line 400.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 164 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <ddr_rw> synthesized.

Synthesizing Unit <mig_39_2>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v".
        C3_P0_MASK_SIZE = 8
        C3_P0_DATA_PORT_SIZE = 64
        C3_P1_MASK_SIZE = 8
        C3_P1_DATA_PORT_SIZE = 64
        DEBUG_EN = 0
        C3_MEMCLK_PERIOD = 3200
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_RST_ACT_LOW = 1
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p2_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p3_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p4_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mig_39_2.v" line 535: Output port <p5_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <c3_p2_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mig_39_2> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\infrastructure.v".
        C_INCLK_PERIOD = 20000
        C_RST_ACT_LOW = 1
        C_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C_CLKOUT0_DIVIDE = 1
        C_CLKOUT1_DIVIDE = 1
        C_CLKOUT2_DIVIDE = 8
        C_CLKOUT3_DIVIDE = 8
        C_CLKOUT4_DIVIDE = 25
        C_CLKOUT5_DIVIDE = 25
        C_CLKFBOUT_MULT = 25
        C_DIVCLK_DIVIDE = 2
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <syn_clk0_powerup_pll_locked>.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <memc_wrapper>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v".
        C_MEMCLK_PERIOD = 3200
        C_P0_MASK_SIZE = 8
        C_P0_DATA_PORT_SIZE = 64
        C_P1_MASK_SIZE = 8
        C_P1_DATA_PORT_SIZE = 64
        C_PORT_ENABLE = 6'b000011
        C_PORT_CONFIG = "B64_B64"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000001
        C_ARB_TIME_SLOT_1 = 18'b000000000000001000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000001
        C_ARB_TIME_SLOT_3 = 18'b000000000000001000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000001
        C_ARB_TIME_SLOT_5 = 18'b000000000000001000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000001
        C_ARB_TIME_SLOT_7 = 18'b000000000000001000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000001
        C_ARB_TIME_SLOT_9 = 18'b000000000000001000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000001
        C_ARB_TIME_SLOT_11 = 18'b000000000000001000
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13125
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 160000
        C_MEM_TRP = 13125
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "2Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MC_CALIB_BYPASS = "NO"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_CALIB_SOFT_IP = "TRUE"
        C_SIMULATION = "FALSE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <uo_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <status> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s0_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s0_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s0_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s0_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s0_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s1_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s1_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s1_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s1_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s1_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s2_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s2_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s2_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s2_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s2_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s3_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s3_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s3_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s3_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s3_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s4_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s4_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s4_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s4_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s4_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s5_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s5_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s5_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s5_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s5_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <sysclk_2x_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <sysclk_2x_180_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <pll_ce_0_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <pll_ce_90_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <pll_lock_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <uo_data_valid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <uo_cmd_ready_in> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <uo_refrsh_flag> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <uo_cal_start> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <uo_sdo> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s0_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s0_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s0_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s0_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s0_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s0_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s1_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s1_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s1_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s1_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s1_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s1_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s2_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s2_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s2_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s2_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s2_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s2_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s3_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s3_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s3_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s3_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s3_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s3_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s4_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s4_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s4_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s4_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s4_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s4_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s5_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s5_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s5_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s5_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s5_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\memc_wrapper.v" line 781: Output port <s5_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <s0_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <memc_wrapper> synthesized.

Synthesizing Unit <mcb_ui_top>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_ui_top.v".
        C_MEMCLK_PERIOD = 3200
        C_PORT_ENABLE = 6'b000011
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000001
        C_ARB_TIME_SLOT_1 = 18'b000000000000001000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000001
        C_ARB_TIME_SLOT_3 = 18'b000000000000001000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000001
        C_ARB_TIME_SLOT_5 = 18'b000000000000001000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000001
        C_ARB_TIME_SLOT_7 = 18'b000000000000001000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000001
        C_ARB_TIME_SLOT_9 = 18'b000000000000001000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000001
        C_ARB_TIME_SLOT_11 = 18'b000000000000001000
        C_PORT_CONFIG = "B64_B64"
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13125
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 160000
        C_MEM_TRP = 13125
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "2Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 10'b1000010000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_SIMULATION = "FALSE"
        C_P0_MASK_SIZE = 8
        C_P0_DATA_PORT_SIZE = 64
        C_P1_MASK_SIZE = 8
        C_P1_DATA_PORT_SIZE = 64
        C_MCB_USE_EXTERNAL_BUFPLL = 1
        C_S0_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_ENABLE = 0
        C_S0_AXI_ID_WIDTH = 4
        C_S0_AXI_ADDR_WIDTH = 64
        C_S0_AXI_DATA_WIDTH = 32
        C_S0_AXI_SUPPORTS_READ = 1
        C_S0_AXI_SUPPORTS_WRITE = 1
        C_S0_AXI_SUPPORTS_NARROW_BURST = 1
        C_S0_AXI_REG_EN0 = 20'b00000000000000000000
        C_S0_AXI_REG_EN1 = 20'b00000001000000000000
        C_S0_AXI_STRICT_COHERENCY = 1
        C_S0_AXI_ENABLE_AP = 0
        C_S1_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_ENABLE = 0
        C_S1_AXI_ID_WIDTH = 4
        C_S1_AXI_ADDR_WIDTH = 64
        C_S1_AXI_DATA_WIDTH = 32
        C_S1_AXI_SUPPORTS_READ = 1
        C_S1_AXI_SUPPORTS_WRITE = 1
        C_S1_AXI_SUPPORTS_NARROW_BURST = 1
        C_S1_AXI_REG_EN0 = 20'b00000000000000000000
        C_S1_AXI_REG_EN1 = 20'b00000001000000000000
        C_S1_AXI_STRICT_COHERENCY = 1
        C_S1_AXI_ENABLE_AP = 0
        C_S2_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_ENABLE = 0
        C_S2_AXI_ID_WIDTH = 4
        C_S2_AXI_ADDR_WIDTH = 64
        C_S2_AXI_DATA_WIDTH = 32
        C_S2_AXI_SUPPORTS_READ = 1
        C_S2_AXI_SUPPORTS_WRITE = 1
        C_S2_AXI_SUPPORTS_NARROW_BURST = 1
        C_S2_AXI_REG_EN0 = 20'b00000000000000000000
        C_S2_AXI_REG_EN1 = 20'b00000001000000000000
        C_S2_AXI_STRICT_COHERENCY = 1
        C_S2_AXI_ENABLE_AP = 0
        C_S3_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_ENABLE = 0
        C_S3_AXI_ID_WIDTH = 4
        C_S3_AXI_ADDR_WIDTH = 64
        C_S3_AXI_DATA_WIDTH = 32
        C_S3_AXI_SUPPORTS_READ = 1
        C_S3_AXI_SUPPORTS_WRITE = 1
        C_S3_AXI_SUPPORTS_NARROW_BURST = 1
        C_S3_AXI_REG_EN0 = 20'b00000000000000000000
        C_S3_AXI_REG_EN1 = 20'b00000001000000000000
        C_S3_AXI_STRICT_COHERENCY = 1
        C_S3_AXI_ENABLE_AP = 0
        C_S4_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_ENABLE = 0
        C_S4_AXI_ID_WIDTH = 4
        C_S4_AXI_ADDR_WIDTH = 64
        C_S4_AXI_DATA_WIDTH = 32
        C_S4_AXI_SUPPORTS_READ = 1
        C_S4_AXI_SUPPORTS_WRITE = 1
        C_S4_AXI_SUPPORTS_NARROW_BURST = 1
        C_S4_AXI_REG_EN0 = 20'b00000000000000000000
        C_S4_AXI_REG_EN1 = 20'b00000001000000000000
        C_S4_AXI_STRICT_COHERENCY = 1
        C_S4_AXI_ENABLE_AP = 0
        C_S5_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_ENABLE = 0
        C_S5_AXI_ID_WIDTH = 4
        C_S5_AXI_ADDR_WIDTH = 64
        C_S5_AXI_DATA_WIDTH = 32
        C_S5_AXI_SUPPORTS_READ = 1
        C_S5_AXI_SUPPORTS_WRITE = 1
        C_S5_AXI_SUPPORTS_NARROW_BURST = 1
        C_S5_AXI_REG_EN0 = 20'b00000000000000000000
        C_S5_AXI_REG_EN1 = 20'b00000001000000000000
        C_S5_AXI_STRICT_COHERENCY = 1
        C_S5_AXI_ENABLE_AP = 0
WARNING:Xst:647 - Input <s0_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <s0_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mcb_ui_top> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_raw_wrapper.v".
        C_MEMCLK_PERIOD = 3200
        C_PORT_ENABLE = 6'b000011
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b111111111111010000
        C_ARB_TIME_SLOT_1 = 18'b111111111111000010
        C_ARB_TIME_SLOT_2 = 18'b111111111111010000
        C_ARB_TIME_SLOT_3 = 18'b111111111111000010
        C_ARB_TIME_SLOT_4 = 18'b111111111111010000
        C_ARB_TIME_SLOT_5 = 18'b111111111111000010
        C_ARB_TIME_SLOT_6 = 18'b111111111111010000
        C_ARB_TIME_SLOT_7 = 18'b111111111111000010
        C_ARB_TIME_SLOT_8 = 18'b111111111111010000
        C_ARB_TIME_SLOT_9 = 18'b111111111111000010
        C_ARB_TIME_SLOT_10 = 18'b111111111111010000
        C_ARB_TIME_SLOT_11 = 18'b111111111111000010
        C_PORT_CONFIG = "B64_B64"
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13125
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 160000
        C_MEM_TRP = 13125
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "2Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 8
        C_P0_DATA_PORT_SIZE = 64
        C_P1_MASK_SIZE = 8
        C_P1_DATA_PORT_SIZE = 64
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p2_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_ra> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_ba> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_ca> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p3_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p2_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <normal_operation_window>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration_top.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR3"
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration_top.v" line 172: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_MEM_TYPE = "DDR3"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_maxfan = 1" for signal <Active_IODRP>.
    Set property "MAX_FANOUT = 1" for signal <Active_IODRP>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
    Set property "syn_maxfan = 5" for signal <Pre_SYSRST>.
    Set property "MAX_FANOUT = 5" for signal <Pre_SYSRST>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" line 431: Output port <DRP_BKST> of the instance <iodrp_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\mcb_soft_calibration.v" line 448: Output port <read_data> of the instance <iodrp_mcb_controller> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UIUDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <MCB_UIUDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 415.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 417.
    Found 7-bit subtractor for signal <GND_73_o_GND_73_o_sub_67_OUT> created at line 946.
    Found 8-bit subtractor for signal <GND_73_o_GND_73_o_sub_102_OUT> created at line 1001.
    Found 8-bit subtractor for signal <DQS_DELAY[7]_GND_73_o_sub_233_OUT> created at line 1500.
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_73_o_add_12_OUT> created at line 495.
    Found 10-bit adder for signal <RstCounter[9]_GND_73_o_add_16_OUT> created at line 552.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_73_o_add_24_OUT> created at line 601.
    Found 8-bit adder for signal <WaitTimer[7]_GND_73_o_add_41_OUT> created at line 749.
    Found 6-bit adder for signal <count[5]_GND_73_o_add_50_OUT> created at line 772.
    Found 6-bit adder for signal <P_Term[5]_GND_73_o_add_65_OUT> created at line 942.
    Found 10-bit adder for signal <n0710[9:0]> created at line 480.
    Found 11-bit adder for signal <n0713[10:0]> created at line 480.
    Found 12-bit adder for signal <n0716[11:0]> created at line 480.
    Found 7-bit adder for signal <N_Term[6]_GND_73_o_add_79_OUT> created at line 992.
    Found 8-bit adder for signal <n0736[7:0]> created at line 480.
    Found 9-bit adder for signal <n0739[8:0]> created at line 480.
    Found 10-bit adder for signal <n0742[9:0]> created at line 480.
    Found 11-bit adder for signal <n0745[10:0]> created at line 480.
    Found 12-bit adder for signal <n0748[11:0]> created at line 480.
    Found 10-bit adder for signal <n0760[9:0]> created at line 480.
    Found 11-bit adder for signal <n0763[10:0]> created at line 480.
    Found 12-bit adder for signal <n0766[11:0]> created at line 480.
    Found 13-bit adder for signal <n0769[12:0]> created at line 480.
    Found 14-bit adder for signal <n0772[13:0]> created at line 480.
    Found 10-bit adder for signal <n0778> created at line 480.
    Found 8-bit adder for signal <counter_inc[7]_GND_73_o_add_215_OUT> created at line 1470.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_73_o_add_218_OUT> created at line 1475.
    Found 8-bit adder for signal <counter_dec[7]_GND_73_o_add_229_OUT> created at line 1495.
    Found 15-bit adder for signal <_n0873> created at line 480.
    Found 15-bit adder for signal <n0478> created at line 480.
    Found 13-bit adder for signal <_n0880> created at line 480.
    Found 13-bit adder for signal <n0486> created at line 480.
    Found 13-bit adder for signal <_n0885> created at line 480.
    Found 13-bit adder for signal <n0468> created at line 480.
    Found 64x13-bit Read Only RAM for signal <_n2103>
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 792.
    Found 6-bit 61-to-1 multiplexer for signal <STATE[5]_GND_73_o_wide_mux_263_OUT> created at line 884.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_52_o_LessThan_16_o> created at line 550
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 760
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 761
    Found 6-bit comparator equal for signal <n0151> created at line 1008
    Found 7-bit comparator equal for signal <n0160> created at line 1041
    Found 6-bit comparator greater for signal <count[5]_PWR_52_o_LessThan_193_o> created at line 1412
    Found 8-bit comparator greater for signal <Max_Value[7]_Max_Value_Previous[7]_LessThan_199_o> created at line 1444
    Found 8-bit comparator lessequal for signal <n0241> created at line 1444
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value[7]_LessThan_203_o> created at line 1449
    Found 8-bit comparator lessequal for signal <n0245> created at line 1449
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o> created at line 1472
    Found 8-bit comparator lessequal for signal <n0259> created at line 1472
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_231_o> created at line 1497
    Found 8-bit comparator lessequal for signal <n0277> created at line 1497
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred   1 RAM(s).
	inferred  34 Adder/Subtractor(s).
	inferred 221 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  77 Multiplexer(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\iodrp_controller.v".
    Set property "FSM_ENCODING = one-hot" for signal <state>.
    Set property "FSM_ENCODING = one-hot" for signal <nextstate>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found 3-bit adder for signal <bit_cnt[2]_GND_74_o_add_15_OUT> created at line 186.
    Found 8x2-bit Read Only RAM for signal <_n0089>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\iodrp_mcb_controller.v".
    Set property "FSM_ENCODING = GRAY" for signal <state>.
    Set property "FSM_ENCODING = GRAY" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found 3-bit adder for signal <bit_cnt[2]_GND_75_o_add_16_OUT> created at line 301.
    Found 16x1-bit Read Only RAM for signal <load_shift_n>
    Found 16x1-bit Read Only RAM for signal <addr_data_sel_n>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <SR4RE_HXILINX_main>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <SR4RE_HXILINX_main> synthesized.

Synthesizing Unit <generate_request>.
    Related source file is "G:\gitDoc\fpga\UAV_CMOS_2Degree_20171106\UAV_CMOS_2Degree\UAV_CMOS\generate_request.v".
    Found 1-bit register for signal <initial_done_buf1>.
    Found 1-bit register for signal <initial_done_buf2>.
    Found 1-bit register for signal <initial_done_rise>.
    Found 1-bit register for signal <request_flag>.
    Found 1-bit register for signal <frame_triger>.
    Found 1-bit register for signal <flag_frame_triger>.
    Found 1-bit register for signal <write_start_buf1>.
    Found 1-bit register for signal <write_start_buf2>.
    Found 1-bit register for signal <write_start>.
    Found 1-bit register for signal <request_data>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <generate_request> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x1-bit single-port Read Only RAM                    : 2
 64x13-bit single-port Read Only RAM                   : 1
 8x2-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 72
 1-bit adder                                           : 8
 10-bit adder                                          : 10
 11-bit adder                                          : 3
 12-bit adder                                          : 4
 13-bit adder                                          : 7
 14-bit adder                                          : 1
 15-bit adder                                          : 3
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 22-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 4
 3-bit subtractor                                      : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 6
 7-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 5
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 4
 9-bit adder                                           : 2
# Registers                                            : 497
 1-bit register                                        : 335
 10-bit register                                       : 36
 12-bit register                                       : 1
 13-bit register                                       : 3
 15-bit register                                       : 1
 16-bit register                                       : 24
 2-bit register                                        : 10
 22-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 10
 30-bit register                                       : 2
 32-bit register                                       : 1
 4-bit register                                        : 10
 48-bit register                                       : 6
 5-bit register                                        : 2
 6-bit register                                        : 17
 64-bit register                                       : 3
 7-bit register                                        : 5
 8-bit register                                        : 24
 9-bit register                                        : 4
# Comparators                                          : 26
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 1
 12-bit comparator greater                             : 1
 22-bit comparator greater                             : 3
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 3
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 8-bit comparator greater                              : 6
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 396
 1-bit 2-to-1 multiplexer                              : 172
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 31
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 16
 2-bit 2-to-1 multiplexer                              : 6
 22-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 14
 30-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 41
 4-bit 4-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 48-bit 2-to-1 multiplexer                             : 7
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 41
 6-bit 61-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 31
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 7
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/parameter_fd_fifo.ngc>.
Reading core <ipcore_dir/cmos_command_fifo.ngc>.
Reading core <ipcore_dir/cmos_configuration_ram.ngc>.
Loading core <parameter_fd_fifo> for timing and area information for instance <XLXI_127>.
Loading core <cmos_command_fifo> for timing and area information for instance <XLXI_112>.
Loading core <cmos_configuration_ram> for timing and area information for instance <XLXI_557>.
WARNING:Xst:1293 - FF/Latch <Sblock_token_5> has a constant value of 1 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Sblock_token_6> has a constant value of 1 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Sblock_token_7> has a constant value of 1 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_SPI_state_1> (without init value) has a constant value of 0 in block <XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_SPI_state_2> (without init value) has a constant value of 0 in block <XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_SPI_state_4> (without init value) has a constant value of 0 in block <XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_SPI_state_5> (without init value) has a constant value of 0 in block <XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_state_1> has a constant value of 0 in block <XLXI_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_state_2> has a constant value of 0 in block <XLXI_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_state_3> has a constant value of 0 in block <XLXI_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_state_5> has a constant value of 0 in block <XLXI_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <previous_state_1> has a constant value of 0 in block <XLXI_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <previous_state_2> has a constant value of 0 in block <XLXI_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <previous_state_3> has a constant value of 0 in block <XLXI_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <previous_state_5> has a constant value of 0 in block <XLXI_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <previouse_state_6> (without init value) has a constant value of 0 in block <XLXI_566>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <previouse_state_7> (without init value) has a constant value of 0 in block <XLXI_566>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <initial_ram_addr_offset_2> (without init value) has a constant value of 0 in block <XLXI_566>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <initial_ram_addr_offset_5> (without init value) has a constant value of 0 in block <XLXI_566>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <initial_ram_addr_offset_6> (without init value) has a constant value of 0 in block <XLXI_566>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <initial_ram_addr_offset_8> (without init value) has a constant value of 0 in block <XLXI_566>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c3_p0_cmd_instr_0> (without init value) has a constant value of 0 in block <XLXI_596>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c3_p0_cmd_instr_2> (without init value) has a constant value of 0 in block <XLXI_596>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c3_p1_cmd_instr_1> (without init value) has a constant value of 0 in block <XLXI_596>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c3_p1_cmd_instr_2> (without init value) has a constant value of 0 in block <XLXI_596>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c3_p1_cmd_bl_3> (without init value) has a constant value of 0 in block <XLXI_596>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c3_p1_cmd_bl_4> (without init value) has a constant value of 0 in block <XLXI_596>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Sblock_token_0> has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Sblock_token_1> has a constant value of 1 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Sblock_token_2> has a constant value of 1 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Sblock_token_3> has a constant value of 1 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Sblock_token_4> has a constant value of 1 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <usb_spi_data_buf2_10> of sequential type is unconnected in block <XLXI_566>.
WARNING:Xst:2677 - Node <usb_spi_data_buf2_11> of sequential type is unconnected in block <XLXI_566>.
WARNING:Xst:2677 - Node <usb_spi_data_buf2_12> of sequential type is unconnected in block <XLXI_566>.
WARNING:Xst:2677 - Node <usb_spi_data_buf2_13> of sequential type is unconnected in block <XLXI_566>.
WARNING:Xst:2677 - Node <usb_spi_data_buf2_14> of sequential type is unconnected in block <XLXI_566>.
WARNING:Xst:2677 - Node <usb_spi_data_buf2_15> of sequential type is unconnected in block <XLXI_566>.
WARNING:Xst:2677 - Node <initial_spi_data_buf2_10> of sequential type is unconnected in block <XLXI_566>.
WARNING:Xst:2677 - Node <initial_spi_data_buf2_11> of sequential type is unconnected in block <XLXI_566>.
WARNING:Xst:2677 - Node <initial_spi_data_buf2_12> of sequential type is unconnected in block <XLXI_566>.
WARNING:Xst:2677 - Node <initial_spi_data_buf2_13> of sequential type is unconnected in block <XLXI_566>.
WARNING:Xst:2677 - Node <initial_spi_data_buf2_14> of sequential type is unconnected in block <XLXI_566>.
WARNING:Xst:2677 - Node <initial_spi_data_buf2_15> of sequential type is unconnected in block <XLXI_566>.
WARNING:Xst:2677 - Node <image_data3_0> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data3_1> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data6_0> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data6_1> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data5_0> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data5_1> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data4_0> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data4_1> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data0_0> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data0_1> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data1_0> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data1_1> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data2_0> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data2_1> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data7_0> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2677 - Node <image_data7_1> of sequential type is unconnected in block <XLXI_193>.
WARNING:Xst:2404 -  FFs/Latches <c3_p0_cmd_instr<2:2>> (without init value) have a constant value of 0 in block <ddr_rw>.
WARNING:Xst:2404 -  FFs/Latches <c3_p1_cmd_instr<2:1>> (without init value) have a constant value of 0 in block <ddr_rw>.

Synthesizing (advanced) Unit <CMOS_RESET>.
The following registers are absorbed into accumulator <reset_counter>: 1 register on signal <reset_counter>.
Unit <CMOS_RESET> synthesized (advanced).

Synthesizing (advanced) Unit <LED_Working>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <LED_Working> synthesized (advanced).

Synthesizing (advanced) Unit <SPI_BUS>.
The following registers are absorbed into accumulator <SPI_bus_counter>: 1 register on signal <SPI_bus_counter>.
Unit <SPI_BUS> synthesized (advanced).

Synthesizing (advanced) Unit <image_interface>.
The following registers are absorbed into counter <counter_5>: 1 register on signal <counter_5>.
The following registers are absorbed into counter <trigger_counter>: 1 register on signal <trigger_counter>.
The following registers are absorbed into counter <flag_odd_even>: 1 register on signal <flag_odd_even>.
The following registers are absorbed into counter <counter_4>: 1 register on signal <counter_4>.
Unit <image_interface> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
INFO:Xst:3231 - The small RAM <Mram__n0089> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
INFO:Xst:3231 - The small RAM <Mram_load_shift_n> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <load_shift_n>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_addr_data_sel_n> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <addr_data_sel_n> |          |
    -----------------------------------------------------------------------
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
	The following adders/subtractors are grouped into adder tree <Madd_n0468_Madd1> :
 	<Madd_n0713[10:0]_Madd> in block <mcb_soft_calibration>, 	<Madd_n0716[11:0]_Madd> in block <mcb_soft_calibration>, 	<Madd__n0885_Madd> in block <mcb_soft_calibration>.
	The following adders/subtractors are grouped into adder tree <Madd_n0742[9:0]1> :
 	<Madd_n0736[7:0]> in block <mcb_soft_calibration>, 	<Madd_n0739[8:0]> in block <mcb_soft_calibration>, 	<Madd_n0742[9:0]> in block <mcb_soft_calibration>.
INFO:Xst:3231 - The small RAM <Mram__n2103> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <STATE>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <pulse_transfer>.
The following registers are absorbed into counter <pulse_indicator>: 1 register on signal <pulse_indicator>.
Unit <pulse_transfer> synthesized (advanced).

Synthesizing (advanced) Unit <sd_initial>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <sd_initial> synthesized (advanced).

Synthesizing (advanced) Unit <sd_test>.
The following registers are absorbed into counter <write_sec>: 1 register on signal <write_sec>.
Unit <sd_test> synthesized (advanced).

Synthesizing (advanced) Unit <sd_write>.
The following registers are absorbed into counter <cnt_req>: 1 register on signal <cnt_req>.
The following registers are absorbed into counter <cnt_busy>: 1 register on signal <cnt_busy>.
Unit <sd_write> synthesized (advanced).

Synthesizing (advanced) Unit <usb_controller>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <counter_4>: 1 register on signal <counter_4>.
Unit <usb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <usb_reset>.
The following registers are absorbed into counter <reset_counter>: 1 register on signal <reset_counter>.
Unit <usb_reset> synthesized (advanced).
WARNING:Xst:2677 - Node <initial_ram_addr_offset_8> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <usb_spi_data_buf2_10> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <usb_spi_data_buf2_11> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <usb_spi_data_buf2_12> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <usb_spi_data_buf2_13> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <usb_spi_data_buf2_14> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <usb_spi_data_buf2_15> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <initial_spi_data_buf2_10> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <initial_spi_data_buf2_11> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <initial_spi_data_buf2_12> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <initial_spi_data_buf2_13> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <initial_spi_data_buf2_14> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <initial_spi_data_buf2_15> of sequential type is unconnected in block <coms_controller>.
WARNING:Xst:2677 - Node <image_data0_latch_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data0_latch_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data3_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data3_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data6_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data6_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data4_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data4_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data5_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data5_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data1_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data1_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data0_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data0_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data2_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data2_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data7_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data7_1> of sequential type is unconnected in block <image_interface>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x1-bit single-port distributed Read Only RAM        : 2
 64x13-bit single-port distributed Read Only RAM       : 1
 8x2-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 34
 10-bit adder                                          : 8
 11-bit adder                                          : 1
 12-bit adder                                          : 2
 22-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 30-bit adder                                          : 2
 6-bit adder                                           : 4
 7-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 4
 9-bit adder                                           : 5
# Adder Trees                                          : 2
 10-bit / 4-inputs adder tree                          : 1
 8-bit / 5-inputs adder tree                           : 1
# Counters                                             : 29
 1-bit up counter                                      : 8
 10-bit up counter                                     : 4
 13-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 3
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
 6-bit up counter                                      : 2
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 1
# Accumulators                                         : 2
 15-bit up accumulator                                 : 1
 5-bit up loadable accumulator                         : 1
# Registers                                            : 2005
 Flip-Flops                                            : 2005
# Comparators                                          : 26
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 1
 12-bit comparator greater                             : 1
 22-bit comparator greater                             : 3
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 3
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 8-bit comparator greater                              : 6
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 434
 1-bit 2-to-1 multiplexer                              : 226
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 27
 12-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 15
 2-bit 2-to-1 multiplexer                              : 6
 22-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 14
 30-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 41
 4-bit 4-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 48-bit 2-to-1 multiplexer                             : 7
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 39
 6-bit 61-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 26
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 6
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <c3_p1_cmd_bl_3> (without init value) has a constant value of 0 in block <ddr_rw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c3_p1_cmd_bl_4> (without init value) has a constant value of 0 in block <ddr_rw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c3_p0_cmd_instr_0> (without init value) has a constant value of 0 in block <ddr_rw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Sblock_token_0> has a constant value of 0 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_1> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_2> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_3> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_4> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_5> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_6> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_7> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_SPI_state_1> (without init value) has a constant value of 0 in block <SPI_BUS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_SPI_state_2> (without init value) has a constant value of 0 in block <SPI_BUS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_SPI_state_4> (without init value) has a constant value of 0 in block <SPI_BUS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_SPI_state_5> (without init value) has a constant value of 0 in block <SPI_BUS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_state_1> has a constant value of 0 in block <usb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_state_2> has a constant value of 0 in block <usb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_state_3> has a constant value of 0 in block <usb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_state_5> has a constant value of 0 in block <usb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <previous_state_1> has a constant value of 0 in block <usb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <previous_state_2> has a constant value of 0 in block <usb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <previous_state_3> has a constant value of 0 in block <usb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <previous_state_5> has a constant value of 0 in block <usb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <previouse_state_6> (without init value) has a constant value of 0 in block <coms_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <previouse_state_7> (without init value) has a constant value of 0 in block <coms_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <initial_ram_addr_offset_2> (without init value) has a constant value of 0 in block <coms_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <initial_ram_addr_offset_5> (without init value) has a constant value of 0 in block <coms_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <initial_ram_addr_offset_6> (without init value) has a constant value of 0 in block <coms_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flag_frame_triger> (without init value) has a constant value of 0 in block <generate_request>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_start_buf1> (without init value) has a constant value of 0 in block <generate_request>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_start_buf2> (without init value) has a constant value of 0 in block <generate_request>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_start> (without init value) has a constant value of 0 in block <generate_request>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IODRPCTRLR_R_WB> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c3_p0_cmd_byte_addr_0> (without init value) has a constant value of 0 in block <ddr_rw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c3_p0_cmd_byte_addr_1> (without init value) has a constant value of 0 in block <ddr_rw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c3_p0_cmd_byte_addr_2> (without init value) has a constant value of 0 in block <ddr_rw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c3_p1_cmd_byte_addr_0> (without init value) has a constant value of 0 in block <ddr_rw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c3_p1_cmd_byte_addr_1> (without init value) has a constant value of 0 in block <ddr_rw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c3_p1_cmd_byte_addr_2> (without init value) has a constant value of 0 in block <ddr_rw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c3_p1_cmd_byte_addr_3> (without init value) has a constant value of 0 in block <ddr_rw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c3_p1_cmd_byte_addr_4> (without init value) has a constant value of 0 in block <ddr_rw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c3_p1_cmd_byte_addr_5> (without init value) has a constant value of 0 in block <ddr_rw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <channel_data_0_buf1_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <channel_data_0_buf1_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <channel_data_0_buf2_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <channel_data_0_buf2_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data7_latch_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data7_latch_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data6_latch_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data6_latch_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data5_latch_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data5_latch_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data4_latch_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data4_latch_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data3_latch_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data3_latch_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data2_latch_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data2_latch_1> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data1_latch_0> of sequential type is unconnected in block <image_interface>.
WARNING:Xst:2677 - Node <image_data1_latch_1> of sequential type is unconnected in block <image_interface>.
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:1901 - Instance pll_base_inst in unit pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance pll_base_inst in unit pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <main> ...

Optimizing unit <mig_39_2> ...

Optimizing unit <memc_wrapper> ...

Optimizing unit <mcb_ui_top> ...

Optimizing unit <usb_dcm> ...

Optimizing unit <clock_DCM> ...

Optimizing unit <lvds_pll> ...

Optimizing unit <LVDS_IDDR_MUSER_main> ...

Optimizing unit <SR4RE_HXILINX_main> ...

Optimizing unit <ddr_rw> ...

Optimizing unit <mcb_raw_wrapper> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <infrastructure> ...

Optimizing unit <sd_test> ...
WARNING:Xst:1710 - FF/Latch <sd_state_2> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_state_3> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sd_initial> ...

Optimizing unit <sd_write> ...
WARNING:Xst:1710 - FF/Latch <mystate_3> (without init value) has a constant value of 0 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <aa_5> (without init value) has a constant value of 0 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <aa_3> (without init value) has a constant value of 0 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aa_4> (without init value) has a constant value of 0 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aa_5> (without init value) has a constant value of 0 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mystate_3> (without init value) has a constant value of 0 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <SPI_BUS> ...

Optimizing unit <usb_controller> ...
WARNING:Xst:1710 - FF/Latch <USB_FIFO_ADR_0> (without init value) has a constant value of 0 in block <usb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_0> has a constant value of 0 in block <usb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_4> has a constant value of 0 in block <usb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_5> has a constant value of 0 in block <usb_controller>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <coms_controller> ...
WARNING:Xst:1710 - FF/Latch <next_state_6> (without init value) has a constant value of 0 in block <coms_controller>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pulse_transfer> ...

Optimizing unit <command_decoder> ...

Optimizing unit <generate_request> ...

Optimizing unit <FPGA_Command_Decoder> ...

Optimizing unit <CMOS_RESET> ...

Optimizing unit <usb_reset> ...

Optimizing unit <LED_Working> ...

Optimizing unit <image_interface> ...
WARNING:Xst:1710 - FF/Latch <syn_clk0_powerup_pll_locked> (without init value) has a constant value of 1 in block <memc3_infrastructure_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <powerup_pll_locked> (without init value) has a constant value of 1 in block <memc3_infrastructure_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_7> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_reg_7> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <c3_p0_cmd_byte_addr_27> of sequential type is unconnected in block <XLXI_596>.
WARNING:Xst:2677 - Node <c3_p0_cmd_byte_addr_28> of sequential type is unconnected in block <XLXI_596>.
WARNING:Xst:2677 - Node <c3_p0_cmd_byte_addr_29> of sequential type is unconnected in block <XLXI_596>.
WARNING:Xst:2677 - Node <c3_p1_cmd_byte_addr_27> of sequential type is unconnected in block <XLXI_596>.
WARNING:Xst:2677 - Node <c3_p1_cmd_byte_addr_28> of sequential type is unconnected in block <XLXI_596>.
WARNING:Xst:2677 - Node <c3_p1_cmd_byte_addr_29> of sequential type is unconnected in block <XLXI_596>.
WARNING:Xst:2677 - Node <read_data_0> of sequential type is unconnected in block <iodrp_mcb_controller>.
WARNING:Xst:2677 - Node <read_data_1> of sequential type is unconnected in block <iodrp_mcb_controller>.
WARNING:Xst:2677 - Node <read_data_2> of sequential type is unconnected in block <iodrp_mcb_controller>.
WARNING:Xst:2677 - Node <read_data_3> of sequential type is unconnected in block <iodrp_mcb_controller>.
WARNING:Xst:2677 - Node <read_data_4> of sequential type is unconnected in block <iodrp_mcb_controller>.
WARNING:Xst:2677 - Node <read_data_5> of sequential type is unconnected in block <iodrp_mcb_controller>.
WARNING:Xst:2677 - Node <read_data_6> of sequential type is unconnected in block <iodrp_mcb_controller>.
WARNING:Xst:2677 - Node <read_data_7> of sequential type is unconnected in block <iodrp_mcb_controller>.
WARNING:Xst:2677 - Node <cnt_busy_0> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <cnt_busy_1> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <cnt_busy_2> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <cnt_busy_3> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <cnt_busy_4> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <cnt_busy_5> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <cnt_busy_6> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <cnt_busy_7> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <cnt_busy_8> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <cnt_busy_9> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <cnt_busy_10> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <cnt_busy_11> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <cnt_busy_12> of sequential type is unconnected in block <sd_write_inst>.
WARNING:Xst:2677 - Node <select_flag> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <usb_image_addr_0> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <usb_image_addr_1> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <usb_image_addr_2> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <usb_image_addr_3> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <usb_image_addr_4> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <usb_image_addr_5> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <usb_image_addr_6> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <usb_image_addr_7> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <WaitTimer_0> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <WaitTimer_1> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <WaitTimer_2> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <WaitTimer_3> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <WaitTimer_4> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <WaitTimer_5> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <WaitTimer_6> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:2677 - Node <WaitTimer_7> of sequential type is unconnected in block <mcb_soft_calibration_inst>.
WARNING:Xst:1710 - FF/Latch <DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_9> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_10> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_11> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_12> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_13> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_14> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_15> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_16> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_17> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_18> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_19> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_20> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_21> (without init value) has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_9> (without init value) has a constant value of 0 in block <XLXI_30>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 5.
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6 has been replicated 1 time(s)
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7 has been replicated 1 time(s)
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 has been replicated 2 time(s)
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 has been replicated 2 time(s)
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 has been replicated 3 time(s)
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3 has been replicated 2 time(s)
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0 has been replicated 1 time(s)
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1 has been replicated 1 time(s)
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2 has been replicated 1 time(s)
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 has been replicated 1 time(s)
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 has been replicated 1 time(s)
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 has been replicated 1 time(s)
FlipFlop XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <XLXI_106> :
	Found 2-bit shift register for signal <data_in_buf1_0>.
	Found 2-bit shift register for signal <data_in_buf1_1>.
	Found 2-bit shift register for signal <data_in_buf1_2>.
	Found 2-bit shift register for signal <data_in_buf1_3>.
	Found 2-bit shift register for signal <data_in_buf1_4>.
	Found 2-bit shift register for signal <data_in_buf1_5>.
	Found 2-bit shift register for signal <data_in_buf1_6>.
	Found 2-bit shift register for signal <data_in_buf1_7>.
	Found 2-bit shift register for signal <data_in_buf1_8>.
	Found 2-bit shift register for signal <data_in_buf1_9>.
	Found 2-bit shift register for signal <data_in_buf1_10>.
	Found 2-bit shift register for signal <data_in_buf1_11>.
	Found 2-bit shift register for signal <data_in_buf1_12>.
	Found 2-bit shift register for signal <data_in_buf1_13>.
	Found 2-bit shift register for signal <data_in_buf1_14>.
	Found 2-bit shift register for signal <data_in_buf1_15>.
	Found 4-bit shift register for signal <receive_en_delay>.
	Found 2-bit shift register for signal <CMOS_command_0>.
	Found 2-bit shift register for signal <CMOS_command_1>.
	Found 2-bit shift register for signal <CMOS_command_2>.
	Found 2-bit shift register for signal <CMOS_command_3>.
	Found 2-bit shift register for signal <CMOS_command_4>.
	Found 2-bit shift register for signal <CMOS_command_5>.
	Found 2-bit shift register for signal <CMOS_command_6>.
	Found 2-bit shift register for signal <CMOS_command_7>.
	Found 2-bit shift register for signal <CMOS_command_8>.
	Found 2-bit shift register for signal <CMOS_command_9>.
	Found 2-bit shift register for signal <CMOS_command_10>.
	Found 2-bit shift register for signal <CMOS_command_11>.
	Found 2-bit shift register for signal <CMOS_command_12>.
	Found 2-bit shift register for signal <CMOS_command_13>.
	Found 2-bit shift register for signal <CMOS_command_14>.
	Found 2-bit shift register for signal <CMOS_command_15>.
Unit <XLXI_106> processed.

Processing Unit <XLXI_193> :
	Found 2-bit shift register for signal <channel_data_0_buf_2>.
	Found 2-bit shift register for signal <channel_data_0_buf_3>.
	Found 2-bit shift register for signal <flag_A_buf2>.
	Found 2-bit shift register for signal <sync_code_buf2_0>.
	Found 2-bit shift register for signal <sync_code_buf2_1>.
	Found 2-bit shift register for signal <sync_code_buf2_2>.
	Found 2-bit shift register for signal <sync_code_buf2_3>.
	Found 2-bit shift register for signal <sync_code_buf2_4>.
	Found 2-bit shift register for signal <sync_code_buf2_5>.
	Found 2-bit shift register for signal <sync_code_buf2_6>.
	Found 2-bit shift register for signal <sync_code_buf2_7>.
	Found 3-bit shift register for signal <sync_code_buf2_8>.
	Found 3-bit shift register for signal <sync_code_buf2_9>.
	Found 2-bit shift register for signal <channel_data_0_buf2_2>.
	Found 2-bit shift register for signal <channel_data_0_buf2_3>.
	Found 2-bit shift register for signal <channel_data_0_buf2_4>.
	Found 2-bit shift register for signal <channel_data_0_buf2_5>.
	Found 2-bit shift register for signal <channel_data_0_buf2_6>.
	Found 2-bit shift register for signal <channel_data_0_buf2_7>.
	Found 3-bit shift register for signal <channel_data_0_buf2_8>.
	Found 3-bit shift register for signal <channel_data_0_buf2_9>.
	Found 4-bit shift register for signal <flag_3_buf4>.
	Found 10-bit shift register for signal <frame_end>.
Unit <XLXI_193> processed.

Processing Unit <XLXI_30> :
	Found 2-bit shift register for signal <USB_SLWR>.
Unit <XLXI_30> processed.

Processing Unit <XLXI_596> :
	Found 4-bit shift register for signal <falling_c3_p1_empty_buf4>.
Unit <XLXI_596> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1954
 Flip-Flops                                            : 1954
# Shift Registers                                      : 58
 10-bit shift register                                 : 1
 2-bit shift register                                  : 50
 3-bit shift register                                  : 4
 4-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2814
#      AND2B1                      : 2
#      AND4                        : 1
#      BUF                         : 4
#      GND                         : 25
#      INV                         : 54
#      LUT1                        : 140
#      LUT2                        : 455
#      LUT3                        : 199
#      LUT4                        : 376
#      LUT5                        : 318
#      LUT6                        : 645
#      MULT_AND                    : 6
#      MUXCY                       : 283
#      MUXF7                       : 35
#      OR2                         : 1
#      VCC                         : 17
#      XORCY                       : 253
# FlipFlops/Latches                : 2237
#      FD                          : 407
#      FDC                         : 358
#      FDC_1                       : 2
#      FDCE                        : 330
#      FDCE_1                      : 4
#      FDE                         : 297
#      FDE_1                       : 264
#      FDP                         : 37
#      FDP_1                       : 2
#      FDPE                        : 7
#      FDR                         : 126
#      FDR_1                       : 5
#      FDRE                        : 384
#      FDS                         : 8
#      FDSE                        : 1
#      IDDR2                       : 5
# RAMS                             : 3
#      RAMB8BWER                   : 3
# Shift Registers                  : 58
#      SRLC16E                     : 58
# Clock Buffers                    : 15
#      BUFG                        : 14
#      BUFGMUX                     : 1
# IO Buffers                       : 95
#      IBUF                        : 7
#      IBUFDS                      : 2
#      IBUFG                       : 2
#      IBUFGDS                     : 1
#      IOBUF                       : 34
#      IOBUFDS                     : 2
#      OBUF                        : 22
#      OBUFT                       : 24
#      OBUFTDS                     : 1
# DCMs                             : 2
#      DCM_SP                      : 2
# Others                           : 80
#      BUFPLL_MCB                  : 1
#      IODELAY2                    : 2
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 45
#      PLL_ADV                     : 3
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2204  out of  54576     4%  
 Number of Slice LUTs:                 2245  out of  27288     8%  
    Number used as Logic:              2187  out of  27288     8%  
    Number used as Memory:               58  out of   6408     0%  
       Number used as SRL:               58

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3364
   Number with an unused Flip Flop:    1160  out of   3364    34%  
   Number with an unused LUT:          1119  out of   3364    33%  
   Number of fully used LUT-FF pairs:  1085  out of   3364    32%  
   Number of unique control sets:       156

IO Utilization: 
 Number of IOs:                         103
 Number of bonded IOBs:                  99  out of    218    45%  
    IOB Flip Flops/Latches:              33

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    116     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:               15  out of     16    93%  
 Number of PLL_ADVs:                      3  out of      4    75%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
USB_SCLK                           | DCM_SP:CLK0            | 545   |
XLXI_120/pll_base_inst/CLKOUT3     | DCM_SP:CLKFX           | 518   |
XLXI_559/pll_base_inst/CLKOUT0     | BUFG                   | 398   |
CMOS_CLK                           | PLL_ADV:CLKOUT3        | 308   |
XLXI_120/pll_base_inst/CLKOUT0     | BUFG                   | 493   |
XLXI_559/pll_base_inst/CLKOUT1     | BUFG                   | 5     |
XLXI_120/pll_base_inst/CLKOUT1     | BUFG                   | 14    |
XLXI_120/pll_base_inst/CLKOUT2     | NONE(XLXI_31/counter_0)| 25    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 23.191ns (Maximum Frequency: 43.121MHz)
   Minimum input arrival time before clock: 6.167ns
   Maximum output required time after clock: 6.335ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'USB_SCLK'
  Clock period: 10.934ns (frequency: 91.459MHz)
  Total number of paths / destination ports: 7580 / 791
-------------------------------------------------------------------------
Delay:               10.934ns (Levels of Logic = 6)
  Source:            XLXI_30/main_state_3 (FF)
  Destination:       XLXI_30/USB_Data_out_buf1_1 (FF)
  Source Clock:      USB_SCLK rising +18
  Destination Clock: USB_SCLK rising +18

  Data Path: XLXI_30/main_state_3 to XLXI_30/USB_Data_out_buf1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              81   0.525   2.290  main_state_3 (main_state_3)
     LUT6:I3->O           31   0.235   1.779  main_state[5]_PWR_2_o_equal_58_o<5>1 (main_state[5]_PWR_2_o_equal_58_o)
     LUT6:I2->O            3   0.254   1.042  main_state[5]_direction_flag_Select_85_o111 (main_state[5]_direction_flag_Select_85_o11)
     LUT6:I2->O            9   0.254   1.252  out1 (n0166)
     LUT5:I1->O            2   0.254   0.834  main_state[5]_PWR_2_o_Select_78_o21 (main_state[5]_PWR_2_o_Select_78_o2)
     LUT6:I4->O           16   0.250   1.637  main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>11 (main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>1)
     LUT6:I0->O            1   0.254   0.000  main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<14> (main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<14>)
     FD:D                      0.074          USB_Data_out_buf1_14
    ----------------------------------------
    Total                     10.934ns (2.100ns logic, 8.834ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_120/pll_base_inst/CLKOUT3'
  Clock period: 16.808ns (frequency: 59.497MHz)
  Total number of paths / destination ports: 21205 / 893
-------------------------------------------------------------------------
Delay:               8.404ns (Levels of Logic = 4)
  Source:            XLXI_570/sd_write_inst/mystate_0 (FF)
  Destination:       XLXI_570/cnt_request_0 (FF)
  Source Clock:      XLXI_120/pll_base_inst/CLKOUT3 falling
  Destination Clock: XLXI_120/pll_base_inst/CLKOUT3 rising

  Data Path: XLXI_570/sd_write_inst/mystate_0 to XLXI_570/cnt_request_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q           78   0.525   2.314  mystate_0 (mystate_0)
     end scope: 'XLXI_570/sd_write_inst:mystate<0>'
     LUT6:I2->O            1   0.254   1.137  _n0245_inv11 (_n0245_inv1)
     LUT6:I0->O           73   0.254   2.454  GND_54_o_PWR_35_o_MUX_337_o1 (GND_54_o_PWR_35_o_MUX_337_o)
     LUT6:I0->O            7   0.254   0.909  _n0245_inv3 (_n0245_inv)
     FDCE:CE                   0.302          cnt_request_0
    ----------------------------------------
    Total                      8.404ns (1.589ns logic, 6.815ns route)
                                       (18.9% logic, 81.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_559/pll_base_inst/CLKOUT0'
  Clock period: 5.508ns (frequency: 181.551MHz)
  Total number of paths / destination ports: 1944 / 768
-------------------------------------------------------------------------
Delay:               5.508ns (Levels of Logic = 3)
  Source:            XLXI_193/latch_counter_5 (FF)
  Destination:       XLXI_193/flag_counter (FF)
  Source Clock:      XLXI_559/pll_base_inst/CLKOUT0 rising
  Destination Clock: XLXI_559/pll_base_inst/CLKOUT0 rising

  Data Path: XLXI_193/latch_counter_5 to XLXI_193/flag_counter
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             83   0.525   2.077  latch_counter_5 (latch_counter_5)
     LUT6:I5->O            1   0.254   1.112  _n0247_SW0 (N01)
     LUT5:I0->O            1   0.254   0.958  flag_counter_rstpot_SW1 (N7)
     LUT6:I2->O            1   0.254   0.000  flag_counter_rstpot (flag_counter_rstpot)
     FD:D                      0.074          flag_counter
    ----------------------------------------
    Total                      5.508ns (1.361ns logic, 4.147ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CMOS_CLK'
  Clock period: 23.191ns (frequency: 43.121MHz)
  Total number of paths / destination ports: 17624 / 740
-------------------------------------------------------------------------
Delay:               7.421ns (Levels of Logic = 6)
  Source:            XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Source Clock:      CMOS_CLK rising 3.1X
  Destination Clock: CMOS_CLK rising 3.1X

  Data Path: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.525   1.399  DQS_DELAY_0 (DQS_DELAY_0)
     LUT6:I0->O            1   0.254   0.681  DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o2 (DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o1)
     MUXF7:S->O            4   0.185   0.804  DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o1 (DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o2)
     LUT5:I4->O            1   0.254   0.910  _n1689_inv2 (_n1689_inv2)
     LUT6:I3->O            1   0.235   0.682  _n1689_inv3 (_n1689_inv3)
     LUT5:I4->O            7   0.254   0.910  _n1689_inv4_rstpot (_n1689_inv4_rstpot)
     LUT3:I2->O            1   0.254   0.000  DQS_DELAY_0_dpot (DQS_DELAY_0_dpot)
     FDRE:D                    0.074          DQS_DELAY_0
    ----------------------------------------
    Total                      7.421ns (2.035ns logic, 5.386ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_120/pll_base_inst/CLKOUT0'
  Clock period: 7.750ns (frequency: 129.032MHz)
  Total number of paths / destination ports: 7664 / 1108
-------------------------------------------------------------------------
Delay:               7.750ns (Levels of Logic = 5)
  Source:            XLXI_566/main_state_4 (FF)
  Destination:       XLXI_566/config_data_counter_4 (FF)
  Source Clock:      XLXI_120/pll_base_inst/CLKOUT0 rising
  Destination Clock: XLXI_120/pll_base_inst/CLKOUT0 rising

  Data Path: XLXI_566/main_state_4 to XLXI_566/config_data_counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.525   1.463  main_state_4 (main_state_4)
     LUT6:I0->O            6   0.254   0.876  main_state[9]_GND_51_o_equal_121_o<9>11 (main_state[9]_GND_51_o_equal_121_o<9>1)
     LUT5:I4->O            8   0.254   1.220  main_state[9]_GND_51_o_equal_126_o<9>1 (main_state[9]_GND_51_o_equal_126_o)
     LUT4:I0->O            1   0.254   0.910  main_state[9]_GND_51_o_select_136_OUT<1>1_SW0 (N22)
     LUT6:I3->O            9   0.235   1.431  main_state[9]_GND_51_o_select_136_OUT<1>1 (main_state[9]_GND_51_o_select_136_OUT<1>1)
     LUT6:I0->O            1   0.254   0.000  main_state[9]_GND_51_o_select_136_OUT<4> (main_state[9]_GND_51_o_select_136_OUT<4>)
     FDC:D                     0.074          config_data_counter_4
    ----------------------------------------
    Total                      7.750ns (1.850ns logic, 5.900ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_120/pll_base_inst/CLKOUT1'
  Clock period: 2.944ns (frequency: 339.674MHz)
  Total number of paths / destination ports: 106 / 27
-------------------------------------------------------------------------
Delay:               2.944ns (Levels of Logic = 1)
  Source:            XLXI_556/reset_counter_12 (FF)
  Destination:       XLXI_556/reset_counter_0 (FF)
  Source Clock:      XLXI_120/pll_base_inst/CLKOUT1 rising
  Destination Clock: XLXI_120/pll_base_inst/CLKOUT1 rising

  Data Path: XLXI_556/reset_counter_12 to XLXI_556/reset_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.525   0.765  reset_counter_12 (reset_counter_12)
     INV:I->O             13   0.255   1.097  reset_counter<12>_inv1_INV_0 (reset_counter<12>_inv)
     FDRE:CE                   0.302          reset_counter_0
    ----------------------------------------
    Total                      2.944ns (1.082ns logic, 1.862ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_120/pll_base_inst/CLKOUT2'
  Clock period: 2.468ns (frequency: 405.268MHz)
  Total number of paths / destination ports: 326 / 49
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 25)
  Source:            XLXI_31/counter_0 (FF)
  Destination:       XLXI_31/counter_23 (FF)
  Source Clock:      XLXI_120/pll_base_inst/CLKOUT2 rising
  Destination Clock: XLXI_120/pll_base_inst/CLKOUT2 rising

  Data Path: XLXI_31/counter_0 to XLXI_31/counter_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.681  counter_0 (counter_0)
     INV:I->O              1   0.255   0.000  Mcount_counter_lut<0>_INV_0 (Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcount_counter_cy<0> (Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<1> (Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<2> (Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<3> (Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<4> (Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<5> (Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<6> (Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<7> (Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<8> (Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<9> (Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<10> (Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<11> (Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<12> (Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<13> (Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<14> (Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<15> (Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<16> (Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<17> (Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<18> (Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<19> (Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<20> (Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_counter_cy<21> (Mcount_counter_cy<21>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_counter_cy<22> (Mcount_counter_cy<22>)
     XORCY:CI->O           1   0.206   0.000  Mcount_counter_xor<23> (Result<23>)
     FDR:D                     0.074          counter_23
    ----------------------------------------
    Total                      2.468ns (1.787ns logic, 0.681ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_559/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              1.158ns (Levels of Logic = 3)
  Source:            XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:P0CMDFULL (PAD)
  Destination:       XLXI_596/ddr_write_state_0 (FF)
  Destination Clock: XLXI_559/pll_base_inst/CLKOUT0 rising

  Data Path: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:P0CMDFULL to XLXI_596/ddr_write_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P0CMDFULL          2   0.000   0.000  samc_0 (p0_cmd_full)
     end scope: 'XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst:p0_cmd_full'
     end scope: 'XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst:p0_cmd_full'
     end scope: 'XLXI_596/mig_39_2_inst/memc3_wrapper_inst:p0_cmd_full'
     end scope: 'XLXI_596/mig_39_2_inst:c3_p0_cmd_full'
     LUT6:I4->O            1   0.250   0.000  ddr_write_state[2]_GND_61_o_wide_mux_14_OUT<0>11 (ddr_write_state[2]_GND_61_o_wide_mux_14_OUT<0>)
     FDRE:D                    0.074          ddr_write_state_0
    ----------------------------------------
    Total                      1.158ns (1.158ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CMOS_CLK'
  Total number of paths / destination ports: 121 / 92
-------------------------------------------------------------------------
Offset:              6.167ns (Levels of Logic = 6)
  Source:            XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG (PAD)
  Destination:       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_1 (FF)
  Destination Clock: CMOS_CLK rising 3.1X

  Data Path: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      21   0.000   0.000  samc_0 (uo_refrsh_flag)
     begin scope: 'XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst:MCB_UOREFRSHFLAG'
     begin scope: 'XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst:MCB_UOREFRSHFLAG'
     LUT2:I0->O            1   0.250   1.137  n016073_SW0 (N139)
     LUT6:I0->O            4   0.254   0.804  Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT1031 (Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT103)
     LUT5:I4->O            1   0.254   0.682  Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT1515_SW0_SW0 (N149)
     LUT6:I5->O            1   0.254   0.790  Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT1515_SW0 (N82)
     LUT4:I2->O            1   0.250   0.000  Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT1516 (STATE[5]_GND_73_o_wide_mux_263_OUT<1>)
     FDR:D                     0.074          STATE_1
    ----------------------------------------
    Total                      6.167ns (2.754ns logic, 3.413ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USB_SCLK'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 2)
  Source:            USB_FlagA (PAD)
  Destination:       XLXI_30/USB_FlagA_EP6_EF (FF)
  Destination Clock: USB_SCLK rising +18

  Data Path: USB_FlagA to XLXI_30/USB_FlagA_EP6_EF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  USB_FlagA_IBUF (USB_FlagA_IBUF)
     begin scope: 'XLXI_30:USB_FlagA'
     FD:D                      0.074          USB_FlagA_EP6_EF
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_120/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 88 / 88
-------------------------------------------------------------------------
Offset:              4.281ns (Levels of Logic = 4)
  Source:            SD_dataout (PAD)
  Destination:       XLXI_570/sd_initial_inst/aa_3 (FF)
  Destination Clock: XLXI_120/pll_base_inst/CLKOUT3 rising

  Data Path: SD_dataout to XLXI_570/sd_initial_inst/aa_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.263  SD_dataout_IBUF (SD_dataout_IBUF)
     begin scope: 'XLXI_570:SD_dataout'
     begin scope: 'XLXI_570/sd_initial_inst:SD_dataout'
     LUT2:I0->O            1   0.250   1.112  SD_dataout_en_AND_78_o1 (SD_dataout_en_AND_78_o)
     LUT6:I1->O            1   0.254   0.000  Mmux_GND_55_o_GND_55_o_mux_7_OUT41 (GND_55_o_GND_55_o_mux_7_OUT<3>)
     FDR:D                     0.074          aa_3
    ----------------------------------------
    Total                      4.281ns (1.906ns logic, 2.375ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_120/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.274ns (Levels of Logic = 4)
  Source:            XLXN_538 (PAD)
  Destination:       XLXI_566/main_state_8 (FF)
  Destination Clock: XLXI_120/pll_base_inst/CLKOUT0 rising

  Data Path: XLXN_538 to XLXI_566/main_state_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   1.406  XLXN_538_IBUF (XLXN_538_IBUF)
     begin scope: 'XLXI_566:parameter_request'
     LUT6:I1->O            1   0.254   0.958  main_state[9]_main_state[9]_select_132_OUT<1>_SW0 (N4)
     LUT4:I0->O            1   0.254   0.000  main_state[9]_main_state[9]_select_132_OUT<1> (main_state[9]_main_state[9]_select_132_OUT<9>)
     FDC:D                     0.074          main_state_9
    ----------------------------------------
    Total                      4.274ns (1.910ns logic, 2.364ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USB_SCLK'
  Total number of paths / destination ports: 65 / 49
-------------------------------------------------------------------------
Offset:              4.645ns (Levels of Logic = 2)
  Source:            XLXI_30/direction_flag (FF)
  Destination:       USB_DATA<15> (PAD)
  Source Clock:      USB_SCLK rising +18

  Data Path: XLXI_30/direction_flag to USB_DATA<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.525   1.208  direction_flag (direction_flag)
     IOBUF:T->IO               2.912          USB_DATA_15_IOBUF (USB_DATA<15>)
     end scope: 'XLXI_30:USB_DATA<15>'
    ----------------------------------------
    Total                      4.645ns (3.437ns logic, 1.208ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_559/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 94 / 94
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 2)
  Source:            XLXI_193/triger0 (FF)
  Destination:       cmos_triger0 (PAD)
  Source Clock:      XLXI_559/pll_base_inst/CLKOUT0 rising

  Data Path: XLXI_193/triger0 to cmos_triger0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  triger0 (triger0)
     end scope: 'XLXI_193:triger0'
     OBUF:I->O                 2.912          cmos_triger0_OBUF (cmos_triger0)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_120/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 2)
  Source:            XLXI_31/LED (FF)
  Destination:       LED (PAD)
  Source Clock:      XLXI_120/pll_base_inst/CLKOUT2 rising

  Data Path: XLXI_31/LED to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  LED (LED)
     end scope: 'XLXI_31:LED'
     OBUF:I->O                 2.912          LED_OBUF (LED)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_120/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            XLXI_36/cmos_reset (FF)
  Destination:       reset (PAD)
  Source Clock:      XLXI_120/pll_base_inst/CLKOUT0 rising

  Data Path: XLXI_36/cmos_reset to reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  cmos_reset (cmos_reset)
     end scope: 'XLXI_36:cmos_reset'
     OBUF:I->O                 2.912          reset_OBUF (reset)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_120/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Offset:              6.335ns (Levels of Logic = 3)
  Source:            XLXI_570/sd_state_0 (FF)
  Destination:       SD_cs (PAD)
  Source Clock:      XLXI_120/pll_base_inst/CLKOUT3 rising

  Data Path: XLXI_570/sd_state_0 to SD_cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             42   0.525   1.963  sd_state_0 (sd_state_0)
     LUT4:I0->O            1   0.254   0.681  SD_cs_o1 (SD_cs)
     end scope: 'XLXI_570:SD_cs'
     OBUF:I->O                 2.912          SD_cs_OBUF (SD_cs)
    ----------------------------------------
    Total                      6.335ns (3.691ns logic, 2.644ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_120/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 2)
  Source:            XLXI_556/reset_out (FF)
  Destination:       usb_reset_out (PAD)
  Source Clock:      XLXI_120/pll_base_inst/CLKOUT1 rising

  Data Path: XLXI_556/reset_out to usb_reset_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.725  reset_out (reset_out)
     end scope: 'XLXI_556:reset_out'
     OBUF:I->O                 2.912          usb_reset_out_OBUF (usb_reset_out)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CMOS_CLK'
  Total number of paths / destination ports: 125 / 71
-------------------------------------------------------------------------
Offset:              4.030ns (Levels of Logic = 3)
  Source:            XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ:T (PAD)
  Source Clock:      CMOS_CLK rising 3.1X

  Data Path: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.954  normal_operation_window (normal_operation_window)
     LUT3:I0->O           81   0.235   2.061  int_sys_rst1 (int_sys_rst)
     begin scope: 'XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst:RST'
     INV:I->O              0   0.255   0.000  RZQ_ZIO_ODATAIN1_INV_0 (RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          IODRP2_RZQ
    ----------------------------------------
    Total                      4.030ns (1.015ns logic, 3.015ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 753 / 701
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 4)
  Source:            XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0:OQ (PAD)
  Destination:       mcb3_dram_a<12> (PAD)

  Data Path: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0:OQ to mcb3_dram_a<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  gen_addr_oserdes2[12].ioi_addr_0 (ioi_addr<12>)
     OBUFT:I->O                2.912          gen_addr_obuft[12].iob_addr_inst (mcbx_dram_addr<12>)
     end scope: 'XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst:mcbx_dram_addr<12>'
     end scope: 'XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst:mcbx_dram_addr<12>'
     end scope: 'XLXI_596/mig_39_2_inst/memc3_wrapper_inst:mcbx_dram_addr<12>'
     end scope: 'XLXI_596/mig_39_2_inst:mcb3_dram_a<12>'
     end scope: 'XLXI_596:mcb3_dram_a<12>'
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CMOS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CMOS_CLK       |    7.421|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USB_SCLK
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
CMOS_CLK                      |    5.030|         |         |         |
USB_SCLK                      |   10.934|         |         |         |
XLXI_120/pll_base_inst/CLKOUT0|    4.812|         |         |         |
XLXI_120/pll_base_inst/CLKOUT3|    1.324|    4.231|         |         |
XLXI_559/pll_base_inst/CLKOUT0|    4.358|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_120/pll_base_inst/CLKOUT0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
USB_SCLK                      |    1.324|         |         |         |
XLXI_120/pll_base_inst/CLKOUT0|    7.750|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_120/pll_base_inst/CLKOUT1
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_120/pll_base_inst/CLKOUT1|    2.944|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_120/pll_base_inst/CLKOUT2
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_120/pll_base_inst/CLKOUT2|    2.468|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_120/pll_base_inst/CLKOUT3
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
USB_SCLK                      |    1.324|         |         |         |
XLXI_120/pll_base_inst/CLKOUT3|    6.790|    8.404|    8.067|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_559/pll_base_inst/CLKOUT0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
CMOS_CLK                      |    5.030|         |         |         |
USB_SCLK                      |    1.324|         |         |         |
XLXI_559/pll_base_inst/CLKOUT0|    5.508|         |         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 35.72 secs
 
--> 

Total memory usage is 395428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1386 (   0 filtered)
Number of infos    :  196 (   0 filtered)

