Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/wire_feedthrough","auto_openfpga/basic/01_fpga_arch_parse","auto_openfpga/basic/02_fpga_basic_elements","auto_openfpga/basic/03_initial_placement","auto_openfpga/basic/04_fpga_grid_generation","auto_openfpga/basic/05_fpga_instance_name","auto_openfpga/basic/06_FloorplanDesign01","auto_openfpga/basic/07_FloorplanHeterogeneousDesign01","auto_openfpga/basic/08_grid_floor_plan_example","auto_openfpga/basic/rename_modules","auto_openfpga/clock_tree/01_connection_patterns","auto_openfpga/clock_tree/02_create_htree","auto_openfpga/clock_tree/03_create_htree","auto_openfpga/clock_tree/04_create_clock_tree","auto_openfpga/clock_tree/05_clock_tree_insertion","auto_openfpga/clock_tree/06_reset_feedthrough","auto_openfpga/clock_tree/07_clock_tree_example1","auto_openfpga/clock_tree/08_clock_tree_example2","auto_openfpga/clock_tree/09_clock_tree_example3","auto_openfpga/clock_tree/09_clock_tree_example4","auto_openfpga/index","auto_openfpga/partition/01_netlist_to_graph","auto_openfpga/partition/02_switch_partition_01","auto_openfpga/partition/03_switch_partition_02","auto_openfpga/partition/04_switch_partition_03","auto_openfpga/partition/05_module_partition","auto_openfpga/partition/06_tile_creation","auto_openfpga/rendering/01_floorplan_rendering","auto_openfpga/rendering/02_render_routing_box","auto_openfpga/rendering/03_render_edge_routing_box","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","developers/index","example","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/instance","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/classes/port","reference/classes/wire","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/util.ConnectPoint","reference/utility/generated/util.ConnectPointList","reference/utility/generated/util.ConnectionPattern","reference/utility/generated/util.FPGAGridGen","reference/utility/generated/util.FloorPlanViz","reference/utility/generated/util.GridFloorplanGen","reference/utility/generated/util.OpenFPGA","reference/utility/generated/util.OpenFPGA_Arch","reference/utility/generated/util.OpenFPGA_Config_Generator","reference/utility/generated/util.OpenFPGA_Placement_Generator","reference/utility/generated/util.OpenFPGA_Tile_Generator","reference/utility/generated/util.RoutingRender","reference/utility/generated/util.Tile01","reference/utility/generated/util.cb_renderer","reference/utility/generated/util.config_chain_01","reference/utility/generated/util.config_chain_simple","reference/utility/generated/util.get_attr","reference/utility/generated/util.get_names","reference/utility/generated/util.initial_placement","reference/utility/generated/util.prepare_graph_from_nx","reference/utility/generated/util.run_metis","reference/utility/generated/util.sb_renderer","reference/utility/generated/util.write_metis_graph","reference/utility/index","reference/visualization/architecture_visualizer","reference/visualization/floorplan_visualizer","reference/visualization/index","sample_netlist","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/basic/01_fpga_arch_parse.rst","auto_openfpga/basic/02_fpga_basic_elements.rst","auto_openfpga/basic/03_initial_placement.rst","auto_openfpga/basic/04_fpga_grid_generation.rst","auto_openfpga/basic/05_fpga_instance_name.rst","auto_openfpga/basic/06_FloorplanDesign01.rst","auto_openfpga/basic/07_FloorplanHeterogeneousDesign01.rst","auto_openfpga/basic/08_grid_floor_plan_example.rst","auto_openfpga/basic/rename_modules.rst","auto_openfpga/clock_tree/01_connection_patterns.rst","auto_openfpga/clock_tree/02_create_htree.rst","auto_openfpga/clock_tree/03_create_htree.rst","auto_openfpga/clock_tree/04_create_clock_tree.rst","auto_openfpga/clock_tree/05_clock_tree_insertion.rst","auto_openfpga/clock_tree/06_reset_feedthrough.rst","auto_openfpga/clock_tree/07_clock_tree_example1.rst","auto_openfpga/clock_tree/08_clock_tree_example2.rst","auto_openfpga/clock_tree/09_clock_tree_example3.rst","auto_openfpga/clock_tree/09_clock_tree_example4.rst","auto_openfpga/index.rst","auto_openfpga/partition/01_netlist_to_graph.rst","auto_openfpga/partition/02_switch_partition_01.rst","auto_openfpga/partition/03_switch_partition_02.rst","auto_openfpga/partition/04_switch_partition_03.rst","auto_openfpga/partition/05_module_partition.rst","auto_openfpga/partition/06_tile_creation.rst","auto_openfpga/rendering/01_floorplan_rendering.rst","auto_openfpga/rendering/02_render_routing_box.rst","auto_openfpga/rendering/03_render_edge_routing_box.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","developers/index.rst","example.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/instance.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/classes/port.rst","reference/classes/wire.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/util.ConnectPoint.rst","reference/utility/generated/util.ConnectPointList.rst","reference/utility/generated/util.ConnectionPattern.rst","reference/utility/generated/util.FPGAGridGen.rst","reference/utility/generated/util.FloorPlanViz.rst","reference/utility/generated/util.GridFloorplanGen.rst","reference/utility/generated/util.OpenFPGA.rst","reference/utility/generated/util.OpenFPGA_Arch.rst","reference/utility/generated/util.OpenFPGA_Config_Generator.rst","reference/utility/generated/util.OpenFPGA_Placement_Generator.rst","reference/utility/generated/util.OpenFPGA_Tile_Generator.rst","reference/utility/generated/util.RoutingRender.rst","reference/utility/generated/util.Tile01.rst","reference/utility/generated/util.cb_renderer.rst","reference/utility/generated/util.config_chain_01.rst","reference/utility/generated/util.config_chain_simple.rst","reference/utility/generated/util.get_attr.rst","reference/utility/generated/util.get_names.rst","reference/utility/generated/util.initial_placement.rst","reference/utility/generated/util.prepare_graph_from_nx.rst","reference/utility/generated/util.run_metis.rst","reference/utility/generated/util.sb_renderer.rst","reference/utility/generated/util.write_metis_graph.rst","reference/utility/index.rst","reference/visualization/architecture_visualizer.rst","reference/visualization/floorplan_visualizer.rst","reference/visualization/index.rst","sample_netlist.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[47,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[47,1,1,""],get_verilog_index:[47,1,1,""],size:[47,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[48,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[48,1,1,""],check_concat:[48,1,1,""],connect_instance_port:[48,1,1,""],connect_port:[48,1,1,""],is_port_cable:[48,2,1,""],size:[48,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[49,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[49,1,1,""],OptWires:[49,1,1,""],combine_cables:[49,1,1,""],combine_ports:[49,1,1,""],create_feedthrough:[49,1,1,""],create_feedthrough_multiple:[49,1,1,""],create_feedthroughs_ports:[49,1,1,""],create_ft_multiple:[49,1,1,""],create_ft_ports:[49,1,1,""],duplicate_port:[49,1,1,""],flatten_instance:[49,1,1,""],get_connectivity_network:[49,1,1,""],make_instance_unique:[49,1,1,""],merge_instance:[49,1,1,""],merge_multiple_instance:[49,1,1,""],remove_port:[49,1,1,""]},"spydrnet_physical.ir.element":{Element:[50,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[50,2,1,""],get_verilog_index:[50,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[52,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[52,1,1,""]},"spydrnet_physical.ir.instance":{Instance:[53,0,1,""]},"spydrnet_physical.ir.instance.Instance":{check_all_scalar_connections:[53,1,1,""],get_port_cables:[53,1,1,""],get_port_pins:[53,1,1,""]},"spydrnet_physical.ir.library":{Library:[54,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[54,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[55,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[55,2,1,""],port:[55,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[56,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[56,2,1,""]},"spydrnet_physical.ir.port":{Port:[57,0,1,""]},"spydrnet_physical.ir.port.Port":{change_name:[57,1,1,""],size:[57,2,1,""]},"spydrnet_physical.ir.wire":{Wire:[58,0,1,""]},"spydrnet_physical.ir.wire.Wire":{get_driver:[58,1,1,""],index:[58,1,1,""]},"spydrnet_physical.util":{FloorPlanViz:[98,0,1,""],OpenFPGA:[69,0,1,""],RoutingRender:[71,0,1,""],Tile01:[72,0,1,""],cb_renderer:[71,0,1,""],sb_renderer:[71,0,1,""]},"spydrnet_physical.util.FloorPlanViz":{add_block:[98,1,1,""],add_stylehseet:[98,1,1,""],add_symbol:[98,1,1,""],add_top_block:[98,1,1,""],compose:[98,1,1,""],custom_style_sheet:[98,2,1,""],get_html:[98,1,1,""],get_svg:[98,1,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[69,1,1,""],create_cb_bus:[69,1,1,""],create_grid_clb_bus:[69,1,1,""],create_grid_clb_feedthroughs:[69,1,1,""],create_grid_io_bus:[69,1,1,""],create_placement:[69,1,1,""],create_sb_bus:[69,1,1,""],create_tiles:[69,1,1,""],design_top_stat:[69,1,1,""],fix_grid_pin_names:[69,1,1,""],get_top_instance:[69,1,1,""],library:[69,2,1,""],merge_all_grid_ios:[69,1,1,""],netlist:[69,2,1,""],place_pins:[69,1,1,""],register_config_generator:[69,1,1,""],register_placement_creator:[69,1,1,""],register_tile_generator:[69,1,1,""],remove_config_chain:[69,1,1,""],remove_undriven_nets:[69,1,1,""],render_floorplan:[69,1,1,""],save_netlist:[69,1,1,""],top_module:[69,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[71,1,1,""],add_partitions:[71,1,1,""],extract_info:[71,1,1,""],get_stats:[71,1,1,""],render_connection_box:[71,1,1,""],render_switch_pattern:[71,1,1,""],report_incoming_channels:[71,1,1,""],report_outgoing_channels:[71,1,1,""],save:[71,1,1,""],update_dimensions:[71,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[71,3,1,""],root:[71,3,1,""],scale:[71,3,1,""],spacing:[71,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[72,1,1,""],_bottom_right_tile:[72,1,1,""],_bottom_tile:[72,1,1,""],_left_tile:[72,1,1,""],_main_tile:[72,1,1,""],_right_tile:[72,1,1,""],_top_left_tile:[72,1,1,""],_top_right_tile:[72,1,1,""],_top_tile:[72,1,1,""],create_tiles:[72,1,1,""],merge_and_update:[72,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[71,1,1,""],report_ipins:[71,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[71,1,1,""],report_connectivity:[71,1,1,""]},"util.ConnectPoint":{__init__:[73,1,1,""]},"util.ConnectPointList":{__init__:[74,1,1,""]},"util.ConnectionPattern":{__init__:[75,1,1,""]},"util.FPGAGridGen":{__init__:[76,1,1,""]},"util.FloorPlanViz":{__init__:[77,1,1,""]},"util.GridFloorplanGen":{__init__:[78,1,1,""]},"util.OpenFPGA":{__init__:[79,1,1,""]},"util.OpenFPGA_Arch":{__init__:[80,1,1,""]},"util.OpenFPGA_Config_Generator":{__init__:[81,1,1,""]},"util.OpenFPGA_Placement_Generator":{__init__:[82,1,1,""]},"util.OpenFPGA_Tile_Generator":{__init__:[83,1,1,""]},"util.RoutingRender":{__init__:[84,1,1,""]},"util.RoutingRender.self":{name:[84,3,1,""],root:[84,3,1,""],scale:[84,3,1,""],spacing:[84,3,1,""]},"util.Tile01":{__init__:[85,1,1,""]},"util.cb_renderer":{__init__:[86,1,1,""]},"util.config_chain_01":{__init__:[87,1,1,""]},"util.config_chain_simple":{__init__:[88,1,1,""]},"util.initial_placement":{__init__:[91,1,1,""]},"util.sb_renderer":{__init__:[94,1,1,""]},util:{ConnectPoint:[73,0,1,""],ConnectPointList:[74,0,1,""],ConnectionPattern:[75,0,1,""],FPGAGridGen:[76,0,1,""],FloorPlanViz:[77,0,1,""],GridFloorplanGen:[78,0,1,""],OpenFPGA:[79,0,1,""],OpenFPGA_Arch:[80,0,1,""],OpenFPGA_Config_Generator:[81,0,1,""],OpenFPGA_Placement_Generator:[82,0,1,""],OpenFPGA_Tile_Generator:[83,0,1,""],RoutingRender:[84,0,1,""],Tile01:[85,0,1,""],cb_renderer:[86,0,1,""],config_chain_01:[87,0,1,""],config_chain_simple:[88,0,1,""],get_attr:[89,4,1,""],get_names:[90,4,1,""],initial_placement:[91,0,1,""],prepare_graph_from_nx:[92,4,1,""],run_metis:[93,4,1,""],sb_renderer:[94,0,1,""],write_metis_graph:[95,4,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,37,38,41,49,77,98],"000":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36],"01":[27,43,70],"01_connection_pattern":17,"01_floorplan_rend":34,"01_fpga_arch_pars":8,"01_netlist_to_graph":28,"02":[27,43],"02_create_htre":18,"02_fpga_basic_el":9,"02_render_routing_box":35,"02_switch_partition_01":29,"03_create_htre":19,"03_initial_plac":10,"03_render_edge_routing_box":36,"03_switch_partition_02":30,"04_create_clock_tre":20,"04_fpga_grid_gener":11,"04_switch_partition_03":31,"05_clock_tree_insert":21,"05_fpga_instance_nam":12,"05_module_partit":32,"06_floorplandesign01":13,"06_reset_feedthrough":22,"06_tile_cr":33,"07_clock_tree_example1":23,"07_floorplanheterogeneousdesign01":14,"08_clock_tree_example2":24,"08_grid_floor_plan_exampl":15,"09_clock_tree_example3":25,"09_clock_tree_example4":26,"1":[1,6,8,9,11,12,13,14,15,17,18,19,20,21,22,24,25,26,27,28,29,30,31,32,33,34,35,37,38,41,43,54,71,98],"10":[6,12,13,18,20,23,24,25,26,30,32,34,35],"100":[6,14,20,30,31,32,78],"1000":[77,98],"10000":32,"11":[19,24,32,35],"12":[11,14,24,25,26,32,35],"125":20,"13":[19,24,25,32,35],"14":[24,25,32,35],"140":14,"15":[22,28,30,31,32,35],"150":[20,29,34,35,36],"16":[23,24,25,26,32,35],"16x16":23,"16x24":24,"17":[14,23,24,25,26,32,35],"18":[11,25,32,35],"180":13,"19":[19,25,32,35],"1900":14,"2":[6,11,13,14,17,18,19,21,22,23,25,26,27,28,29,30,31,32,35,38,41,43,71],"20":[18,20,23,24,25,26,34,35],"200":[13,14,15,20,29,35,36],"21":35,"22":[25,35],"23":35,"24":[24,35],"25":[25,34,35],"250":[20,34],"26":[8,24,35],"27":[8,35],"28":[24,35],"29":[24,35],"2d":[11,22,76],"2x2":21,"3":[6,11,14,17,19,21,23,24,27,30,31,32,35,38,41,43],"30":[20,23,34,35],"300":20,"31":35,"32":[23,26,35],"33":[18,23,24,26,35],"34":[24,35],"35":[20,35],"36":35,"37":35,"38":35,"39":35,"4":[6,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,29,32,33,34,35],"40":[20,24,34,71,84,86,94],"400":20,"48":24,"49":24,"4x4":[8,9,12,13,22,27,43],"5":[6,11,14,17,20,21,23,24,25,26,29,30,32,35],"50":[6,15,29,34,35,36],"500":20,"6":[6,8,11,18,24,25,26,31,32,35],"60":34,"6e6858":14,"7":[11,23,24,25,26,32,35],"700":20,"8":[14,15,19,23,24,25,26,32,35,76],"8x8":14,"9":[12,13,21,22,23,26,32,35],"90":[17,23,26],"99":32,"999":[31,32],"9x12":25,"9x9":[21,22],"\u142f":78,"\u1431":78,"boolean":29,"case":[28,29],"class":[8,9,10,11,13,14,15,29,31,32,35,44,46,47,48,49,50,52,53,54,55,56,57,58,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,91,94,98],"default":[10,13,14,17,18,28,34,47,48,49,50,52,54,55,56,57,58,98],"do":[49,55],"export":[45,46],"final":[34,98],"float":[49,69],"function":[3,21,22,27,31,32,43,44,45,49,54,59,69,70,71,98],"import":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,44,45,46,51],"int":[18,19,21,22,23,24,25,26,29,30,32,47,48,57,75,78,79],"new":[4,49,54,71,84],"return":[19,20,21,22,29,30,31,32,35,47,48,49,50,52,53,54,55,57,58,69,89,90,98],"short":49,"switch":[27,29,32,43,65,71,72,84,94],"true":[1,2,4,6,7,9,10,13,14,15,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,36,46,48,49,69],"try":[1,21],"while":[18,23,26,45,48,49,87],A:[27,34,46,98],And:32,As:55,By:[17,18,28],For:[1,24,25,45,46],IN:[1,49],If:[46,49,51],In:[21,28,29,44],It:[30,44,49,65],No:11,On:[34,98],The:[0,30,34,44,46,49,51,72,98],To:[30,45,46,65],_0:[31,32],_0_:69,_0__:10,_1:[31,32,33,54],_1__1:32,_:[9,19,21,22,30,31,32,33,35,36,41,46,49,69],__:[21,22,36,46],___:46,__init__:[71,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,91,94],__main__:[9,10,11,12,13,14,15,29,30,31,32,33,35,36],__name__:[9,10,11,12,13,14,15,29,30,31,32,33,35,36],__pin_:69,__pin_i_0_:69,__pin_i_:69,__pin_inpad_0_:69,__pin_o_0_:69,__pin_o_:69,__pin_outpad_0_:69,__pin_outpad_:69,__w:[32,82,91],_annotate_netlist:34,_basic_hierarchy_floorplan:34,_bottom_left_til:72,_bottom_right_til:72,_bottom_til:72,_cbx_1__1_0:29,_cbx_1__1_1:29,_cbx_1__1_2:30,_cbx_1__1_3:30,_cbx_1__1_:35,_cbx_1__1_arrang:35,_cbx_1__1_extend:30,_cbx_1__2_0:29,_cbx_1__2_1:29,_cbx_1__2_2:30,_cbx_1__2_:35,_ccdff_:30,_clock_tree_connect:21,_clock_tree_connections_l0:21,_clock_tree_connections_l1:21,_clock_tree_example_arch_01:23,_clock_tree_example_arch_02:24,_clock_tree_example_arch_03:25,_clock_tree_example_arch_04:26,_clock_tree_floorplan:20,_complete_grid_metr:11,_complete_metr:[11,14],_design_floorplan:13,_dup:49,_external_metis_run:6,_feedthrough_design:20,_fishbone_pattern:17,_fishbone_pattern_0:20,_fishbone_pattern_90:17,_fishbone_pattern_margin:17,_fishbone_pattern_merg:17,_fishbone_pattern_sampl:17,_fishbone_pattern_scaling1:17,_fishbone_pattern_scaling2:17,_fpga_grid_floorplan:[13,14],_fpga_initial_plac:10,_fpga_top:[21,22],_fpga_top_initi:[21,22],_ft_:49,_graph:[30,32],_graph_pr:32,_grid:[31,32],_grid_floorplan:15,_hetero_design_floorplan:14,_htree_pattern:18,_hybrid_connectivity_pattern:19,_hybrid_connectivity_pattern_graph:19,_in:[31,32,49,71],_in_:32,_includ:9,_initial_design:[0,46],_initial_design_merg:4,_input_port:32,_ipin_:[30,31,32,33],_left_til:72,_main_til:72,_merged_design:4,_module_experiments_:32,_nx_graph:[28,31,32],_nx_graph_pr:31,_nx_graph_split:28,_out:[31,32,49],_out_:32,_output:32,_output_bu:7,_output_tile02:33,_output_wir:[7,46],_part_:[32,33],_partition_experiments_01:6,_partition_experiments_02:30,_partition_experiments_:31,_pin_i:[30,31,32],_pin_o:32,_point:26,_pymetis_run:6,_releas:11,_reset_connect:22,_right_til:72,_square_grid_design:20,_static:31,_task:[9,21,22,30,31,32],_temp:31,_tmp:9,_top_left_til:72,_top_right_til:72,_top_til:72,_track_:[32,33],_ungrouped_design:2,_verilog:[9,10,12,13,14,21,22,29,30,31,32,33,35],_wrapper:54,a8d0db:[13,14],about:49,absorb:49,achiev:46,across:[27,43,65],ad:[32,49,98],add:[6,13,14,18,23,24,25,26,29,31,32,34,44,45,46,51,69,98],add_block:98,add_configuration_schem:69,add_connect:19,add_connect_point:21,add_edg:6,add_nod:[6,30,31,32],add_partit:71,add_stylehseet:98,add_subgraph:[6,30,31,32],add_symbol:98,add_top_block:98,adjac:30,adjnci:[6,92],adjust:[13,14],affili:1,after:[33,46,69,72,87],agnost:78,aim:6,alia:49,all:[1,3,25,27,30,31,32,34,49,53,71,72,98],allow:[44,46,72],also:[1,9,46],altern:[45,54],alwai:[46,71],an:[1,44,46,51],analyz:[44,51],anchor:17,ani:[19,44,48,49,56],annot:[19,31,32,34,46],annotate_graph:[31,32],anyth:49,api:44,append:[9,21,22,23,24,25,26,29,30,31,32,33,44],aquamarin:32,ar:[6,30,32,34,44,46,49,51,53,69,71,73,98],arbitari:[34,98],arbitrari:[19,35],arch:[8,12,13,14],arch_fil:[11,12,13,14,76],arch_layout_snnipet:11,arch_xml:[69,79],architectu:8,architectur:[11,27,43,76,99],area_info:[10,13],areafil:[10,13,91],arg:[49,69],arrai:[29,30],arrang:35,assig:30,assign:[28,30,31,32,48,49,69],assign_c:48,associ:55,ast:23,attr:89,attribut:[73,74,75,77,78,79,80,81,87,88,89],auto_bas:31,auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_jupyt:27,auto_openfpga_python:27,auto_prog_output:11,avaialbl:8,azur:32,b:[14,29,30,32,34,71,98],b_1__1:33,back:87,base:[10,13,14,28,29,30,44,46,47,48,49,50,52,53,54,55,56,57,58,71,72,75,84],base_dir:33,basenam:[29,35,36],bash:[11,46],basic:[17,18,43,46,70],basic_hierarchi:[0,7,28,34,39,46,100],becaus:[1,29],beetween:[29,30,48,49,71,84,98],befor:[10,13,14,30,33,46,69],beig:32,belong:48,below:[46,72],better:87,between:[1,46],bgcolor:30,bianri:76,bias:72,bisqu:32,black:[23,24,25,26,73],bleed:45,block:[14,34,46,49,69,70,98],blue:[23,24,25,26],bool:[35,48,49,71,98],both:29,bottom:[20,25,29,30,31,32,34,35,69,71,72,84,98],bottom_cbx_height:14,bottom_cbx_width:14,bottom_chan:29,bottom_grid:[30,31],bottom_grid_:30,bottom_grid_top_width_0_height_0_subtile_:69,bottom_left_grid_right_width_0_height_0_subtile_:69,bottom_pin_i:30,bottom_right_grid_left_width_0_height_0_subtile_:69,bottom_width_0_height_0_subtile_:69,box:[27,32,43,65,69,71,72,84,86,94],brown:24,browser:[45,46],bu:[9,10,13,14,21,22,28,33,49,69],built:88,bundl:51,bus_in:[7,34,37],bus_out:[34,37],buse:[70,72],byt:22,byu:1,byuccl:46,c6ecba:30,c:[14,34,45,98],cabl:[7,9,21,22,33,46,49,51,52,53,57,58,89,90],cable0:[7,46],cable_list:[9,21,22,33],cable_nam:49,calcul:29,call:[6,51],callabl:[49,54,98],can:[1,10,13,14,17,18,29,30,35,36,45,46,49,51,71,87,88],cannot:55,cb:[24,25,27,33,35,36,43,69],cb_list:69,cb_modul:[30,31],cb_render:36,cb_vweight:31,cbx11:9,cbx:[13,14,21,22,29,69,72],cbx_1__0_:[11,14,33],cbx_1__1_:[9,11,14,30,31],cbx_1__1__0:32,cbx_1__1__1:32,cbx_1__2_:11,cbx_1__3_:11,cbx_1__4_:11,cbx_1__5_:11,cbx_1__6_:11,cbx_1__7_:11,cbx_1__8_:[11,14],cbx_2__0_:[11,14],cbx_2__2_:[11,14],cbx_2__4_:11,cbx_2__6_:11,cbx_2__8_:[11,14],cbx_3__0_:11,cbx_3__1_:11,cbx_3__2_:11,cbx_3__3_:11,cbx_3__4_:11,cbx_3__5_:11,cbx_3__6_:11,cbx_3__7_:11,cbx_3__8_:11,cbx_4__0_:11,cbx_4__1_:11,cbx_4__2_:11,cbx_4__3_:11,cbx_4__4_:11,cbx_4__5_:11,cbx_4__6_:11,cbx_4__7_:11,cbx_4__8_:11,cbx_5__0_:11,cbx_5__1_:11,cbx_5__2_:11,cbx_5__3_:11,cbx_5__4_:11,cbx_5__5_:11,cbx_5__6_:11,cbx_5__7_:11,cbx_5__8_:11,cbx_6__0_:11,cbx_6__1_:11,cbx_6__2_:11,cbx_6__3_:11,cbx_6__4_:11,cbx_6__5_:11,cbx_6__6_:11,cbx_6__7_:11,cbx_6__8_:11,cbx_7__0_:11,cbx_7__1_:11,cbx_7__2_:11,cbx_7__3_:11,cbx_7__4_:11,cbx_7__5_:11,cbx_7__6_:11,cbx_7__7_:11,cbx_7__8_:11,cbx_8__0_:11,cbx_8__2_:11,cbx_8__4_:11,cbx_8__6_:11,cbx_8__8_:11,cbx_:[13,14,36],cbx_color:[13,14],cbx_height:14,cbx_marg_b:14,cbx_marg_l:14,cbx_marg_r:14,cbx_marg_t:14,cbx_membership:[31,32],cbx_w:13,cbx_width:14,cby:[13,14,21,22,29,72],cby_0__1_:[11,14],cby_0__2_:11,cby_0__3_:11,cby_0__4_:11,cby_0__5_:11,cby_0__6_:11,cby_0__7_:11,cby_0__8_:11,cby_1__1_:[11,14,31],cby_1__2_:11,cby_1__3_:11,cby_1__4_:11,cby_1__5_:11,cby_1__6_:11,cby_1__7_:11,cby_1__8_:11,cby_2__1_:[11,14],cby_2__2_:11,cby_2__3_:11,cby_2__4_:11,cby_2__5_:11,cby_2__6_:11,cby_2__7_:11,cby_2__8_:11,cby_3__1_:[11,14],cby_3__2_:11,cby_3__3_:11,cby_3__4_:11,cby_3__5_:11,cby_3__6_:11,cby_3__7_:11,cby_3__8_:11,cby_4__1_:11,cby_4__2_:11,cby_4__3_:11,cby_4__4_:11,cby_4__5_:11,cby_4__6_:11,cby_4__7_:11,cby_4__8_:11,cby_5__1_:11,cby_5__2_:11,cby_5__3_:11,cby_5__4_:11,cby_5__5_:11,cby_5__6_:11,cby_5__7_:11,cby_5__8_:11,cby_6__1_:11,cby_6__2_:11,cby_6__3_:11,cby_6__4_:11,cby_6__5_:11,cby_6__6_:11,cby_6__7_:11,cby_6__8_:11,cby_7__1_:11,cby_7__2_:11,cby_7__3_:11,cby_7__4_:11,cby_7__5_:11,cby_7__6_:11,cby_7__7_:11,cby_7__8_:11,cby_8__1_:[11,14],cby_8__2_:11,cby_8__3_:11,cby_8__4_:11,cby_8__5_:11,cby_8__6_:11,cby_8__7_:11,cby_8__8_:11,cby_:[13,14,36],cby_color:[13,14],cby_h:13,cby_height:14,cby_marg_b:14,cby_marg_l:14,cby_marg_r:14,cby_marg_t:14,cby_width:14,ccdff:[30,31,32],ccff_:69,ccff_head:30,ccff_tail:[30,32],ccl:1,ceefe4:[13,14],cell:[3,43,49],celldefin:40,central:65,cfg_done:[30,31,32],chain:[9,21,22,30,33,69,87,88],chan:[31,32],chan_in_port:[31,32],chan_map:35,chan_out:71,chang:[49,57],change_nam:57,chani:[32,71],channel:[29,31,32,35],channel_crossov:71,channel_map:[32,35,71],chanx:[30,32,71,84],chanx_:71,chanx_l:[71,84],chanx_l_driv:[71,84],chanx_l_ft:[71,84],chanx_l_len:[71,84],chanx_l_out_map:[71,84],chanx_left:[30,31,36],chanx_left_in:30,chanx_left_out:30,chanx_port:30,chanx_r:[71,84],chanx_r_len:[71,84],chanx_right:[30,31,36],chanx_right_in:30,chanx_right_out:30,chany_:71,chany_bottom:[31,36],chany_top:[31,36],characterist:44,check:[22,45,46,48,53,56],check_all_scalar_connect:[9,21,22,33,53],check_concat:48,checked_previous_inst:1,child:1,children:1,circl:30,circuit:[6,51],cl:69,cla:[69,79],class_:[23,24,25,26],clb:[8,11,13,14,25,69,72,76],clb_1__1_:11,clb_1__2_:11,clb_1__3_:11,clb_1__4_:11,clb_1__5_:11,clb_1__6_:11,clb_1__7_:11,clb_1__8_:11,clb_3__1_:11,clb_3__2_:11,clb_3__3_:11,clb_3__4_:11,clb_3__5_:11,clb_3__6_:11,clb_3__7_:11,clb_3__8_:11,clb_4__1_:11,clb_4__2_:11,clb_4__3_:11,clb_4__4_:11,clb_4__5_:11,clb_4__6_:11,clb_4__7_:11,clb_4__8_:11,clb_5__1_:11,clb_5__2_:11,clb_5__3_:11,clb_5__4_:11,clb_5__5_:11,clb_5__6_:11,clb_5__7_:11,clb_5__8_:11,clb_6__1_:11,clb_6__2_:11,clb_6__3_:11,clb_6__4_:11,clb_6__5_:11,clb_6__6_:11,clb_6__7_:11,clb_6__8_:11,clb_7__1_:11,clb_7__2_:11,clb_7__3_:11,clb_7__4_:11,clb_7__5_:11,clb_7__6_:11,clb_7__7_:11,clb_7__8_:11,clb_grid_i:13,clb_grid_x:13,clb_h:[13,14],clb_marg_b:14,clb_marg_l:14,clb_marg_r:14,clb_marg_t:14,clb_w:[13,14],clean_and_annotate_cb_graph:32,clean_and_annotate_sb_graph:32,clean_cb_graph:31,cleanup:21,click:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,46],clk:[20,41],clk_bottom_in:20,clk_cabl:20,clk_ft:20,clk_l0:21,clk_l0_cabl:21,clk_l1:21,clk_l1_cabl:21,clk_left_in:20,clk_left_out:20,clk_right_in:20,clk_right_out:20,clk_top_out:20,clock:[18,21,43],clockwis:[34,69,98],clone:49,cluster:[6,30,31,32],code:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36],collect:27,color:[6,13,14,18,19,23,25,26,30,31,32,73],column:[25,78],com:45,combin:[21,25,49,65],combine_c:[9,21,22,33,49],combine_pattern:[21,23,25,26],combine_port:[30,49],command:[34,45,46,98],complet:[11,44,46],complex:87,compon:[34,98],compos:[0,2,4,7,10,13,14,20,21,22,30,31,32,34,46,98],concaten:48,conenct:[71,86],config_chain_simpl:30,configur:[9,31,32,69,87,88],conn:[27,43],conn_box:36,connect:[0,1,2,7,21,22,23,24,25,26,27,28,29,30,34,43,45,46,48,49,53,56,65,69,71,72,73,74,75,84,98],connect_instance_port:48,connect_port:48,connection_box:69,connectionpattern:[17,18,19,20,21,22,23,24,25,26],connectpoint:[21,24,25,26],connectpointlist:[24,25,26,75],connet:19,consid:[21,22,34,48,49,69,98],consider:78,constraint:[49,72],construct:46,contain:[23,24,25,26,45,46,90],continu:19,contracted_nod:[31,32],control:98,convert:[6,9,10,13,14,21,22,28,30,33,49,69,70,72,92],convert_node_labels_to_integ:[31,32],copi:[23,24,25,26,55],cordin:[21,22,34,69,98],core:79,corner:[65,69,72],correct:46,correctli:45,corrospond:[55,57],could:87,count:[1,29],cpat:19,crear:49,creat:[1,4,6,9,13,14,17,21,23,24,25,26,27,29,32,33,35,43,45,48,49,51,54,69,71,72,75,82,87,101],create_c:[20,21,22],create_cb_bu:[9,10,13,14,21,22,33,69],create_feedthrough:[7,44,46,49],create_feedthrough_multipl:[44,49],create_feedthroughs_port:49,create_ft_connect:[20,21,22],create_ft_multipl:49,create_ft_port:[20,21,22,49],create_graph:19,create_grid_clb_bu:[9,10,13,14,21,22,33,69],create_grid_clb_feedthrough:[9,33,69],create_grid_io_bu:[9,10,13,14,21,22,33,69],create_librari:51,create_plac:[10,13,69],create_sb_bu:[9,10,13,14,21,22,33,69],create_til:[33,69,72],create_top_wrapp:54,create_unconn_wir:[2,4,7,20,46],creation:[33,69],crop_edg:[17,23,24,26],cross:[14,29,34,46,98],csr:[6,30,31,32,95],cur:29,current:[32,45,49,54,98],current_inst:1,current_netlist:1,cursor:[18,19,21,23,24,25,26],cust_proj:9,custom:[34,49,98,101],custom_style_sheet:98,custommodul:[9,21,22,30,31,32],cut:[6,29,30,31,32,93],d3:[0,46,98],d9d9f3:[13,14],d:[14,34,98],data:[13,14,28,31,32,46,92],ddd0b1:[13,14],dead:29,debug:[29,30,31,32,34,35,36,91],deepcopi:[23,24,25,26],def:[1,9,10,11,12,13,14,15,19,20,21,22,29,30,31,32,33,35,36],defin:75,definit:[1,4,13,14,20,34,48,51,54,69,77,89,90,92,95,98],definition_list:[21,22,30,31,32],definition_nam:49,defit:34,demonst:[9,10,13,14,33],demonstr:[4,5,6,8,9,16,17,18,21,27,28,29,30,43,87],demostr:[0,2,7,15,19,35,36],depth:1,deriv:14,design:[1,3,5,7,23,24,25,26,32,43,44,69,72,76,78,98],design_nam:[11,12,13,14,76],design_top_stat:[10,13,14,33,69],desir:[17,18],detail:[34,45,46,65,98],develop:44,dff:30,dfs_preorder_nod:19,diagon:73,dict:49,dict_kei:45,dictionari:69,diff:29,differ:[17,18,21,29,34,49,69,79,98],difffer:29,digon:69,dimens:[14,34,71,98],diment:30,dir:[31,32],direct:[1,34,49,57,71,78,98,101],directli:[45,55],directori:[11,45,76],disconnect:30,disconnect_pin:30,displai:[3,43],display_hierarchical_netlist:0,display_info:1,document:[46,51],doe:49,dot:[19,30,31,32],down:[24,25,30],down_port:21,down_to:58,download:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36],dp:[11,76],draw:[6,19,28,30,31,32,98],driver:[49,58,71,84],driver_channels_1:71,driver_channels_2:71,dry_run:49,dryrun:49,dsp:[11,76],due:46,dummi:[20,46],dump:[31,32],duplic:49,duplicate_port:49,dure:[21,22,44],dwg:[10,13,14,15,20,34],e:[14,29,30,34,98],each:[1,6,21,28,29,30,34,49,53,69,71,73,78,84,98],each_fil:33,eachinst:33,eachm:14,eachv:[9,10,12,13,14,21,22,30,31,32,33],echo:45,edf:51,edg:[6,14,28,30,31,32,34,45,49,98],edge_nam:32,edif:[44,51],either:73,element:[27,43,47,51,55,71,84],elif:[13,23,26,31,32],els:[6,14,19,21,23,24,25,26,30,32,35,49],emb:21,embed:[21,22,43,46],empti:[11,51,76],enabl:[8,45],enable_file_log:[2,4,8,9,10,11,12,13,14,21,22,29,30,31,32,33,34,35,36],encod:[9,10,12,13,14,21,22,30,31,32,33],end:[12,22,55],endcelldefin:40,endmodul:[37,38,40,41],engin:32,entri:98,enumer:[6,30,31,32,33,35,36],enumerate_grid:[11,12,13,14],enviro:46,equal:[28,29],error:49,essenti:44,evalu:6,even:1,eweight:[6,30,31,32,92,95],exampl:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,28,29,30,31,32,33,34,35,36,44,51,69,71,76,87],example_design:11,example_fil:76,exceed:1,execut:[6,45],exist:[44,46,49,71],exist_ok:[32,33],exit:46,expect:[11,32,45,49,70,76],experiment:[3,43],explan:87,explicit:[34,98],extend:[17,18,47,48,49,50,52,53,55,56,57,58],extens:[25,44],extern:[6,10,13,14,30,31,32,49],extract:[29,69,71],extract_info:71,f3cfcf:30,f:[6,9,10,12,13,14,19,20,21,22,23,26,28,29,30,31,32,33,34,35,36,98],f_str:[30,31,32],fabric:[23,24,25,27,43,65],fals:[21,22,29,30,34,48,49,56,69,71,91,95,98],fanout:49,featur:[27,44,46],feedthough:[7,49],feedthrough:[0,2,3,27,43,46,49,69,71,84],feedtrhough:71,few:49,figur:51,file:[6,8,9,10,11,12,13,14,21,22,29,30,31,32,33,45,46,51,69,71,76,84,94,98],file_out:[0,46],filenam:[6,8,29,30,31,32,34,35,36,69,71,93,95],fill:[31,32],filter:[1,9,21,22,31,32,33,49,98],filter_c:98,filter_direct:[36,71],find:29,first:[21,30,34,49,69,98],fishbon:[17,18],fishbone_pattern:[17,20],fix:[9,10,12,13,14,21,22,30,31,32,33,69,76],fix_grid_pin_nam:69,flag:29,flat:72,flatten:[30,32,33],flatten_inst:[2,30,31,32,33,49],flattern:[30,31,32,33,49],flexibl:44,flip:[24,25],fllenam:[31,32],floorplan:[10,13,14,27,43,59,71,78],floorplan_visu:[77,98],floorplanviz:[10,13,14,20,30,34,98],fn:[31,32],fnmatch:[30,31,32],focus:46,follow:[6,20,30,45,46,49,51,69,73],form:72,format:[11,14,29,30,31,32,35,36,44,49,71,95],found:56,four_bit_count:51,fourbitcount:1,fp:[9,10,11,12,13,14,20,21,22,30,31,32,33,34],fpga44_gsb:[29,30,35,36],fpga44_task:[8,9,12,13],fpga44_verilog:9,fpga4x4:[12,13],fpga66_flex:76,fpga88_hetero_task:14,fpga8x8:14,fpga:[10,13,14,22,27,30,32,43,69,71,75,76,79,84],fpga_arch:8,fpga_grid:[12,13,14,82,91],fpga_top:[9,10,12,13,14,21,27,30,31,32,33,43,69,79],fpgagridgen:[11,12,13,14,82,91],fpv:[9,10,12,13,14,21,22,30,31,32,33],framework:44,fro:49,from:[0,1,2,3,4,5,6,8,9,11,12,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,34,35,36,43,45,46,49,55,69,71,76,82,84,89,91,94,98],from_i:73,from_n:32,from_point:26,from_x:73,ft:[49,71,84],fucntion:[48,69],full:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36],g:30,galleri:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36],ganeshgor:45,gener:[0,1,2,3,4,5,6,8,9,10,12,13,14,16,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,43,46,69,70,71,72,76,78,79,82,84,94,98],generate_edgelist:[28,31,32],genrat:[17,18,78],get:[30,31,32,46,69],get_active_plugin:45,get_bia:29,get_block:11,get_cabl:[7,20,22,30,46],get_cable_nam:49,get_connectivity_network:[28,30,31,32,49],get_definit:[1,9,13,14,20,30,31,32,33,34],get_driv:58,get_edge_list:6,get_fishbon:[17,20,22],get_html:98,get_htre:[18,19,21,23,24,25,26],get_index:[47,50,55],get_inst:[1,2,4,7,9,13,14,20,21,22,30,31,32,33,34,46],get_label:30,get_layout:8,get_leaf_sum:19,get_librari:1,get_nam:[30,32,33],get_nod:[6,30,31,32],get_node_attribut:[6,30,31,32],get_pin:1,get_pin_nam:49,get_port:[20,30,31,32,34],get_port_c:53,get_port_nam:49,get_port_pin:53,get_stat:[35,71],get_svg:[10,13,14,20,34,98],get_top_inst:[11,12,13,14,69],get_top_instance_nam:[20,21,22],get_verilog_index:[47,50],get_weight:[6,49],get_x_i:[13,14],getlogg:[2,4,8,9,10,11,12,13,14,21,22,29,30,31,32,33,34,35,36],git:45,github:[1,45],given:[0,2,7,32,48,49,69,71,72,84,95],glob:[9,10,12,13,14,21,22,29,30,31,32,33,35,36],global:[17,18,30,32,45],go:[46,69],gpio:70,graph:[6,19,27,30,31,32,43,44,49,92,95],graph_dot2:6,graph_dot:[6,28,31,32],green:[6,17,23,26,30,31,32],grei:21,grid:[9,10,12,13,14,21,22,27,31,32,33,43,69,71,72,73,75,76,78,79,81,83,85,87,88,91],grid_:69,grid_bottom_in:69,grid_bottom_out:69,grid_clb:[9,13,14,21,22,33,65,69],grid_color:[13,14],grid_exampl:[39,100],grid_h:[24,26],grid_i:[13,14,78],grid_io:[9,21,22,33,69],grid_io_list:69,grid_left_in:69,grid_left_out:69,grid_mult_8:14,grid_plan:[13,14,15],grid_right_in:69,grid_right_out:69,grid_siz:82,grid_top_in:69,grid_top_out:69,grid_w:26,grid_x:[13,14,78],grid_x_point:78,grid_x_width:78,grid_y_height:78,grid_y_point:78,gride:[15,78],gridfloorplangen:[13,14,15],gridio:91,group:[3,23,24,25,26,32,43,49,69],group_ungroup_cel:2,gsb:[29,36,71,84,94],gsb_xml:[71,84,86,94],guidelin:44,h:[14,27,43],h_chan:32,have:[45,49,55],hdi_primit:1,height:[11,14,18,19,20,21,23,24,25,26,34,72,77,78,98],help:49,here:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,51],hetero_color:14,heterogen:26,hetrogeneous_fabr:14,hi:1,hierarch:[3,43,46],hierarchi:1,higher:[31,32,49],highlight:18,hmeti:6,hold_cursor:[23,24,25],home:45,homogen:[9,23,24,25,27,43],homogeneous_fabr:[8,9,10,12,13,21,22,29,30,31,32,33,35,36],horizont:[29,30,32,35,36,69,71,73,84],how:[0,2,4,5,6,7,9,10,13,14,15,16,17,18,19,21,27,28,29,30,32,33,35,36,43,46,87,88],howev:87,html:[0,44,46,98],htmlcompos:[0,46],htree:[17,18,21,25],htree_pattern:18,http:45,hwschemat:[0,46],hyb_pat:[19,23,26],hybrid:[27,43],i:[9,13,14,21,22,25,26,29,30,31,32,33],id:[23,24,25,26],illustr:[71,84],imag:[1,34,98],implement:[21,34,98],implmenet:[77,98],in0:[20,34,37,38,40,41,46],in1:[34,37,38,40,46],in3:[7,37],in_0:20,in_1:20,in_2:20,in_3:20,in_coming_pin:1,in_edg:[31,32],in_indx:32,in_pin:[32,36,71],includ:[9,30,44],incom:[35,71,84],indent:[1,10,13,14,15,17,18,19,20,21,22,23,24,25,26,31,32,34],independ:49,index:[6,29,30,31,32,35,44,47,50,52,55,58,71,84],indic:21,individu:28,indx:[30,31,32,35,36,49],info:[2,4,8,9,10,11,12,13,14,21,22,30,31,32,33],inform:[3,8,27,29,31,34,35,36,43,45,46,69,71,73,86,94,98],init:79,initi:[7,46,71],initial_plac:[10,13,14],initial_port:49,initialis:[71,75,77,84],inlineconstraint:[13,14,34],inner:55,inner_pin:[1,55],innerconnect:48,innerpin:[48,51,55],inpad:69,inport:49,input:[1,31,32,34,37,38,40,41,46,49,69,70,98],inputs1:[31,32],inputs2:[31,32],insert:[18,27,43,98],insform:71,inspect:49,inst1:[4,7,49],inst2:[4,7,46],inst:[2,13,14],inst_1:49,inst_1_0:[2,4,7,34,37,40,46],inst_1_11:[38,41],inst_1_12:[38,41],inst_1_13:41,inst_1_14:41,inst_1_1:[2,4,34,37,40],inst_1_21:[38,41],inst_1_22:[38,41],inst_1_23:41,inst_1_24:41,inst_1_31:41,inst_1_32:41,inst_1_33:41,inst_1_34:41,inst_1_41:41,inst_1_42:41,inst_1_43:41,inst_1_44:41,inst_1_:20,inst_1__1:46,inst_2:49,inst_2_0:[7,34,37,46],inst_2_11:38,inst_2_12:38,inst_2_1:[7,34,37],inst_2_21:38,inst_2_22:38,inst_n:49,inst_nam:[13,14,54],instal:[44,49],instanc:[1,3,9,27,30,31,32,33,34,43,46,48,49,51,54,55,69,72,89,90,98],instance_count:1,instance_list:[32,33,72],instance_nam:49,instances_list:49,instances_list_tupl:49,instn:49,intend:46,inter0:38,inter1:38,interact:46,intermedi:51,intern:[40,48,49,72],introduc:27,inv_buf_passg:9,invalid:73,invok:46,involk:46,io:[8,69],io_bottom:[11,76],io_bottom_in:69,io_bottom_out:69,io_left:[11,76],io_left_in:69,io_left_out:69,io_right:[11,76],io_right_in:69,io_right_out:69,io_top:[11,76],io_top_in:69,io_top_out:69,ipin:[30,71],ipin_l:[71,84],ipin_l_len:[71,84],ipynb:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36],ir:[9,20,47,48,49,50,51,52,53,54,55,56,57,58,69,82],is_connect:56,is_downto:[48,57],is_leaf:1,is_port_c:48,is_scalar:[48,57],isol:[31,32],item:[14,32],iter:98,itertool:[9,21,22,30,33],its:[1,34,77,98],itself:77,jensrestemei:1,join:[8,9,10,11,12,13,14,21,22,28,30,31,32,33],js:98,json:[31,32,33],json_graph:[6,31,32],jupyt:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36],just:[20,49,78],k6_n10_openfpga:8,k6_n10_tileabl:[8,12,13,14],keep:44,kei:[14,29,45],keyword:69,kwarg:[49,69],l0:[21,35],l0_patt:21,l1:[21,35],l1_patt:21,l2:35,l3:35,l4:35,l5:35,l6:35,l7:35,l8:35,l9:35,l:[29,30,32,71],label:[6,19,28,30,31,32],lambda:[1,9,21,22,29,33,35,49,98],larg:1,latest:45,launch:46,launch_shel:[30,32,46],layer:[27,43],layout:[8,13,14,27,43,76,80],lb:[9,10,12,13,14,21,22,30,31,32,33],lbl:[32,35],leaf_node_weight:19,left:[20,24,25,29,30,31,32,34,35,69,71,72,84,98],left_1:71,left_bottom_grid_top_width_0_height_0_subtile_:69,left_cby_height:14,left_cby_width:14,left_chan:29,left_grid_right_width_0_height_0_subtile_:69,left_pinmap:[29,30],left_top_grid_bottom_width_0_height_0_subtile_:69,left_tre:17,left_width_0_height_0_subtile_:69,len:[30,31,32],length:[19,28,71,84],less:32,lev2_patt:23,level0_patt:[23,24,26],level0_pmanag:[23,24,26],level1_patt:[23,24,25,26],level1_pmanag:[23,24,25,26],level2_patt:[23,24,26],level2_pmanag:[23,24,26],level3_patt:[23,24,26],level3_pmanag:[23,24,26],level:[1,9,21,22,25,33,69,73,79,98],librari:[1,6,9,17,18,27,30,45,51,69,72,79,81,83,85,87,88],libraries_definit:1,like:[17,18,44,45,46,51,70,72],linewidth:[29,35,36],link:46,list:[1,6,9,23,24,25,26,30,31,32,33,45,49,69,71,72,74,78,84,89,90],live:46,load:[33,45,46,49],load_example_netlist_by_nam:1,load_grid:[12,13,14],load_netlist_by_nam:[0,2,4,7,20,28,34,46],loc_i:[13,14,20,34,98],loc_x:[13,14,20,34,98],local:45,locat:[34,49,69,71,98],locatt:29,log:[2,4,8,9,10,11,12,13,14,21,22,29,30,31,32,33,34,35,36,101],log_level:[2,4,8,9,10,11,12,13,14,21,22,29,30,31,32,33,34,35,36],logger:[2,4,8,9,10,11,12,13,14,21,22,29,30,31,32,33,34,35,36],logic:8,look:46,lower:[32,48],lower_index:[48,57,58],lr:[30,31,32],m:45,made:[49,51,73],mai:1,main:[9,10,11,12,13,14,15,29,30,31,32,33,35,36,72],mainli:46,mainthread:8,make_instance_uniqu:49,mani:28,manipul:[46,72],map:[11,21,22,27,29,30,31,32,43,49,71,84,87],margin:[14,17,18,71,84],matplotlib:[6,19,28,31,32],matric:11,matrix:[11,76],max:32,maximum:1,meanwhil:45,mem:[9,31,32],membership:[6,30],memori:[9,51],merg:[3,17,18,19,20,21,22,23,24,25,26,31,32,43,49,69,70,72],merge_all_grid_io:[10,13,14,21,22,69],merge_and_upd:72,merge_inst:[4,32,33,44,49],merge_list:69,merge_multiple_inst:[5,49],merged_modul:4,merged_module_instance_0:4,method:[6,21,49,69,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,91,94],meti:[6,30,31,32,95],metric:11,mid11:38,mid12:38,mid21:38,mid22:38,middl:25,minconn:[6,30,31,32],mind:44,minim:[1,72],minut:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36],mkdir:[32,33],mode:46,modif:[44,46,72],modifi:[55,71],modul:[2,10,13,14,21,22,29,30,31,32,33,34,35,36,37,38,40,41,43,44,45,49,69,70,71,72,82,84,91,98],module1:[20,34,37,38,40,41],module2:[34,37,38,40],module2_0:40,module2_1:40,module_partit:32,module_shap:14,more:[20,45,46],move_cursor_x:[24,25],move_i:[18,19,21,23,24,25,26],move_x:[23,24,25,26],mult8:14,mult:14,mult_8_2__1_:11,mult_8_2__3_:11,mult_8_2__5_:11,mult_8_2__7_:11,mult_8_8__1_:11,mult_8_8__3_:11,mult_8_8__5_:11,mult_8_8__7_:11,multipl:[9,10,12,13,14,21,22,29,30,31,32,33,49],must:49,mutlipl:[34,98],mux:[9,29,30,31,32,71],my_netlist:1,n:[9,11,14,28,30,31,32,35],n_cut:[6,30],name:[1,9,10,12,13,14,21,22,30,31,32,33,46,48,49,53,54,57,69,71,76,79,84,86,90,94],name_map:69,namedtemporaryfil:[9,10,12,13,14,21,22,30,31,32,33],nbottom:35,ncut:[6,30,31],need:[20,49,71,87],neighbor:[70,72],neighbour:69,nested_hierarchi:[2,4,39,100],net:[9,21,22,32,33,46,49,69],netlist:[2,3,4,6,7,9,12,20,21,22,27,29,30,31,32,33,34,43,44,45,46,51,69,70,72,78,79,81,82,83,85,87,88,91],netlistsvg:9,netowrkx:[28,49,95],networkx:[6,19,27,30,31,32,43,49,92],new_cabl:49,new_cable_nam:49,new_definition_nam:[4,32,33,49],new_instance_nam:[4,32,33,49],new_nam:49,new_port:49,newli:49,newport:49,next:[1,2,4,7,9,13,14,20,21,22,30,31,32,33,34,46],next_inst:1,nforamt:69,nic30:[0,46],niter:[6,30,31,32],nleft:35,no_driv:49,no_load:49,node:[6,19,28,30,31,32,49],node_indx:[31,32],node_lbl:19,node_link_data:32,node_nam:[6,30,31,32],non:19,none:[1,12,13,14,29,30,31,32,35,48,49,53,54,55,57,69,71,74,76,78,79,80,84,86,91,94,95],noprint:71,note:1,notebook:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36],notimpl:[5,16],np:[29,30,35,36],nright:35,ntop:35,number:[1,29,48,52,57,58,71],numpi:[29,30,35,36],nx:[6,19,28,30,31,32],nx_agraph:30,nx_pydot:[6,19,28,30,31,32],object:[9,34,49,55,71,89,90,98],objtyp:[6,30,31,32],obtain:[33,46],odd:25,offset:[20,34,71,84,98],offset_i:[14,15],offset_x:[14,15],onc:45,one:[25,45,49],onl:69,onli:[25,34,44,46,49,98],opac:[18,23,24,25,26],open:[0,9,10,11,12,13,14,21,22,30,31,32,33,46],openfpga:[9,10,12,13,14,21,22,30,31,32,43,59,72,82],openfpga_arch:8,openfpga_bas:70,opin_b:71,opin_bottom:36,opin_l:[71,84],opin_l_b:[71,84],opin_l_b_len:[71,84],opin_l_len:[71,84],opin_l_t:[71,84],opin_l_t_len:[71,84],opin_left:36,opin_r:71,opin_right:36,opin_t:71,opin_top:36,opins_1:71,opposit:29,optim:49,optimis:49,option:[6,17,20,22,30,31,32,34,49,77,93,98],optpin:49,optwir:49,orang:[23,26],order:49,origin:[17,34,46,87,98],os:[0,2,4,5,8,9,10,13,16,20,29,30,31,32,33,34,35,36,46],osid:32,other:[25,44,48,49],out0:[20,34,37,38,40,41],out1:38,out:[1,20,34,37,38,40,41,49],out_0:20,out_1:20,out_2:20,out_3:20,out_degre:19,out_going_pin:1,out_pin:71,outer:[53,55],outerpin:[51,53],outgo:[35,71,84],outlin:65,outpad:69,outport:49,output1:[2,4,7],output2:7,output:[1,11,17,18,19,31,32,37,38,40,41,45,49,69,71,76],outputs1:[31,32],outputs2:[31,32],outsid:1,over:98,overrid:49,overview:51,p1:[30,31,32],p2:[30,31,32],p:[9,13,21,22,30,31,32,33],p_manag:[17,18,20,21,22,23,25,26],packag:[44,45],padfil:91,page:[44,46,98],pair:[49,69],pan:98,param:14,paramet:[34,48,49,53,54,57,58,69,71,72,75,76,79,84,89,90,98],paramt:78,parent:[32,33,52,58],parrent:[34,98],pars:[9,10,12,13,14,21,22,27,30,31,32,33,43,51,71,84],parser:[44,51],part1:[6,30,31,32],part2:[6,30,31,32],part:[30,32,33,55],part_graph:[6,30],partit:[3,32,43],partitioning_experi:6,parts_fil:33,pass:[30,31,32,49,79,89,90],path:[0,2,4,5,8,9,16,20,29,31,32,33,34,35,36,46,71,72,76,84,98],pathlib:[32,33],patten:69,pattern:[20,21,22,23,24,25,26,27,29,43,69,75],pb_type:8,per:32,perform:[30,34,44,46,49,72,98],peripheri:69,pformat:31,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,45,46,47,48,49,50,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101],pin2:1,pin:[9,21,22,30,31,32,33,34,35,49,51,55,57,69,71,98],pin_i:[30,31,32],pin_label:71,pin_map:[49,71],pin_nam:49,pin_name_to_numb:30,pinmap:[29,30,35,71],pip:45,pitch:78,place:[10,13,14,32,34,98],place_pin:69,placement:[27,34,43,69,82,98],placement_cr:13,placment:69,plan:[13,14],platform:23,pleas:[45,46],plt:[6,19,28,31,32],plugin:[45,46],pmap:71,png:[19,30],point:[13,14,18,23,24,25,26,29,34,49,69,74,78,98],polici:46,port:[1,9,21,22,28,30,31,32,33,34,46,48,49,51,53,54,55,69,89,90,98],port_:30,port_map:54,port_nam:49,posit:71,post:[6,49],pp:20,pprint:[20,22,30,31,32,34],pre:[29,75],pre_releas:45,prepar:[21,22],prepare_graph_from_nx:6,prepare_netlist:[31,32],pretti:[10,13,14,15,17,18,19,20,21,22,23,24,25,26,34],previous_inst:1,primit:[1,9],primitives_librari:1,print:[1,5,6,8,11,12,14,15,16,20,21,22,28,29,30,31,32,33,35,36,45,71],print_connect:1,print_grid:[11,14],print_head:[35,71],print_instance_grid_map:20,print_partition_info:[31,32],print_reference_grid_map:20,process:44,prog_clk:[30,31,32],prog_reset:[30,31,32],program:9,proj:[9,10,12,13,14,21,22,29,30,31,32,33,35],project:[0,46],prop:[13,14,34,98],properti:[20,34,47,48,49,50,53,54,55,56,57,69,73,89,90,98],provid:[8,10,13,14,32,46,48,49,69,70,71,77,79],proxi:69,pt:[13,14,21,23,24,25,26],ptint:22,pts2:24,pts2_copi:25,pts2_cp:24,pts3:25,pts3_copi:25,pts4_copi:25,pts_copi:25,pts_cp:24,pull:24,pull_connection_up:[21,23,24,25,26],pure:44,push:[24,25],push_connection_down:[21,23,24,25,26],py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,76,82,91],pydot:[6,30,31,32],pymeti:[6,30],pyplot:[6,19,28,31,32],python3:[45,76],python:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,44,46,47,50,51,55],q:30,quiet:[49,69],r0:35,r1:35,r2:35,r3:35,r4:35,r5:35,r6:35,r7:35,r8:35,r9:35,r:[9,10,12,13,14,21,22,29,30,31,32,33,71],rais:49,ram9k:[11,76],rang:[11,12,13,14,18,19,20,21,22,23,24,25,26,29,30,32],rank:[31,32],read:[8,9,10,12,13,14,21,22,30,31,32,33,46,71,84],readlin:[9,10,12,13,14,21,22,30,31,32,33],readwrit:[6,31,32],rect:[18,23,24,25,26,30,34,98],rectangular:[24,34,98],rectilinear:[34,98],recurs:1,red:[6,18,19,21,23,24,25,26,30,31,32],redner:98,refer:[0,1,2,4,7,9,13,14,20,21,22,28,33,34,44,46,49],regener:28,regex:69,regist:[30,69],register_config_gener:69,register_placement_cr:[10,13,69],register_tile_gener:[33,69],relabel:[31,32],relat:[43,44,45,46,70],releas:[23,45],release_cursor:[23,24],release_root:[11,12,13,14,76],remain:49,remov:[9,26,30,32,33,49,69],remove_c:30,remove_child:9,remove_children_from:30,remove_config_chain:[9,21,22,33,69],remove_direct_interc:[21,22],remove_edges_from:[31,32],remove_nod:[31,32],remove_nodes_from:[31,32],remove_point:26,remove_port:[30,49],remove_undriven_net:[9,21,22,33,69],renam:[27,43],rename_modul:16,render:[0,6,29,30,43,45,69,70,77,84,86,94,98],render_connection_box:[29,30,35,71],render_floorplan:69,render_grid:[13,14,15],render_ipin:[29,30],render_pattern:[17,18,19,20,21,22,23,24,25,26],render_switch_pattern:[29,30,35,71],repeat:[19,65],repo:45,report:[35,71],report_connect:[36,71],report_incoming_channel:[35,71],report_ipin:[29,30,36,71],report_outgoing_channel:[35,71],repositori:1,repres:[28,34,44,49,51,98],represent:[28,49,51,78],requir:87,reset:[7,17,27,43],reset_c:22,reset_conn_patt:22,reset_wir:22,resourc:[32,46],respect:[34,58,98],restructur:[43,44,46,69,79,87],result:101,return_group:[13,14],reus:49,revers:48,right:[20,24,25,29,31,32,34,35,65,71,72,84,98],right_bottom_grid_top_width_0_height_0_subtile_:69,right_cby_height:14,right_cby_width:14,right_chan:29,right_grid_left_width_0_height_0_subtile_:69,right_top_grid_bottom_width_0_height_0_subtile_:69,right_tre:17,right_width_0_height_0_subtile_:69,root:[19,71,84],rotat:[17,18,23,26],rout:[9,10,12,13,14,17,18,21,22,29,30,31,32,33,34,35,70,98],routingrend:[29,30,35],row1:[20,41],row2:[20,41],row3:[20,41],row4:[20,41],row:[25,78],rule:75,run:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,45,46,69],run_meti:[6,30,31,32],s:[1,11,58],same:[49,51,73],sampl:[17,18,44,78],sample_connect:17,save:[31,32,33,35,69,71],save_graph:[31,32],save_netlist:[9,33,69],save_paritioned_graph:32,save_partitioned_graph:32,savea:[10,13,14,15,17,18,19,20,21,22,23,24,25,26,34],sb11_gsb:30,sb:[13,14,21,22,27,29,33,35,36,43,69,72],sb_0__0_:[11,14],sb_0__1_:[11,14],sb_0__2_:11,sb_0__3_:11,sb_0__4_:11,sb_0__5_:11,sb_0__6_:11,sb_0__7_:11,sb_0__8_:[11,14],sb_1__0_:[11,14],sb_1__1_:[11,14,29,30,35],sb_1__2_:[11,14],sb_1__3_:11,sb_1__4_:11,sb_1__5_:11,sb_1__6_:11,sb_1__7_:11,sb_1__8_:[11,14],sb_2__0_:[11,14],sb_2__1_:[11,14],sb_2__2_:[11,14],sb_2__3_:11,sb_2__4_:11,sb_2__5_:11,sb_2__6_:11,sb_2__7_:11,sb_2__8_:[11,14],sb_3__0_:[11,14],sb_3__1_:[11,14],sb_3__2_:11,sb_3__3_:11,sb_3__4_:11,sb_3__5_:11,sb_3__6_:11,sb_3__7_:11,sb_3__8_:[11,14],sb_4__0_:11,sb_4__1_:11,sb_4__2_:11,sb_4__3_:11,sb_4__4_:11,sb_4__5_:11,sb_4__6_:11,sb_4__7_:11,sb_4__8_:11,sb_5__0_:11,sb_5__1_:11,sb_5__2_:11,sb_5__3_:11,sb_5__4_:11,sb_5__5_:11,sb_5__6_:11,sb_5__7_:11,sb_5__8_:11,sb_6__0_:11,sb_6__1_:11,sb_6__2_:11,sb_6__3_:11,sb_6__4_:11,sb_6__5_:11,sb_6__6_:11,sb_6__7_:11,sb_6__8_:11,sb_7__0_:11,sb_7__1_:11,sb_7__2_:11,sb_7__3_:11,sb_7__4_:11,sb_7__5_:11,sb_7__6_:11,sb_7__7_:11,sb_7__8_:11,sb_8__0_:[11,14],sb_8__1_:[11,14],sb_8__2_:[11,14],sb_8__3_:11,sb_8__4_:11,sb_8__5_:11,sb_8__6_:11,sb_8__7_:11,sb_8__8_:[11,14],sb_:[9,13,14,21,22,33,36],sb_bottom_l_in:69,sb_bottom_r_in:69,sb_color:[13,14],sb_left_b_in:69,sb_left_t_in:69,sb_render:[29,30,35,36],sb_right_b_in:69,sb_right_t_in:69,sb_top_l_in:69,sb_top_r_in:69,sc_height:[34,98],sc_width:[34,98],scalabl:44,scalar:[0,2,7,49],scale:[17,18,29,35,36,71,84,86,94],scalei:[34,98],scalex:[34,98],scan_chain:30,schemat:[0,9,46],scheme:72,script:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,44,87,98],sdn:[0,1,2,4,5,7,8,9,10,11,12,13,14,16,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,45,46,49,51,79],sdnphy:[0,2,4,5,7,16,20,22,28,34,46],search:44,search_from_point:26,search_to_point:[23,24,25,26],second:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36],section:[11,20,46,71,84],see:1,seek:[9,10,12,13,14,21,22,30,31,32,33],select:[1,76],self:[48,71,84],selfloop_edg:[31,32],separ:[0,46],seq:29,sequenc:87,seri:46,set:[32,34,72,77,98],set_color:[6,17,21,23,24,25,26,30],set_column_width:[13,14,15],set_label:6,set_printopt:[29,35,36],set_rankdir:[30,31,32],set_row_height:[13,14,15],set_shap:30,sexampl:9,shape:[10,13,14,29,34,69,98],shapingconf:91,share:46,shell:[30,32],shift:30,short_point:26,short_through:[24,26],shortcut:46,should:49,show:[29,30,46,51,88],show_graph_stat:[31,32],show_placement_data:[10,13,14],show_stat:[20,22],shown:[46,69,72],sice:[34,98],side2:[34,98],side:[19,20,25,30,32,34,35,69,71,72,84,98],signal:[17,18,30,31,32],similar:[34,98],simpl:[6,34,51,98],simpler:1,simplifi:[20,27,30,43,44],singl:[3,25,28,43,46,49,53],sink:[18,31,32],sink_point:[23,24,25,26],sink_pt:[23,24,25,26],site:71,size:[9,18,21,22,23,24,25,26,33,47,48,57,75,78,79],size_i:78,size_x:78,sizei:[74,75],sizex:[74,75],skip:[71,98],skip_connect:[10,13,14,34,98],skip_constraint:[2,4,7,20,21,22,30,31,32,46,69],skip_pin:[10,13,14,98],skip_point:[23,24,25,26],sklearn:32,small:25,some:[1,34,44,98],sort:[29,30,34,98],sort_cabl:69,sort_input_channel:29,sort_inst:69,sort_pin:69,sort_port:69,sort_print:69,sourc:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,47,48,49,50,52,53,54,55,56,57,58,69,71,72,79,80,81,82,83,84,85,86,87,88,89,90,92,93,94,95,98],source_fil:[9,10,12,13,14,21,22,30,31,32,33],space:[29,35,36,71,84,86,94],specif:[49,71,89],sphinx:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36],split:[19,20,27,28,29,30,31,43],split_port:[20,28,31,32,49],splitext:[29,35,36],spydenet:46,spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,45,46,47,48,49,50,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101],spydrnet_log:[2,4,8,9,10,11,12,13,14,21,22,29,30,31,32,33,34,35,36],spydrnet_phys:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,45,46,47,48,49,50,52,53,54,55,56,57,58,69,71,72,82,91,98],squar:[19,23,26],square_grid:[20,39,100],standard_cell_primit:[9,21,22,30,32],standard_cell_wrapp:[9,31],start:[9,46,69],startswith:[30,32],stat:[30,31,32,35],statist:[69,71],step:[18,19,21,23,24,25,26],store:[31,34,73,74,98],str:[1,6,9,10,11,12,13,14,21,22,30,31,32,33,35,49,53,54,57,69,71,76,79,84,89,90],strcutur:33,strictli:73,string:[69,98],strip:30,structur:[9,10,13,14,21,22,32,33,44,46,49,69,72,92],style:[31,32,98],stylesheet:98,sub_modul:[9,10,12,13,14,21,22,30,31,32,33],subgraph:[6,30],submodul:32,sufffix:49,suffix:[9,10,12,13,14,21,22,30,31,32,33,49],suit:87,sum:[29,30],summari:59,support:[17,18,44,98],support_fil:11,svg:[6,10,13,14,15,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,34,35,36,45,71,77,98],svg_main:[18,23,24,25,26],svgwrite:[23,24,25,26,45,98],sw:[29,30],sw_bottom:[29,30],sw_left:29,sw_right:29,sw_top:[29,30],switch_mat:29,switch_partition_03:31,sy:[21,22],symbol:98,system:6,t:[1,29,30,32,71],tag:30,target:30,task:[21,22,30,31,32],task_dir:8,tech:[29,30],techmap:[6,30],tempfil:[9,10,12,13,14,21,22,30,31,32,33],templat:82,temporari:[9,10,12,13,14,21,22,30,31,32,33],thei:49,them:[29,98],thi:[0,2,4,5,6,7,8,9,10,11,13,14,15,17,18,19,21,28,29,30,31,32,33,34,35,36,45,46,47,48,49,50,51,52,53,55,56,57,58,69,70,71,72,73,74,75,76,78,79,84,86,87,88,92,95,98],thoguh:32,through:[25,49],tighter:72,tile01:[9,72],tile02:33,tile:[10,13,14,19,27,43,69,87],tile_1__1_:38,tile_1__2_:38,tile_1__:41,tile_2__1_:38,tile_2__2_:38,tile_2__:41,tile_3__:41,tile_4__:41,tile_cr:69,tile_nam:72,tileabl:21,tiles_data:33,time:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,72],titl:[17,18,19,20,21,22,23,24,25,26],to_i:73,to_n:32,to_numpy_arrai:[6,30,31,32],to_point:26,to_pydot:[6,19,28,30,31,32],to_undirect:[31,32],to_x:73,todo:[5,16,19,34,87,98],togther:49,tool:[1,51],top:[0,2,4,7,9,11,20,21,22,25,28,29,30,31,32,33,34,35,37,38,40,41,46,54,65,69,71,72,79,84,98],top_1:71,top_cbx_height:14,top_cbx_width:14,top_chan:29,top_definit:[20,21,22],top_grid:[30,31],top_grid_:30,top_grid_bottom_width_0_height_0_subtile_:69,top_inst:[0,1,2,4,7,20,28,30,34,46,54],top_left_grid_right_width_0_height_0_subtile_:69,top_modul:[9,10,13,14,21,22,33,69,72,79,81,83,85,87,88,98],top_pin_i:30,top_pinmap:29,top_right_grid_left_width_0_height_0_subtile_:69,top_width_0_height_0_subtile_:69,topsid:65,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36],total_weight:19,toward:[71,72],track:32,track_0:32,tranform:87,transal:[17,18],transform:[17,18,34,44,51,59,98],transit:21,translat:[17,18,19,21,23,24,25,26],tree:[6,43],tree_manag:[23,26],tree_patt:[23,26],trim_bord:[23,24,26],tupl:[32,49],turtl:23,tutori:44,two:[3,27,30,32,43,49],txt:[10,11,13,14],type:[48,49,54,57,89,90],u:25,unchang:49,unconnect:46,under:45,undriven:[9,33,69],ungroup:[3,43],uniqu:[49,69,71,84],unwant:30,up:[24,25],updat:[29,71,72],update_dimens:71,upper:[32,35,48],us:[0,1,6,9,10,13,14,15,21,27,30,31,32,34,44,45,46,49,51,69,98],user:[10,13,14,44,45,55],usign:9,usng:[17,18],util:[1,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,29,30,31,32,33,34,35,36,46,59,69,71,72,98],v:[2,4,7,9,10,12,13,14,20,21,22,24,25,29,30,31,32,33,34,35,46],v_chan:32,valid:[34,46,98],valu:[30,31,32,34,98],varaiabl:14,variabl:[32,34,69,98],vector:[0,2,7,49],veri_proj:9,verilog:[9,12,20,21,22,27,30,31,32,34,43,44,46,47,50,69,90,98],vertic:[29,32,35,36,69,71,73],viewbox:[71,77,98],visit:45,visual:[10,13,14,34,44,59],visualiaz:98,visualis:[3,34,43,77,98,99],vpr:8,vpr_arch:[8,80],vpr_arch_render_demo:[11,76],vstack:[29,30],vweight:[6,30,31,32,95],w:[9,11,14,24,30,31,32],wai:51,we:[21,45,46],web:46,websock:45,websocket:45,weight:[6,19,28,30,31,32],weigt:30,what:1,when:[34,98],where:[29,34,98],which:[8,17,18,21,30,34,44,46,49,69,79,98],whichcna:69,width:[11,14,18,19,20,21,23,24,25,26,34,72,75,77,78,98],width_f:[18,23,26],window:[0,46],wire0:[7,37,40,46],wire:[0,1,2,7,9,10,13,14,19,20,21,22,28,30,33,37,38,40,41,46,48,49,51,52,53,56,70,72],wire_bu:37,wire_feedthrough:7,without:49,work:[69,79],would:51,wrapper:54,write:[9,10,11,12,13,14,21,22,30,31,32,33,95],write_blackbox:[20,21,22],write_dot:[19,30,31,32],write_metis_graph:[6,30,31,32],write_png:[19,30],write_svg:[6,19,28,30,31,32],written:65,x:[1,9,11,12,14,18,19,20,21,22,23,24,25,26,29,30,33,35,69,78],x_margin:17,x_offset:[13,14],xadj:[6,92],xi:[13,14],xind:25,xml:[8,11,12,13,14,29,30,35,36,71,76,84],y:[11,12,14,18,19,20,21,22,23,24,25,26,45,69,78],y_offset:[13,14],yaml:20,ydir:[21,24,25],yet:45,yi:[13,14],yind:25,yosi:9,you:[45,46,51],your:45,zip:[3,27,32],zoom:98},titles:["<span class=\"section-number\">1.1. </span>Visualise Hierarchical Netlist","<span class=\"section-number\">1.2. </span>Display Netlist Information Functions","<span class=\"section-number\">1.3. </span>Grouping ungrouping cells","<span class=\"section-number\">1. </span>Basic Restructuring Examples","<span class=\"section-number\">1.4. </span>Merging two instances in the design","<span class=\"section-number\">1.5. </span>Merging group of instances","<span class=\"section-number\">1.6. </span>Partitions Experimentation","<span class=\"section-number\">1.7. </span>Generating feedthrough from single instance","<span class=\"section-number\">2.1.1. </span>OpenFPGA Architecture Parsing","<span class=\"section-number\">2.1.2. </span>Render FPGA Basic Elements","<span class=\"section-number\">2.1.3. </span>Render Placement information from Verilog netlist","<span class=\"section-number\">2.1.4. </span>FPGA Layout grid generation","<span class=\"section-number\">2.1.5. </span>FPGA Instance to Layout mapping","<span class=\"section-number\">2.1.6. </span>Render Placement information from Verilog netlist","<span class=\"section-number\">2.1.7. </span>Render Placement information from Verilog netlist","<span class=\"section-number\">2.1.8. </span>Grid Floorplan Generator","<span class=\"section-number\">2.1.9. </span>Renaming Homogeneous FPGA Modules","<span class=\"section-number\">2.2.1. </span>Connection Pattern Generation","<span class=\"section-number\">2.2.2. </span>Create H-Tree Connectivity pattern","<span class=\"section-number\">2.2.3. </span>Create Hybrid Connectivity Pattern","<span class=\"section-number\">2.2.4. </span>Create Clock Tree Embedding","<span class=\"section-number\">2.2.5. </span>Two layer H-Tree insertion in 4x4 FPGA","<span class=\"section-number\">2.2.6. </span>Create Reset Feedthrough in fpga_top","<span class=\"section-number\">2.2.7. </span>Clock tree insertion Example Architecture 1","<span class=\"section-number\">2.2.8. </span>Clock tree insertion Example Architecture 2","<span class=\"section-number\">2.2.9. </span>Clock tree insertion Example Architecture 3","<span class=\"section-number\">2.2.10. </span>Clock tree insertion Example Architecture 3","<span class=\"section-number\">2. </span>OpenFPGA Related Restructuring","<span class=\"section-number\">2.4.1. </span>Netlist to graph (networkx)","<span class=\"section-number\">2.4.2. </span>Partition Conn Box 01","<span class=\"section-number\">2.4.3. </span>Partition Conn Box 02","<span class=\"section-number\">2.4.4. </span>Partition Conn Box 02 - Simplified","<span class=\"section-number\">2.4.5. </span>Split CBs and SBs across fabric","<span class=\"section-number\">2.4.6. </span>FPGA Tiles from OpenFPGA Verilog","<span class=\"section-number\">2.3.1. </span>Demonstrate how to render basic floorplan","<span class=\"section-number\">2.3.2. </span>Rendering Switch and Connection Boxes","<span class=\"section-number\">2.3.3. </span>Rendering Switch and Connection Boxes","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Developers Guidelines","Examples","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Instance","Library","OuterPin","Pin","Port","Wire","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","util.ConnectPoint","util.ConnectPointList","util.ConnectionPattern","util.FPGAGridGen","util.FloorPlanViz","util.GridFloorplanGen","util.OpenFPGA","util.OpenFPGA_Arch","util.OpenFPGA_Config_Generator","util.OpenFPGA_Placement_Generator","util.OpenFPGA_Tile_Generator","util.RoutingRender","util.Tile01","util.cb_renderer","util.config_chain_01","util.config_chain_simple","util.get_attr","util.get_names","util.initial_placement","util.prepare_graph_from_nx","util.run_metis","util.sb_renderer","util.write_metis_graph","Utility Functions","Architecture Visualisation","FloorPlan Visualizer","Visualization and Floorplanning","Sample verilog netlist","Unit Tests"],titleterms:{"01":[29,72],"02":[30,31],"1":23,"2":24,"3":[25,26],"4x4":21,"class":[42,96],"function":[1,96],"switch":[35,36],In:46,across:32,api:[51,59,70],architectur:[8,23,24,25,26,97],base:[69,70],basic:[3,9,27,34,51,100],basic_hierarchi:37,bottom:[60,61,62],box:[29,30,31,35,36],bundl:47,cabl:48,cb:32,cb_render:[71,86],cell:2,channel:[71,84],clock:[20,23,24,25,26,27],config_chain_01:87,config_chain_simpl:88,configur:70,conn:[29,30,31],connect:[17,18,19,35,36,96],connectionpattern:75,connectpoint:73,connectpointlist:74,content:44,creat:[18,19,20,22],debug:46,definit:49,demonstr:34,depend:45,descript:65,design:[4,100],detail:72,develop:[42,45],displai:1,document:44,each:72,element:[9,50],embed:[20,27],exampl:[3,23,24,25,26,27,43,46],experiment:6,fabric:32,feedthrough:[7,22],floorplan:[15,34,98,99],floorplanviz:77,fpga:[9,11,12,16,21,33,96,100],fpga_top:22,fpgagridgen:76,from:[7,10,13,14,33],gener:[7,11,15,17,96],get_attr:89,get_nam:90,graph:[28,96],grid:[11,15],grid_exampl:38,gridfloorplangen:78,group:[2,5],guidelin:42,h:[18,21],helper:96,heterogen:100,hierarch:0,hierarchi:42,homogen:[16,100],how:34,hybrid:19,indic:44,inform:[1,10,13,14],initial_plac:91,innerpin:52,insert:[21,23,24,25,26],instal:45,instanc:[4,5,7,12,53],instanti:100,interfac:46,io:65,layer:21,layout:[11,12],left:[60,63,66],librari:54,map:12,merg:[4,5],method:[72,96],modul:[16,27],multi:100,nested_hierarchi:40,netlist:[0,1,10,13,14,28,39,100],networkx:28,object:51,openfpga:[8,27,33,69,70,79,96],openfpga_arch:80,openfpga_config_gener:81,openfpga_placement_gener:82,openfpga_tile_gener:83,outerpin:55,outlin:[99,100],output:[8,34,46],overview:[47,48,49,50,52,53,54,55,56,57,58,69,96,98],pars:8,partit:[6,27,29,30,31,96],pattern:[17,18,19,96],physic:[44,51],pin:56,placement:[10,13,14],port:57,prepare_graph_from_nx:92,refer:59,relat:[27,96],renam:16,render:[9,10,13,14,27,34,35,36,71,96],reset:22,restructur:[3,27],right:[61,64,67],rout:71,routingrend:[71,84],run_meti:93,sampl:[39,100],sb:32,sb_render:[71,94],script:46,sdc:70,shell:46,simplifi:31,singl:7,split:32,spydrnet:[44,51],square_grid:41,structur:42,summari:51,tabl:44,templat:96,test:101,tile01:85,tile:[33,60,61,62,63,64,65,66,67,68,70,72,96],top:[66,67,68],transform:70,tree:[18,20,21,23,24,25,26,27],tutori:46,two:[4,21],type:51,ungroup:2,unit:101,util:[73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96],valid:45,variabl:[71,84],verif:70,verilog:[10,13,14,33,39,100],version:45,visual:[46,96,98,99],visualis:[0,97],wire:58,write_metis_graph:95}})