// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="network,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.510000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=88,HLS_SYN_DSP=131,HLS_SYN_FF=11291,HLS_SYN_LUT=17944,HLS_VERSION=2018_3}" *)

module network (
        ap_clk,
        ap_rst_n,
        input_data_TDATA,
        input_data_TVALID,
        input_data_TREADY,
        input_data_TKEEP,
        input_data_TSTRB,
        input_data_TUSER,
        input_data_TLAST,
        input_data_TID,
        input_data_TDEST,
        output_data_TDATA,
        output_data_TVALID,
        output_data_TREADY,
        output_data_TKEEP,
        output_data_TSTRB,
        output_data_TUSER,
        output_data_TLAST,
        output_data_TID,
        output_data_TDEST,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 37'd1;
parameter    ap_ST_fsm_state2 = 37'd2;
parameter    ap_ST_fsm_state3 = 37'd4;
parameter    ap_ST_fsm_state4 = 37'd8;
parameter    ap_ST_fsm_state5 = 37'd16;
parameter    ap_ST_fsm_state6 = 37'd32;
parameter    ap_ST_fsm_state7 = 37'd64;
parameter    ap_ST_fsm_state8 = 37'd128;
parameter    ap_ST_fsm_state9 = 37'd256;
parameter    ap_ST_fsm_state10 = 37'd512;
parameter    ap_ST_fsm_state11 = 37'd1024;
parameter    ap_ST_fsm_state12 = 37'd2048;
parameter    ap_ST_fsm_state13 = 37'd4096;
parameter    ap_ST_fsm_state14 = 37'd8192;
parameter    ap_ST_fsm_state15 = 37'd16384;
parameter    ap_ST_fsm_state16 = 37'd32768;
parameter    ap_ST_fsm_state17 = 37'd65536;
parameter    ap_ST_fsm_state18 = 37'd131072;
parameter    ap_ST_fsm_state19 = 37'd262144;
parameter    ap_ST_fsm_state20 = 37'd524288;
parameter    ap_ST_fsm_state21 = 37'd1048576;
parameter    ap_ST_fsm_state22 = 37'd2097152;
parameter    ap_ST_fsm_state23 = 37'd4194304;
parameter    ap_ST_fsm_state24 = 37'd8388608;
parameter    ap_ST_fsm_state25 = 37'd16777216;
parameter    ap_ST_fsm_state26 = 37'd33554432;
parameter    ap_ST_fsm_state27 = 37'd67108864;
parameter    ap_ST_fsm_state28 = 37'd134217728;
parameter    ap_ST_fsm_state29 = 37'd268435456;
parameter    ap_ST_fsm_state30 = 37'd536870912;
parameter    ap_ST_fsm_state31 = 37'd1073741824;
parameter    ap_ST_fsm_state32 = 37'd2147483648;
parameter    ap_ST_fsm_state33 = 37'd4294967296;
parameter    ap_ST_fsm_state34 = 37'd8589934592;
parameter    ap_ST_fsm_state35 = 37'd17179869184;
parameter    ap_ST_fsm_state36 = 37'd34359738368;
parameter    ap_ST_fsm_state37 = 37'd68719476736;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [15:0] input_data_TDATA;
input   input_data_TVALID;
output   input_data_TREADY;
input  [1:0] input_data_TKEEP;
input  [1:0] input_data_TSTRB;
input  [0:0] input_data_TUSER;
input  [0:0] input_data_TLAST;
input  [0:0] input_data_TID;
input  [0:0] input_data_TDEST;
output  [15:0] output_data_TDATA;
output   output_data_TVALID;
input   output_data_TREADY;
output  [1:0] output_data_TKEEP;
output  [1:0] output_data_TSTRB;
output  [0:0] output_data_TUSER;
output  [0:0] output_data_TLAST;
output  [0:0] output_data_TID;
output  [0:0] output_data_TDEST;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [15:0] input_data_V_data_V_0_data_out;
wire    input_data_V_data_V_0_vld_in;
wire    input_data_V_data_V_0_vld_out;
wire    input_data_V_data_V_0_ack_in;
reg    input_data_V_data_V_0_ack_out;
reg   [15:0] input_data_V_data_V_0_payload_A;
reg   [15:0] input_data_V_data_V_0_payload_B;
reg    input_data_V_data_V_0_sel_rd;
reg    input_data_V_data_V_0_sel_wr;
wire    input_data_V_data_V_0_sel;
wire    input_data_V_data_V_0_load_A;
wire    input_data_V_data_V_0_load_B;
reg   [1:0] input_data_V_data_V_0_state;
wire    input_data_V_data_V_0_state_cmp_full;
reg   [1:0] input_data_V_keep_V_0_data_out;
wire    input_data_V_keep_V_0_vld_in;
wire    input_data_V_keep_V_0_vld_out;
wire    input_data_V_keep_V_0_ack_in;
reg    input_data_V_keep_V_0_ack_out;
reg   [1:0] input_data_V_keep_V_0_payload_A;
reg   [1:0] input_data_V_keep_V_0_payload_B;
reg    input_data_V_keep_V_0_sel_rd;
reg    input_data_V_keep_V_0_sel_wr;
wire    input_data_V_keep_V_0_sel;
wire    input_data_V_keep_V_0_load_A;
wire    input_data_V_keep_V_0_load_B;
reg   [1:0] input_data_V_keep_V_0_state;
wire    input_data_V_keep_V_0_state_cmp_full;
reg   [1:0] input_data_V_strb_V_0_data_out;
wire    input_data_V_strb_V_0_vld_in;
wire    input_data_V_strb_V_0_vld_out;
wire    input_data_V_strb_V_0_ack_in;
reg    input_data_V_strb_V_0_ack_out;
reg   [1:0] input_data_V_strb_V_0_payload_A;
reg   [1:0] input_data_V_strb_V_0_payload_B;
reg    input_data_V_strb_V_0_sel_rd;
reg    input_data_V_strb_V_0_sel_wr;
wire    input_data_V_strb_V_0_sel;
wire    input_data_V_strb_V_0_load_A;
wire    input_data_V_strb_V_0_load_B;
reg   [1:0] input_data_V_strb_V_0_state;
wire    input_data_V_strb_V_0_state_cmp_full;
reg   [0:0] input_data_V_id_V_0_data_out;
wire    input_data_V_id_V_0_vld_in;
wire    input_data_V_id_V_0_vld_out;
wire    input_data_V_id_V_0_ack_in;
reg    input_data_V_id_V_0_ack_out;
reg   [0:0] input_data_V_id_V_0_payload_A;
reg   [0:0] input_data_V_id_V_0_payload_B;
reg    input_data_V_id_V_0_sel_rd;
reg    input_data_V_id_V_0_sel_wr;
wire    input_data_V_id_V_0_sel;
wire    input_data_V_id_V_0_load_A;
wire    input_data_V_id_V_0_load_B;
reg   [1:0] input_data_V_id_V_0_state;
wire    input_data_V_id_V_0_state_cmp_full;
reg   [0:0] input_data_V_dest_V_0_data_out;
wire    input_data_V_dest_V_0_vld_in;
wire    input_data_V_dest_V_0_vld_out;
wire    input_data_V_dest_V_0_ack_in;
reg    input_data_V_dest_V_0_ack_out;
reg   [0:0] input_data_V_dest_V_0_payload_A;
reg   [0:0] input_data_V_dest_V_0_payload_B;
reg    input_data_V_dest_V_0_sel_rd;
reg    input_data_V_dest_V_0_sel_wr;
wire    input_data_V_dest_V_0_sel;
wire    input_data_V_dest_V_0_load_A;
wire    input_data_V_dest_V_0_load_B;
reg   [1:0] input_data_V_dest_V_0_state;
wire    input_data_V_dest_V_0_state_cmp_full;
reg   [15:0] output_data_V_data_V_1_data_out;
reg    output_data_V_data_V_1_vld_in;
wire    output_data_V_data_V_1_vld_out;
wire    output_data_V_data_V_1_ack_in;
wire    output_data_V_data_V_1_ack_out;
reg   [15:0] output_data_V_data_V_1_payload_A;
reg   [15:0] output_data_V_data_V_1_payload_B;
reg    output_data_V_data_V_1_sel_rd;
reg    output_data_V_data_V_1_sel_wr;
wire    output_data_V_data_V_1_sel;
wire    output_data_V_data_V_1_load_A;
wire    output_data_V_data_V_1_load_B;
reg   [1:0] output_data_V_data_V_1_state;
wire    output_data_V_data_V_1_state_cmp_full;
reg   [1:0] output_data_V_keep_V_1_data_out;
reg    output_data_V_keep_V_1_vld_in;
wire    output_data_V_keep_V_1_vld_out;
wire    output_data_V_keep_V_1_ack_in;
wire    output_data_V_keep_V_1_ack_out;
reg   [1:0] output_data_V_keep_V_1_payload_A;
reg   [1:0] output_data_V_keep_V_1_payload_B;
reg    output_data_V_keep_V_1_sel_rd;
reg    output_data_V_keep_V_1_sel_wr;
wire    output_data_V_keep_V_1_sel;
wire    output_data_V_keep_V_1_load_A;
wire    output_data_V_keep_V_1_load_B;
reg   [1:0] output_data_V_keep_V_1_state;
wire    output_data_V_keep_V_1_state_cmp_full;
reg   [1:0] output_data_V_strb_V_1_data_out;
reg    output_data_V_strb_V_1_vld_in;
wire    output_data_V_strb_V_1_vld_out;
wire    output_data_V_strb_V_1_ack_in;
wire    output_data_V_strb_V_1_ack_out;
reg   [1:0] output_data_V_strb_V_1_payload_A;
reg   [1:0] output_data_V_strb_V_1_payload_B;
reg    output_data_V_strb_V_1_sel_rd;
reg    output_data_V_strb_V_1_sel_wr;
wire    output_data_V_strb_V_1_sel;
wire    output_data_V_strb_V_1_load_A;
wire    output_data_V_strb_V_1_load_B;
reg   [1:0] output_data_V_strb_V_1_state;
wire    output_data_V_strb_V_1_state_cmp_full;
reg   [0:0] output_data_V_user_V_1_data_out;
reg    output_data_V_user_V_1_vld_in;
wire    output_data_V_user_V_1_vld_out;
wire    output_data_V_user_V_1_ack_in;
wire    output_data_V_user_V_1_ack_out;
reg   [0:0] output_data_V_user_V_1_payload_A;
reg   [0:0] output_data_V_user_V_1_payload_B;
reg    output_data_V_user_V_1_sel_rd;
reg    output_data_V_user_V_1_sel_wr;
wire    output_data_V_user_V_1_sel;
wire    output_data_V_user_V_1_load_A;
wire    output_data_V_user_V_1_load_B;
reg   [1:0] output_data_V_user_V_1_state;
wire    output_data_V_user_V_1_state_cmp_full;
reg   [0:0] output_data_V_last_V_1_data_out;
reg    output_data_V_last_V_1_vld_in;
wire    output_data_V_last_V_1_vld_out;
wire    output_data_V_last_V_1_ack_in;
wire    output_data_V_last_V_1_ack_out;
reg   [0:0] output_data_V_last_V_1_payload_A;
reg   [0:0] output_data_V_last_V_1_payload_B;
reg    output_data_V_last_V_1_sel_rd;
reg    output_data_V_last_V_1_sel_wr;
wire    output_data_V_last_V_1_sel;
wire    output_data_V_last_V_1_load_A;
wire    output_data_V_last_V_1_load_B;
reg   [1:0] output_data_V_last_V_1_state;
wire    output_data_V_last_V_1_state_cmp_full;
reg   [0:0] output_data_V_id_V_1_data_out;
reg    output_data_V_id_V_1_vld_in;
wire    output_data_V_id_V_1_vld_out;
wire    output_data_V_id_V_1_ack_in;
wire    output_data_V_id_V_1_ack_out;
reg   [0:0] output_data_V_id_V_1_payload_A;
reg   [0:0] output_data_V_id_V_1_payload_B;
reg    output_data_V_id_V_1_sel_rd;
reg    output_data_V_id_V_1_sel_wr;
wire    output_data_V_id_V_1_sel;
wire    output_data_V_id_V_1_load_A;
wire    output_data_V_id_V_1_load_B;
reg   [1:0] output_data_V_id_V_1_state;
wire    output_data_V_id_V_1_state_cmp_full;
reg   [0:0] output_data_V_dest_V_1_data_out;
reg    output_data_V_dest_V_1_vld_in;
wire    output_data_V_dest_V_1_vld_out;
wire    output_data_V_dest_V_1_ack_in;
wire    output_data_V_dest_V_1_ack_out;
reg   [0:0] output_data_V_dest_V_1_payload_A;
reg   [0:0] output_data_V_dest_V_1_payload_B;
reg    output_data_V_dest_V_1_sel_rd;
reg    output_data_V_dest_V_1_sel_wr;
wire    output_data_V_dest_V_1_sel;
wire    output_data_V_dest_V_1_load_A;
wire    output_data_V_dest_V_1_load_B;
reg   [1:0] output_data_V_dest_V_1_state;
wire    output_data_V_dest_V_1_state_cmp_full;
reg   [15:0] Padding2D_0_width;
reg   [9:0] Padding2D_0_array_address0;
reg    Padding2D_0_array_ce0;
reg    Padding2D_0_array_we0;
wire   [15:0] Padding2D_0_array_q0;
reg    Padding2D_0_array_ce1;
wire   [15:0] Padding2D_0_array_q1;
reg   [15:0] Padding2D_0_depth;
reg   [15:0] Padding2D_0_height;
reg   [15:0] Conv2D_0_depth;
reg   [15:0] Conv2D_0_height;
reg   [15:0] Conv2D_0_width;
reg   [13:0] Conv2D_0_array_address0;
reg    Conv2D_0_array_ce0;
reg    Conv2D_0_array_we0;
wire   [15:0] Conv2D_0_array_q0;
reg   [15:0] MaxPooling2D_0_depth;
reg   [15:0] MaxPooling2D_0_heigh;
reg   [15:0] MaxPooling2D_0_width;
reg   [11:0] MaxPooling2D_0_array_address0;
reg    MaxPooling2D_0_array_ce0;
reg    MaxPooling2D_0_array_we0;
wire   [15:0] MaxPooling2D_0_array_q0;
reg   [15:0] Padding2D_1_height;
reg   [15:0] Padding2D_1_width;
reg   [11:0] Padding2D_1_array_address0;
reg    Padding2D_1_array_ce0;
reg    Padding2D_1_array_we0;
wire   [15:0] Padding2D_1_array_q0;
reg    Padding2D_1_array_ce1;
wire   [15:0] Padding2D_1_array_q1;
reg   [15:0] Padding2D_1_depth;
reg   [15:0] Conv2D_1_depth;
reg   [15:0] Conv2D_1_height;
reg   [15:0] Conv2D_1_width;
reg   [10:0] Conv2D_1_array_address0;
reg    Conv2D_1_array_ce0;
reg    Conv2D_1_array_we0;
wire   [15:0] Conv2D_1_array_q0;
reg   [15:0] MaxPooling2D_1_depth;
reg   [15:0] MaxPooling2D_1_heigh;
reg   [15:0] MaxPooling2D_1_width;
reg   [8:0] MaxPooling2D_1_array_address0;
reg    MaxPooling2D_1_array_ce0;
reg    MaxPooling2D_1_array_we0;
wire   [15:0] MaxPooling2D_1_array_q0;
reg   [15:0] Padding2D_2_height;
reg   [15:0] Padding2D_2_width;
reg   [9:0] Padding2D_2_array_address0;
reg    Padding2D_2_array_ce0;
reg    Padding2D_2_array_we0;
wire   [15:0] Padding2D_2_array_q0;
reg    Padding2D_2_array_ce1;
wire   [15:0] Padding2D_2_array_q1;
reg   [15:0] Padding2D_2_depth;
reg   [15:0] Conv2D_2_depth;
reg   [15:0] Conv2D_2_height;
reg   [15:0] Conv2D_2_width;
reg   [8:0] Conv2D_2_array_address0;
reg    Conv2D_2_array_ce0;
reg    Conv2D_2_array_we0;
wire   [15:0] Conv2D_2_array_q0;
reg   [15:0] UpSampling2D_0_depth;
reg   [15:0] UpSampling2D_0_heigh;
reg   [15:0] UpSampling2D_0_width;
reg   [10:0] UpSampling2D_0_array_address0;
reg    UpSampling2D_0_array_ce0;
reg    UpSampling2D_0_array_we0;
wire   [15:0] UpSampling2D_0_array_q0;
reg   [15:0] Padding2D_3_height;
reg   [15:0] Padding2D_3_width;
reg   [10:0] Padding2D_3_array_address0;
reg    Padding2D_3_array_ce0;
reg    Padding2D_3_array_we0;
wire   [15:0] Padding2D_3_array_q0;
reg    Padding2D_3_array_ce1;
wire   [15:0] Padding2D_3_array_q1;
reg   [15:0] Padding2D_3_depth;
reg   [15:0] Conv2D_3_depth;
reg   [15:0] Conv2D_3_height;
reg   [15:0] Conv2D_3_width;
reg   [11:0] Conv2D_3_array_address0;
reg    Conv2D_3_array_ce0;
reg    Conv2D_3_array_we0;
wire   [15:0] Conv2D_3_array_q0;
reg   [15:0] UpSampling2D_1_depth;
reg   [15:0] UpSampling2D_1_heigh;
reg   [15:0] UpSampling2D_1_width;
reg   [13:0] UpSampling2D_1_array_address0;
reg    UpSampling2D_1_array_ce0;
reg    UpSampling2D_1_array_we0;
wire   [15:0] UpSampling2D_1_array_q0;
reg   [15:0] Padding2D_4_height;
reg   [15:0] Padding2D_4_width;
reg   [13:0] Padding2D_4_array_address0;
reg    Padding2D_4_array_ce0;
reg    Padding2D_4_array_we0;
wire   [15:0] Padding2D_4_array_q0;
reg    Padding2D_4_array_ce1;
wire   [15:0] Padding2D_4_array_q1;
reg   [15:0] Padding2D_4_depth;
reg   [15:0] Conv2D_4_depth;
reg   [15:0] Conv2D_4_height;
reg   [15:0] Conv2D_4_width;
reg   [9:0] Conv2D_4_array_address0;
reg    Conv2D_4_array_ce0;
reg    Conv2D_4_array_we0;
wire   [15:0] Conv2D_4_array_q0;
reg    input_data_TDATA_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond_fu_1091_p2;
reg    output_data_TDATA_blk_n;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
reg   [15:0] reg_875;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond2_fu_1049_p2;
wire    ap_CS_fsm_state5;
reg   [15:0] reg_881;
wire    ap_CS_fsm_state7;
reg   [15:0] reg_887;
reg   [15:0] reg_893;
wire    ap_CS_fsm_state9;
reg   [15:0] reg_899;
reg   [15:0] reg_905;
reg   [15:0] reg_911;
wire    ap_CS_fsm_state11;
reg   [15:0] reg_917;
reg   [15:0] reg_923;
wire    ap_CS_fsm_state13;
reg   [15:0] reg_929;
reg   [15:0] reg_935;
wire    ap_CS_fsm_state15;
reg   [15:0] reg_941;
reg   [15:0] reg_947;
reg   [15:0] reg_953;
wire    ap_CS_fsm_state17;
reg   [15:0] reg_959;
reg   [15:0] reg_965;
wire    ap_CS_fsm_state19;
reg   [15:0] reg_971;
reg   [15:0] reg_977;
wire    ap_CS_fsm_state21;
reg   [15:0] reg_983;
reg   [15:0] reg_989;
reg   [15:0] reg_995;
wire    ap_CS_fsm_state23;
reg   [15:0] reg_1001;
reg   [15:0] reg_1007;
wire    ap_CS_fsm_state25;
reg   [15:0] reg_1013;
reg   [15:0] reg_1019;
wire    ap_CS_fsm_state27;
reg   [15:0] reg_1025;
reg   [15:0] reg_1031;
reg   [15:0] reg_1037;
wire    ap_CS_fsm_state29;
reg   [15:0] reg_1043;
wire   [4:0] height_4_fu_1055_p2;
reg   [4:0] height_4_reg_1449;
wire   [10:0] tmp_3_fu_1085_p2;
reg   [10:0] tmp_3_reg_1454;
wire   [4:0] width_6_fu_1097_p2;
reg    ap_block_state3;
wire   [31:0] depth_fu_1206_p2;
reg   [31:0] depth_reg_1535;
wire    ap_CS_fsm_state31;
wire   [37:0] tmp_6_fu_1236_p2;
reg   [37:0] tmp_6_reg_1540;
wire   [0:0] tmp_60_fu_1200_p2;
wire   [31:0] height_3_fu_1252_p2;
reg   [31:0] height_3_reg_1548;
wire    ap_CS_fsm_state32;
wire   [10:0] tmp_11_fu_1291_p2;
reg   [10:0] tmp_11_reg_1553;
wire   [0:0] tmp_63_fu_1246_p2;
wire   [10:0] tmp_14_fu_1321_p2;
reg   [10:0] tmp_14_reg_1558;
wire   [16:0] tmp_67_cast_fu_1331_p1;
reg   [16:0] tmp_67_cast_reg_1563;
wire    ap_CS_fsm_state33;
wire   [31:0] width_7_fu_1341_p2;
reg   [31:0] width_7_reg_1571;
wire   [0:0] tmp_65_fu_1335_p2;
wire   [10:0] tmp_16_fu_1361_p2;
reg   [10:0] tmp_16_reg_1581;
wire   [0:0] tmp_user_V_fu_1378_p2;
reg   [0:0] tmp_user_V_reg_1586;
wire   [0:0] tmp_68_fu_1398_p2;
reg   [0:0] tmp_68_reg_1591;
wire    ap_CS_fsm_state34;
reg   [15:0] tmp_data_V_1_reg_1615;
wire   [1:0] out_0_keep_V_q0;
wire   [1:0] out_0_strb_V_q0;
wire   [0:0] out_0_id_V_q0;
wire   [0:0] out_0_dest_V_q0;
reg   [9:0] input_0_array_0_address0;
reg    input_0_array_0_ce0;
reg    input_0_array_0_we0;
wire   [15:0] input_0_array_0_q0;
reg   [9:0] out_0_keep_V_address0;
reg    out_0_keep_V_ce0;
reg    out_0_keep_V_we0;
reg   [9:0] out_0_strb_V_address0;
reg    out_0_strb_V_ce0;
reg    out_0_strb_V_we0;
reg   [9:0] out_0_id_V_address0;
reg    out_0_id_V_ce0;
reg    out_0_id_V_we0;
reg   [9:0] out_0_dest_V_address0;
reg    out_0_dest_V_ce0;
reg    out_0_dest_V_we0;
wire    grp_conv2d_fix16_3_fu_486_ap_start;
wire    grp_conv2d_fix16_3_fu_486_ap_done;
wire    grp_conv2d_fix16_3_fu_486_ap_idle;
wire    grp_conv2d_fix16_3_fu_486_ap_ready;
wire   [8:0] grp_conv2d_fix16_3_fu_486_output_r_address0;
wire    grp_conv2d_fix16_3_fu_486_output_r_ce0;
wire    grp_conv2d_fix16_3_fu_486_output_r_we0;
wire   [15:0] grp_conv2d_fix16_3_fu_486_output_r_d0;
wire   [9:0] grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0;
wire    grp_conv2d_fix16_3_fu_486_Padding2D_2_array_ce0;
wire   [9:0] grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address1;
wire    grp_conv2d_fix16_3_fu_486_Padding2D_2_array_ce1;
wire    grp_conv2d_fix16_1_fu_504_ap_start;
wire    grp_conv2d_fix16_1_fu_504_ap_done;
wire    grp_conv2d_fix16_1_fu_504_ap_idle;
wire    grp_conv2d_fix16_1_fu_504_ap_ready;
wire   [13:0] grp_conv2d_fix16_1_fu_504_output_r_address0;
wire    grp_conv2d_fix16_1_fu_504_output_r_ce0;
wire    grp_conv2d_fix16_1_fu_504_output_r_we0;
wire   [15:0] grp_conv2d_fix16_1_fu_504_output_r_d0;
wire   [9:0] grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0;
wire    grp_conv2d_fix16_1_fu_504_Padding2D_0_array_ce0;
wire   [9:0] grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address1;
wire    grp_conv2d_fix16_1_fu_504_Padding2D_0_array_ce1;
wire    grp_conv2d_fix16_2_fu_522_ap_start;
wire    grp_conv2d_fix16_2_fu_522_ap_done;
wire    grp_conv2d_fix16_2_fu_522_ap_idle;
wire    grp_conv2d_fix16_2_fu_522_ap_ready;
wire   [10:0] grp_conv2d_fix16_2_fu_522_Conv2D_1_array_address0;
wire    grp_conv2d_fix16_2_fu_522_Conv2D_1_array_ce0;
wire    grp_conv2d_fix16_2_fu_522_Conv2D_1_array_we0;
wire   [15:0] grp_conv2d_fix16_2_fu_522_Conv2D_1_array_d0;
wire   [11:0] grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0;
wire    grp_conv2d_fix16_2_fu_522_Padding2D_1_array_ce0;
wire   [11:0] grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address1;
wire    grp_conv2d_fix16_2_fu_522_Padding2D_1_array_ce1;
wire    grp_conv2d_fix16_228_fu_540_ap_start;
wire    grp_conv2d_fix16_228_fu_540_ap_done;
wire    grp_conv2d_fix16_228_fu_540_ap_idle;
wire    grp_conv2d_fix16_228_fu_540_ap_ready;
wire   [11:0] grp_conv2d_fix16_228_fu_540_output_r_address0;
wire    grp_conv2d_fix16_228_fu_540_output_r_ce0;
wire    grp_conv2d_fix16_228_fu_540_output_r_we0;
wire   [15:0] grp_conv2d_fix16_228_fu_540_output_r_d0;
wire   [10:0] grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0;
wire    grp_conv2d_fix16_228_fu_540_Padding2D_3_array_ce0;
wire   [10:0] grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address1;
wire    grp_conv2d_fix16_228_fu_540_Padding2D_3_array_ce1;
wire    grp_conv2d_fix16_fu_558_ap_start;
wire    grp_conv2d_fix16_fu_558_ap_done;
wire    grp_conv2d_fix16_fu_558_ap_idle;
wire    grp_conv2d_fix16_fu_558_ap_ready;
wire   [9:0] grp_conv2d_fix16_fu_558_output_r_address0;
wire    grp_conv2d_fix16_fu_558_output_r_ce0;
wire    grp_conv2d_fix16_fu_558_output_r_we0;
wire   [15:0] grp_conv2d_fix16_fu_558_output_r_d0;
wire   [13:0] grp_conv2d_fix16_fu_558_Padding2D_4_array_address0;
wire    grp_conv2d_fix16_fu_558_Padding2D_4_array_ce0;
wire   [13:0] grp_conv2d_fix16_fu_558_Padding2D_4_array_address1;
wire    grp_conv2d_fix16_fu_558_Padding2D_4_array_ce1;
wire    grp_padding2d_fix16_fu_574_ap_start;
wire    grp_padding2d_fix16_fu_574_ap_done;
wire    grp_padding2d_fix16_fu_574_ap_idle;
wire    grp_padding2d_fix16_fu_574_ap_ready;
wire   [13:0] grp_padding2d_fix16_fu_574_input_r_address0;
wire    grp_padding2d_fix16_fu_574_input_r_ce0;
wire   [13:0] grp_padding2d_fix16_fu_574_output_r_address0;
wire    grp_padding2d_fix16_fu_574_output_r_ce0;
wire    grp_padding2d_fix16_fu_574_output_r_we0;
wire   [15:0] grp_padding2d_fix16_fu_574_output_r_d0;
wire    grp_padding2d_fix16_3_fu_587_ap_start;
wire    grp_padding2d_fix16_3_fu_587_ap_done;
wire    grp_padding2d_fix16_3_fu_587_ap_idle;
wire    grp_padding2d_fix16_3_fu_587_ap_ready;
wire   [11:0] grp_padding2d_fix16_3_fu_587_input_r_address0;
wire    grp_padding2d_fix16_3_fu_587_input_r_ce0;
wire   [11:0] grp_padding2d_fix16_3_fu_587_output_r_address0;
wire    grp_padding2d_fix16_3_fu_587_output_r_ce0;
wire    grp_padding2d_fix16_3_fu_587_output_r_we0;
wire   [15:0] grp_padding2d_fix16_3_fu_587_output_r_d0;
wire    grp_padding2d_fix16_1_fu_600_ap_start;
wire    grp_padding2d_fix16_1_fu_600_ap_done;
wire    grp_padding2d_fix16_1_fu_600_ap_idle;
wire    grp_padding2d_fix16_1_fu_600_ap_ready;
wire   [10:0] grp_padding2d_fix16_1_fu_600_input_r_address0;
wire    grp_padding2d_fix16_1_fu_600_input_r_ce0;
wire   [10:0] grp_padding2d_fix16_1_fu_600_output_r_address0;
wire    grp_padding2d_fix16_1_fu_600_output_r_ce0;
wire    grp_padding2d_fix16_1_fu_600_output_r_we0;
wire   [15:0] grp_padding2d_fix16_1_fu_600_output_r_d0;
wire    grp_padding2d_fix16_2_fu_613_ap_start;
wire    grp_padding2d_fix16_2_fu_613_ap_done;
wire    grp_padding2d_fix16_2_fu_613_ap_idle;
wire    grp_padding2d_fix16_2_fu_613_ap_ready;
wire   [8:0] grp_padding2d_fix16_2_fu_613_input_r_address0;
wire    grp_padding2d_fix16_2_fu_613_input_r_ce0;
wire   [9:0] grp_padding2d_fix16_2_fu_613_output_r_address0;
wire    grp_padding2d_fix16_2_fu_613_output_r_ce0;
wire    grp_padding2d_fix16_2_fu_613_output_r_we0;
wire   [15:0] grp_padding2d_fix16_2_fu_613_output_r_d0;
wire    grp_max_pooling2d_fix16_1_fu_626_ap_start;
wire    grp_max_pooling2d_fix16_1_fu_626_ap_done;
wire    grp_max_pooling2d_fix16_1_fu_626_ap_idle;
wire    grp_max_pooling2d_fix16_1_fu_626_ap_ready;
wire   [13:0] grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0;
wire    grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_ce0;
wire   [11:0] grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0;
wire    grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_ce0;
wire    grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_we0;
wire   [15:0] grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_d0;
wire    grp_max_pooling2d_fix16_fu_639_ap_start;
wire    grp_max_pooling2d_fix16_fu_639_ap_done;
wire    grp_max_pooling2d_fix16_fu_639_ap_idle;
wire    grp_max_pooling2d_fix16_fu_639_ap_ready;
wire   [10:0] grp_max_pooling2d_fix16_fu_639_input_r_address0;
wire    grp_max_pooling2d_fix16_fu_639_input_r_ce0;
wire   [8:0] grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0;
wire    grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_ce0;
wire    grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_we0;
wire   [15:0] grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_d0;
wire    grp_up_sampling2d_fix16_fu_652_ap_start;
wire    grp_up_sampling2d_fix16_fu_652_ap_done;
wire    grp_up_sampling2d_fix16_fu_652_ap_idle;
wire    grp_up_sampling2d_fix16_fu_652_ap_ready;
wire   [11:0] grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_address0;
wire    grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_ce0;
wire   [13:0] grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0;
wire    grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0;
wire    grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_we0;
wire   [15:0] grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_d0;
wire    grp_up_sampling2d_fix16_1_fu_665_ap_start;
wire    grp_up_sampling2d_fix16_1_fu_665_ap_done;
wire    grp_up_sampling2d_fix16_1_fu_665_ap_idle;
wire    grp_up_sampling2d_fix16_1_fu_665_ap_ready;
wire   [8:0] grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_address0;
wire    grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_ce0;
wire   [10:0] grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0;
wire    grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0;
wire    grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_we0;
wire   [15:0] grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_d0;
wire    grp_padding2d_fix16_4_fu_678_ap_start;
wire    grp_padding2d_fix16_4_fu_678_ap_done;
wire    grp_padding2d_fix16_4_fu_678_ap_idle;
wire    grp_padding2d_fix16_4_fu_678_ap_ready;
wire   [9:0] grp_padding2d_fix16_4_fu_678_input_0_address0;
wire    grp_padding2d_fix16_4_fu_678_input_0_ce0;
wire   [9:0] grp_padding2d_fix16_4_fu_678_output_r_address0;
wire    grp_padding2d_fix16_4_fu_678_output_r_ce0;
wire    grp_padding2d_fix16_4_fu_678_output_r_we0;
wire   [15:0] grp_padding2d_fix16_4_fu_678_output_r_d0;
reg   [4:0] height_reg_412;
reg   [4:0] width_reg_423;
reg   [31:0] depth7_reg_434;
wire    ap_CS_fsm_state30;
reg  signed [31:0] height8_reg_446;
reg   [31:0] width9_reg_458;
reg   [0:0] tmp_last_V_reg_470;
wire   [0:0] tmp_72_fu_1440_p2;
wire   [0:0] tmp_70_fu_1425_p2;
reg    grp_conv2d_fix16_3_fu_486_ap_start_reg;
wire    ap_CS_fsm_state18;
reg    grp_conv2d_fix16_1_fu_504_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_conv2d_fix16_2_fu_522_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_conv2d_fix16_228_fu_540_ap_start_reg;
wire    ap_CS_fsm_state24;
reg    grp_conv2d_fix16_fu_558_ap_start_reg;
reg    grp_padding2d_fix16_fu_574_ap_start_reg;
wire    ap_CS_fsm_state28;
reg    grp_padding2d_fix16_3_fu_587_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_padding2d_fix16_1_fu_600_ap_start_reg;
wire    ap_CS_fsm_state22;
reg    grp_padding2d_fix16_2_fu_613_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    grp_max_pooling2d_fix16_1_fu_626_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_max_pooling2d_fix16_fu_639_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_up_sampling2d_fix16_fu_652_ap_start_reg;
wire    ap_CS_fsm_state26;
reg    grp_up_sampling2d_fix16_1_fu_665_ap_start_reg;
wire    ap_CS_fsm_state20;
reg    grp_padding2d_fix16_4_fu_678_ap_start_reg;
wire    ap_CS_fsm_state4;
wire  signed [63:0] tmp_7_cast_fu_1137_p1;
wire   [63:0] tmp_15_cast_fu_1356_p1;
wire  signed [63:0] tmp_16_cast_fu_1404_p1;
wire   [9:0] tmp_1_fu_1061_p3;
wire   [6:0] tmp_2_fu_1073_p3;
wire   [10:0] p_shl_cast_fu_1069_p1;
wire   [10:0] p_shl1_cast_fu_1081_p1;
wire   [10:0] tmp_62_cast_fu_1128_p1;
wire   [10:0] tmp_7_fu_1132_p2;
wire   [31:0] tmp_s_fu_1196_p1;
wire   [36:0] tmp_4_fu_1212_p3;
wire   [33:0] tmp_5_fu_1224_p3;
wire  signed [37:0] p_shl2_cast_fu_1220_p1;
wire  signed [37:0] p_shl3_cast_fu_1232_p1;
wire   [31:0] tmp_62_fu_1242_p1;
wire  signed [37:0] tmp_65_cast_fu_1258_p1;
wire   [37:0] tmp_8_fu_1262_p2;
wire   [5:0] tmp_9_fu_1267_p1;
wire   [8:0] tmp_10_fu_1279_p1;
wire   [10:0] p_shl6_cast_fu_1271_p3;
wire   [10:0] p_shl7_cast_fu_1283_p3;
wire   [5:0] tmp_12_fu_1297_p1;
wire   [8:0] tmp_13_fu_1309_p1;
wire   [10:0] p_shl4_cast_fu_1301_p3;
wire   [10:0] p_shl5_cast_fu_1313_p3;
wire   [31:0] tmp_64_fu_1327_p1;
wire   [10:0] tmp_17_fu_1347_p1;
wire   [10:0] tmp_15_fu_1351_p2;
wire   [31:0] tmp_fu_1366_p2;
wire   [31:0] tmp_66_fu_1372_p2;
wire   [16:0] tmp_72_cast_fu_1384_p1;
wire   [16:0] tmp_67_fu_1388_p2;
wire  signed [31:0] tmp_73_cast_fu_1394_p1;
wire   [16:0] tmp_75_cast_fu_1411_p1;
wire   [16:0] tmp_69_fu_1415_p2;
wire  signed [31:0] tmp_76_cast_fu_1421_p1;
wire   [16:0] tmp_71_fu_1431_p2;
wire  signed [31:0] tmp_78_cast_fu_1436_p1;
wire    ap_CS_fsm_state37;
reg    ap_block_state37;
reg   [36:0] ap_NS_fsm;
reg    ap_condition_1736;
reg    ap_condition_1742;

// power-on initialization
initial begin
#0 ap_CS_fsm = 37'd1;
#0 input_data_V_data_V_0_sel_rd = 1'b0;
#0 input_data_V_data_V_0_sel_wr = 1'b0;
#0 input_data_V_data_V_0_state = 2'd0;
#0 input_data_V_keep_V_0_sel_rd = 1'b0;
#0 input_data_V_keep_V_0_sel_wr = 1'b0;
#0 input_data_V_keep_V_0_state = 2'd0;
#0 input_data_V_strb_V_0_sel_rd = 1'b0;
#0 input_data_V_strb_V_0_sel_wr = 1'b0;
#0 input_data_V_strb_V_0_state = 2'd0;
#0 input_data_V_id_V_0_sel_rd = 1'b0;
#0 input_data_V_id_V_0_sel_wr = 1'b0;
#0 input_data_V_id_V_0_state = 2'd0;
#0 input_data_V_dest_V_0_sel_rd = 1'b0;
#0 input_data_V_dest_V_0_sel_wr = 1'b0;
#0 input_data_V_dest_V_0_state = 2'd0;
#0 output_data_V_data_V_1_sel_rd = 1'b0;
#0 output_data_V_data_V_1_sel_wr = 1'b0;
#0 output_data_V_data_V_1_state = 2'd0;
#0 output_data_V_keep_V_1_sel_rd = 1'b0;
#0 output_data_V_keep_V_1_sel_wr = 1'b0;
#0 output_data_V_keep_V_1_state = 2'd0;
#0 output_data_V_strb_V_1_sel_rd = 1'b0;
#0 output_data_V_strb_V_1_sel_wr = 1'b0;
#0 output_data_V_strb_V_1_state = 2'd0;
#0 output_data_V_user_V_1_sel_rd = 1'b0;
#0 output_data_V_user_V_1_sel_wr = 1'b0;
#0 output_data_V_user_V_1_state = 2'd0;
#0 output_data_V_last_V_1_sel_rd = 1'b0;
#0 output_data_V_last_V_1_sel_wr = 1'b0;
#0 output_data_V_last_V_1_state = 2'd0;
#0 output_data_V_id_V_1_sel_rd = 1'b0;
#0 output_data_V_id_V_1_sel_wr = 1'b0;
#0 output_data_V_id_V_1_state = 2'd0;
#0 output_data_V_dest_V_1_sel_rd = 1'b0;
#0 output_data_V_dest_V_1_sel_wr = 1'b0;
#0 output_data_V_dest_V_1_state = 2'd0;
#0 Padding2D_0_width = 16'd30;
#0 Padding2D_0_depth = 16'd1;
#0 Padding2D_0_height = 16'd30;
#0 Conv2D_0_depth = 16'd16;
#0 Conv2D_0_height = 16'd28;
#0 Conv2D_0_width = 16'd28;
#0 MaxPooling2D_0_depth = 16'd16;
#0 MaxPooling2D_0_heigh = 16'd14;
#0 MaxPooling2D_0_width = 16'd14;
#0 Padding2D_1_height = 16'd16;
#0 Padding2D_1_width = 16'd16;
#0 Padding2D_1_depth = 16'd16;
#0 Conv2D_1_depth = 16'd8;
#0 Conv2D_1_height = 16'd14;
#0 Conv2D_1_width = 16'd14;
#0 MaxPooling2D_1_depth = 16'd8;
#0 MaxPooling2D_1_heigh = 16'd7;
#0 MaxPooling2D_1_width = 16'd7;
#0 Padding2D_2_height = 16'd9;
#0 Padding2D_2_width = 16'd9;
#0 Padding2D_2_depth = 16'd8;
#0 Conv2D_2_depth = 16'd8;
#0 Conv2D_2_height = 16'd7;
#0 Conv2D_2_width = 16'd7;
#0 UpSampling2D_0_depth = 16'd8;
#0 UpSampling2D_0_heigh = 16'd14;
#0 UpSampling2D_0_width = 16'd14;
#0 Padding2D_3_height = 16'd16;
#0 Padding2D_3_width = 16'd16;
#0 Padding2D_3_depth = 16'd8;
#0 Conv2D_3_depth = 16'd16;
#0 Conv2D_3_height = 16'd14;
#0 Conv2D_3_width = 16'd14;
#0 UpSampling2D_1_depth = 16'd16;
#0 UpSampling2D_1_heigh = 16'd28;
#0 UpSampling2D_1_width = 16'd28;
#0 Padding2D_4_height = 16'd30;
#0 Padding2D_4_width = 16'd30;
#0 Padding2D_4_depth = 16'd16;
#0 Conv2D_4_depth = 16'd1;
#0 Conv2D_4_height = 16'd28;
#0 Conv2D_4_width = 16'd28;
#0 grp_conv2d_fix16_3_fu_486_ap_start_reg = 1'b0;
#0 grp_conv2d_fix16_1_fu_504_ap_start_reg = 1'b0;
#0 grp_conv2d_fix16_2_fu_522_ap_start_reg = 1'b0;
#0 grp_conv2d_fix16_228_fu_540_ap_start_reg = 1'b0;
#0 grp_conv2d_fix16_fu_558_ap_start_reg = 1'b0;
#0 grp_padding2d_fix16_fu_574_ap_start_reg = 1'b0;
#0 grp_padding2d_fix16_3_fu_587_ap_start_reg = 1'b0;
#0 grp_padding2d_fix16_1_fu_600_ap_start_reg = 1'b0;
#0 grp_padding2d_fix16_2_fu_613_ap_start_reg = 1'b0;
#0 grp_max_pooling2d_fix16_1_fu_626_ap_start_reg = 1'b0;
#0 grp_max_pooling2d_fix16_fu_639_ap_start_reg = 1'b0;
#0 grp_up_sampling2d_fix16_fu_652_ap_start_reg = 1'b0;
#0 grp_up_sampling2d_fix16_1_fu_665_ap_start_reg = 1'b0;
#0 grp_padding2d_fix16_4_fu_678_ap_start_reg = 1'b0;
end

network_Padding2D_0_array #(
    .DataWidth( 16 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
Padding2D_0_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Padding2D_0_array_address0),
    .ce0(Padding2D_0_array_ce0),
    .we0(Padding2D_0_array_we0),
    .d0(grp_padding2d_fix16_4_fu_678_output_r_d0),
    .q0(Padding2D_0_array_q0),
    .address1(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address1),
    .ce1(Padding2D_0_array_ce1),
    .q1(Padding2D_0_array_q1)
);

network_Conv2D_0_array #(
    .DataWidth( 16 ),
    .AddressRange( 12544 ),
    .AddressWidth( 14 ))
Conv2D_0_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Conv2D_0_array_address0),
    .ce0(Conv2D_0_array_ce0),
    .we0(Conv2D_0_array_we0),
    .d0(grp_conv2d_fix16_1_fu_504_output_r_d0),
    .q0(Conv2D_0_array_q0)
);

network_MaxPooling2D_0_array #(
    .DataWidth( 16 ),
    .AddressRange( 3136 ),
    .AddressWidth( 12 ))
MaxPooling2D_0_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(MaxPooling2D_0_array_address0),
    .ce0(MaxPooling2D_0_array_ce0),
    .we0(MaxPooling2D_0_array_we0),
    .d0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_d0),
    .q0(MaxPooling2D_0_array_q0)
);

network_Padding2D_1_array #(
    .DataWidth( 16 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
Padding2D_1_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Padding2D_1_array_address0),
    .ce0(Padding2D_1_array_ce0),
    .we0(Padding2D_1_array_we0),
    .d0(grp_padding2d_fix16_3_fu_587_output_r_d0),
    .q0(Padding2D_1_array_q0),
    .address1(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address1),
    .ce1(Padding2D_1_array_ce1),
    .q1(Padding2D_1_array_q1)
);

network_Conv2D_1_array #(
    .DataWidth( 16 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
Conv2D_1_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Conv2D_1_array_address0),
    .ce0(Conv2D_1_array_ce0),
    .we0(Conv2D_1_array_we0),
    .d0(grp_conv2d_fix16_2_fu_522_Conv2D_1_array_d0),
    .q0(Conv2D_1_array_q0)
);

network_MaxPooling2D_1_array #(
    .DataWidth( 16 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
MaxPooling2D_1_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(MaxPooling2D_1_array_address0),
    .ce0(MaxPooling2D_1_array_ce0),
    .we0(MaxPooling2D_1_array_we0),
    .d0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_d0),
    .q0(MaxPooling2D_1_array_q0)
);

network_Padding2D_2_array #(
    .DataWidth( 16 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
Padding2D_2_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Padding2D_2_array_address0),
    .ce0(Padding2D_2_array_ce0),
    .we0(Padding2D_2_array_we0),
    .d0(grp_padding2d_fix16_2_fu_613_output_r_d0),
    .q0(Padding2D_2_array_q0),
    .address1(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address1),
    .ce1(Padding2D_2_array_ce1),
    .q1(Padding2D_2_array_q1)
);

network_MaxPooling2D_1_array #(
    .DataWidth( 16 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
Conv2D_2_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Conv2D_2_array_address0),
    .ce0(Conv2D_2_array_ce0),
    .we0(Conv2D_2_array_we0),
    .d0(grp_conv2d_fix16_3_fu_486_output_r_d0),
    .q0(Conv2D_2_array_q0)
);

network_Conv2D_1_array #(
    .DataWidth( 16 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
UpSampling2D_0_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(UpSampling2D_0_array_address0),
    .ce0(UpSampling2D_0_array_ce0),
    .we0(UpSampling2D_0_array_we0),
    .d0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_d0),
    .q0(UpSampling2D_0_array_q0)
);

network_Padding2D_3_array #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
Padding2D_3_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Padding2D_3_array_address0),
    .ce0(Padding2D_3_array_ce0),
    .we0(Padding2D_3_array_we0),
    .d0(grp_padding2d_fix16_1_fu_600_output_r_d0),
    .q0(Padding2D_3_array_q0),
    .address1(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address1),
    .ce1(Padding2D_3_array_ce1),
    .q1(Padding2D_3_array_q1)
);

network_MaxPooling2D_0_array #(
    .DataWidth( 16 ),
    .AddressRange( 3136 ),
    .AddressWidth( 12 ))
Conv2D_3_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Conv2D_3_array_address0),
    .ce0(Conv2D_3_array_ce0),
    .we0(Conv2D_3_array_we0),
    .d0(grp_conv2d_fix16_228_fu_540_output_r_d0),
    .q0(Conv2D_3_array_q0)
);

network_Conv2D_0_array #(
    .DataWidth( 16 ),
    .AddressRange( 12544 ),
    .AddressWidth( 14 ))
UpSampling2D_1_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(UpSampling2D_1_array_address0),
    .ce0(UpSampling2D_1_array_ce0),
    .we0(UpSampling2D_1_array_we0),
    .d0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_d0),
    .q0(UpSampling2D_1_array_q0)
);

network_Padding2D_4_array #(
    .DataWidth( 16 ),
    .AddressRange( 14400 ),
    .AddressWidth( 14 ))
Padding2D_4_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Padding2D_4_array_address0),
    .ce0(Padding2D_4_array_ce0),
    .we0(Padding2D_4_array_we0),
    .d0(grp_padding2d_fix16_fu_574_output_r_d0),
    .q0(Padding2D_4_array_q0),
    .address1(grp_conv2d_fix16_fu_558_Padding2D_4_array_address1),
    .ce1(Padding2D_4_array_ce1),
    .q1(Padding2D_4_array_q1)
);

network_Conv2D_4_array #(
    .DataWidth( 16 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
Conv2D_4_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Conv2D_4_array_address0),
    .ce0(Conv2D_4_array_ce0),
    .we0(Conv2D_4_array_we0),
    .d0(grp_conv2d_fix16_fu_558_output_r_d0),
    .q0(Conv2D_4_array_q0)
);

network_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
network_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

network_input_0_array_0 #(
    .DataWidth( 16 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
input_0_array_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_0_array_0_address0),
    .ce0(input_0_array_0_ce0),
    .we0(input_0_array_0_we0),
    .d0(input_data_V_data_V_0_data_out),
    .q0(input_0_array_0_q0)
);

network_out_0_keep_V #(
    .DataWidth( 2 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
out_0_keep_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_0_keep_V_address0),
    .ce0(out_0_keep_V_ce0),
    .we0(out_0_keep_V_we0),
    .d0(input_data_V_keep_V_0_data_out),
    .q0(out_0_keep_V_q0)
);

network_out_0_keep_V #(
    .DataWidth( 2 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
out_0_strb_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_0_strb_V_address0),
    .ce0(out_0_strb_V_ce0),
    .we0(out_0_strb_V_we0),
    .d0(input_data_V_strb_V_0_data_out),
    .q0(out_0_strb_V_q0)
);

network_out_0_id_V #(
    .DataWidth( 1 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
out_0_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_0_id_V_address0),
    .ce0(out_0_id_V_ce0),
    .we0(out_0_id_V_we0),
    .d0(input_data_V_id_V_0_data_out),
    .q0(out_0_id_V_q0)
);

network_out_0_id_V #(
    .DataWidth( 1 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
out_0_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_0_dest_V_address0),
    .ce0(out_0_dest_V_ce0),
    .we0(out_0_dest_V_we0),
    .d0(input_data_V_dest_V_0_data_out),
    .q0(out_0_dest_V_q0)
);

conv2d_fix16_3 grp_conv2d_fix16_3_fu_486(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_fix16_3_fu_486_ap_start),
    .ap_done(grp_conv2d_fix16_3_fu_486_ap_done),
    .ap_idle(grp_conv2d_fix16_3_fu_486_ap_idle),
    .ap_ready(grp_conv2d_fix16_3_fu_486_ap_ready),
    .input_depth(Padding2D_2_depth),
    .input_height(reg_953),
    .input_width(reg_959),
    .output_depth(Conv2D_2_depth),
    .output_height(reg_965),
    .output_width(reg_971),
    .output_r_address0(grp_conv2d_fix16_3_fu_486_output_r_address0),
    .output_r_ce0(grp_conv2d_fix16_3_fu_486_output_r_ce0),
    .output_r_we0(grp_conv2d_fix16_3_fu_486_output_r_we0),
    .output_r_d0(grp_conv2d_fix16_3_fu_486_output_r_d0),
    .output_r_q0(Conv2D_2_array_q0),
    .Padding2D_2_array_address0(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0),
    .Padding2D_2_array_ce0(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_ce0),
    .Padding2D_2_array_q0(Padding2D_2_array_q0),
    .Padding2D_2_array_address1(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address1),
    .Padding2D_2_array_ce1(grp_conv2d_fix16_3_fu_486_Padding2D_2_array_ce1),
    .Padding2D_2_array_q1(Padding2D_2_array_q1)
);

conv2d_fix16_1 grp_conv2d_fix16_1_fu_504(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_fix16_1_fu_504_ap_start),
    .ap_done(grp_conv2d_fix16_1_fu_504_ap_done),
    .ap_idle(grp_conv2d_fix16_1_fu_504_ap_idle),
    .ap_ready(grp_conv2d_fix16_1_fu_504_ap_ready),
    .input_depth(Padding2D_0_depth),
    .input_height(Padding2D_0_height),
    .input_width(reg_875),
    .output_depth(Conv2D_0_depth),
    .output_height(reg_881),
    .output_width(reg_887),
    .output_r_address0(grp_conv2d_fix16_1_fu_504_output_r_address0),
    .output_r_ce0(grp_conv2d_fix16_1_fu_504_output_r_ce0),
    .output_r_we0(grp_conv2d_fix16_1_fu_504_output_r_we0),
    .output_r_d0(grp_conv2d_fix16_1_fu_504_output_r_d0),
    .output_r_q0(Conv2D_0_array_q0),
    .Padding2D_0_array_address0(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0),
    .Padding2D_0_array_ce0(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_ce0),
    .Padding2D_0_array_q0(Padding2D_0_array_q0),
    .Padding2D_0_array_address1(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address1),
    .Padding2D_0_array_ce1(grp_conv2d_fix16_1_fu_504_Padding2D_0_array_ce1),
    .Padding2D_0_array_q1(Padding2D_0_array_q1)
);

conv2d_fix16_2 grp_conv2d_fix16_2_fu_522(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_fix16_2_fu_522_ap_start),
    .ap_done(grp_conv2d_fix16_2_fu_522_ap_done),
    .ap_idle(grp_conv2d_fix16_2_fu_522_ap_idle),
    .ap_ready(grp_conv2d_fix16_2_fu_522_ap_ready),
    .input_depth(Padding2D_1_depth),
    .input_height(reg_911),
    .input_width(reg_917),
    .output_depth(Conv2D_1_depth),
    .output_height(reg_923),
    .output_width(reg_929),
    .Conv2D_1_array_address0(grp_conv2d_fix16_2_fu_522_Conv2D_1_array_address0),
    .Conv2D_1_array_ce0(grp_conv2d_fix16_2_fu_522_Conv2D_1_array_ce0),
    .Conv2D_1_array_we0(grp_conv2d_fix16_2_fu_522_Conv2D_1_array_we0),
    .Conv2D_1_array_d0(grp_conv2d_fix16_2_fu_522_Conv2D_1_array_d0),
    .Conv2D_1_array_q0(Conv2D_1_array_q0),
    .Padding2D_1_array_address0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0),
    .Padding2D_1_array_ce0(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_ce0),
    .Padding2D_1_array_q0(Padding2D_1_array_q0),
    .Padding2D_1_array_address1(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address1),
    .Padding2D_1_array_ce1(grp_conv2d_fix16_2_fu_522_Padding2D_1_array_ce1),
    .Padding2D_1_array_q1(Padding2D_1_array_q1)
);

conv2d_fix16_228 grp_conv2d_fix16_228_fu_540(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_fix16_228_fu_540_ap_start),
    .ap_done(grp_conv2d_fix16_228_fu_540_ap_done),
    .ap_idle(grp_conv2d_fix16_228_fu_540_ap_idle),
    .ap_ready(grp_conv2d_fix16_228_fu_540_ap_ready),
    .input_depth(Padding2D_3_depth),
    .input_height(reg_995),
    .input_width(reg_1001),
    .output_depth(Conv2D_3_depth),
    .output_height(reg_1007),
    .output_width(reg_1013),
    .output_r_address0(grp_conv2d_fix16_228_fu_540_output_r_address0),
    .output_r_ce0(grp_conv2d_fix16_228_fu_540_output_r_ce0),
    .output_r_we0(grp_conv2d_fix16_228_fu_540_output_r_we0),
    .output_r_d0(grp_conv2d_fix16_228_fu_540_output_r_d0),
    .output_r_q0(Conv2D_3_array_q0),
    .Padding2D_3_array_address0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0),
    .Padding2D_3_array_ce0(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_ce0),
    .Padding2D_3_array_q0(Padding2D_3_array_q0),
    .Padding2D_3_array_address1(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address1),
    .Padding2D_3_array_ce1(grp_conv2d_fix16_228_fu_540_Padding2D_3_array_ce1),
    .Padding2D_3_array_q1(Padding2D_3_array_q1)
);

conv2d_fix16 grp_conv2d_fix16_fu_558(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2d_fix16_fu_558_ap_start),
    .ap_done(grp_conv2d_fix16_fu_558_ap_done),
    .ap_idle(grp_conv2d_fix16_fu_558_ap_idle),
    .ap_ready(grp_conv2d_fix16_fu_558_ap_ready),
    .input_depth(Padding2D_4_depth),
    .input_height(reg_1037),
    .input_width(reg_1043),
    .output_depth(Conv2D_4_depth),
    .output_height(Conv2D_4_height),
    .output_width(Conv2D_4_width),
    .output_r_address0(grp_conv2d_fix16_fu_558_output_r_address0),
    .output_r_ce0(grp_conv2d_fix16_fu_558_output_r_ce0),
    .output_r_we0(grp_conv2d_fix16_fu_558_output_r_we0),
    .output_r_d0(grp_conv2d_fix16_fu_558_output_r_d0),
    .output_r_q0(Conv2D_4_array_q0),
    .Padding2D_4_array_address0(grp_conv2d_fix16_fu_558_Padding2D_4_array_address0),
    .Padding2D_4_array_ce0(grp_conv2d_fix16_fu_558_Padding2D_4_array_ce0),
    .Padding2D_4_array_q0(Padding2D_4_array_q0),
    .Padding2D_4_array_address1(grp_conv2d_fix16_fu_558_Padding2D_4_array_address1),
    .Padding2D_4_array_ce1(grp_conv2d_fix16_fu_558_Padding2D_4_array_ce1),
    .Padding2D_4_array_q1(Padding2D_4_array_q1)
);

padding2d_fix16 grp_padding2d_fix16_fu_574(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_padding2d_fix16_fu_574_ap_start),
    .ap_done(grp_padding2d_fix16_fu_574_ap_done),
    .ap_idle(grp_padding2d_fix16_fu_574_ap_idle),
    .ap_ready(grp_padding2d_fix16_fu_574_ap_ready),
    .input_depth(reg_1019),
    .input_height(reg_1025),
    .input_width(reg_1031),
    .input_r_address0(grp_padding2d_fix16_fu_574_input_r_address0),
    .input_r_ce0(grp_padding2d_fix16_fu_574_input_r_ce0),
    .input_r_q0(UpSampling2D_1_array_q0),
    .output_height(reg_1037),
    .output_width(reg_1043),
    .output_r_address0(grp_padding2d_fix16_fu_574_output_r_address0),
    .output_r_ce0(grp_padding2d_fix16_fu_574_output_r_ce0),
    .output_r_we0(grp_padding2d_fix16_fu_574_output_r_we0),
    .output_r_d0(grp_padding2d_fix16_fu_574_output_r_d0)
);

padding2d_fix16_3 grp_padding2d_fix16_3_fu_587(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_padding2d_fix16_3_fu_587_ap_start),
    .ap_done(grp_padding2d_fix16_3_fu_587_ap_done),
    .ap_idle(grp_padding2d_fix16_3_fu_587_ap_idle),
    .ap_ready(grp_padding2d_fix16_3_fu_587_ap_ready),
    .input_depth(reg_893),
    .input_height(reg_899),
    .input_width(reg_905),
    .input_r_address0(grp_padding2d_fix16_3_fu_587_input_r_address0),
    .input_r_ce0(grp_padding2d_fix16_3_fu_587_input_r_ce0),
    .input_r_q0(MaxPooling2D_0_array_q0),
    .output_height(reg_911),
    .output_width(reg_917),
    .output_r_address0(grp_padding2d_fix16_3_fu_587_output_r_address0),
    .output_r_ce0(grp_padding2d_fix16_3_fu_587_output_r_ce0),
    .output_r_we0(grp_padding2d_fix16_3_fu_587_output_r_we0),
    .output_r_d0(grp_padding2d_fix16_3_fu_587_output_r_d0)
);

padding2d_fix16_1 grp_padding2d_fix16_1_fu_600(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_padding2d_fix16_1_fu_600_ap_start),
    .ap_done(grp_padding2d_fix16_1_fu_600_ap_done),
    .ap_idle(grp_padding2d_fix16_1_fu_600_ap_idle),
    .ap_ready(grp_padding2d_fix16_1_fu_600_ap_ready),
    .input_depth(reg_977),
    .input_height(reg_983),
    .input_width(reg_989),
    .input_r_address0(grp_padding2d_fix16_1_fu_600_input_r_address0),
    .input_r_ce0(grp_padding2d_fix16_1_fu_600_input_r_ce0),
    .input_r_q0(UpSampling2D_0_array_q0),
    .output_height(reg_995),
    .output_width(reg_1001),
    .output_r_address0(grp_padding2d_fix16_1_fu_600_output_r_address0),
    .output_r_ce0(grp_padding2d_fix16_1_fu_600_output_r_ce0),
    .output_r_we0(grp_padding2d_fix16_1_fu_600_output_r_we0),
    .output_r_d0(grp_padding2d_fix16_1_fu_600_output_r_d0)
);

padding2d_fix16_2 grp_padding2d_fix16_2_fu_613(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_padding2d_fix16_2_fu_613_ap_start),
    .ap_done(grp_padding2d_fix16_2_fu_613_ap_done),
    .ap_idle(grp_padding2d_fix16_2_fu_613_ap_idle),
    .ap_ready(grp_padding2d_fix16_2_fu_613_ap_ready),
    .input_depth(reg_935),
    .input_height(reg_941),
    .input_width(reg_947),
    .input_r_address0(grp_padding2d_fix16_2_fu_613_input_r_address0),
    .input_r_ce0(grp_padding2d_fix16_2_fu_613_input_r_ce0),
    .input_r_q0(MaxPooling2D_1_array_q0),
    .output_height(reg_953),
    .output_width(reg_959),
    .output_r_address0(grp_padding2d_fix16_2_fu_613_output_r_address0),
    .output_r_ce0(grp_padding2d_fix16_2_fu_613_output_r_ce0),
    .output_r_we0(grp_padding2d_fix16_2_fu_613_output_r_we0),
    .output_r_d0(grp_padding2d_fix16_2_fu_613_output_r_d0)
);

max_pooling2d_fix16_1 grp_max_pooling2d_fix16_1_fu_626(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pooling2d_fix16_1_fu_626_ap_start),
    .ap_done(grp_max_pooling2d_fix16_1_fu_626_ap_done),
    .ap_idle(grp_max_pooling2d_fix16_1_fu_626_ap_idle),
    .ap_ready(grp_max_pooling2d_fix16_1_fu_626_ap_ready),
    .input_height(reg_881),
    .input_width(reg_887),
    .output_depth(reg_893),
    .output_height(reg_899),
    .output_width(reg_905),
    .Conv2D_0_array_address0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0),
    .Conv2D_0_array_ce0(grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_ce0),
    .Conv2D_0_array_q0(Conv2D_0_array_q0),
    .MaxPooling2D_0_array_address0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0),
    .MaxPooling2D_0_array_ce0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_ce0),
    .MaxPooling2D_0_array_we0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_we0),
    .MaxPooling2D_0_array_d0(grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_d0),
    .MaxPooling2D_0_array_q0(MaxPooling2D_0_array_q0)
);

max_pooling2d_fix16 grp_max_pooling2d_fix16_fu_639(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pooling2d_fix16_fu_639_ap_start),
    .ap_done(grp_max_pooling2d_fix16_fu_639_ap_done),
    .ap_idle(grp_max_pooling2d_fix16_fu_639_ap_idle),
    .ap_ready(grp_max_pooling2d_fix16_fu_639_ap_ready),
    .input_height(reg_923),
    .input_width(reg_929),
    .input_r_address0(grp_max_pooling2d_fix16_fu_639_input_r_address0),
    .input_r_ce0(grp_max_pooling2d_fix16_fu_639_input_r_ce0),
    .input_r_q0(Conv2D_1_array_q0),
    .output_depth(reg_935),
    .output_height(reg_941),
    .output_width(reg_947),
    .MaxPooling2D_1_array_address0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0),
    .MaxPooling2D_1_array_ce0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_ce0),
    .MaxPooling2D_1_array_we0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_we0),
    .MaxPooling2D_1_array_d0(grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_d0),
    .MaxPooling2D_1_array_q0(MaxPooling2D_1_array_q0)
);

up_sampling2d_fix16 grp_up_sampling2d_fix16_fu_652(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_up_sampling2d_fix16_fu_652_ap_start),
    .ap_done(grp_up_sampling2d_fix16_fu_652_ap_done),
    .ap_idle(grp_up_sampling2d_fix16_fu_652_ap_idle),
    .ap_ready(grp_up_sampling2d_fix16_fu_652_ap_ready),
    .input_height(reg_1007),
    .input_width(reg_1013),
    .output_depth(reg_1019),
    .output_height(reg_1025),
    .output_width(reg_1031),
    .Conv2D_3_array_address0(grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_address0),
    .Conv2D_3_array_ce0(grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_ce0),
    .Conv2D_3_array_q0(Conv2D_3_array_q0),
    .UpSampling2D_1_array_address0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0),
    .UpSampling2D_1_array_ce0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0),
    .UpSampling2D_1_array_we0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_we0),
    .UpSampling2D_1_array_d0(grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_d0)
);

up_sampling2d_fix16_1 grp_up_sampling2d_fix16_1_fu_665(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_up_sampling2d_fix16_1_fu_665_ap_start),
    .ap_done(grp_up_sampling2d_fix16_1_fu_665_ap_done),
    .ap_idle(grp_up_sampling2d_fix16_1_fu_665_ap_idle),
    .ap_ready(grp_up_sampling2d_fix16_1_fu_665_ap_ready),
    .input_height(reg_965),
    .input_width(reg_971),
    .output_depth(reg_977),
    .output_height(reg_983),
    .output_width(reg_989),
    .Conv2D_2_array_address0(grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_address0),
    .Conv2D_2_array_ce0(grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_ce0),
    .Conv2D_2_array_q0(Conv2D_2_array_q0),
    .UpSampling2D_0_array_address0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0),
    .UpSampling2D_0_array_ce0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0),
    .UpSampling2D_0_array_we0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_we0),
    .UpSampling2D_0_array_d0(grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_d0)
);

padding2d_fix16_4 grp_padding2d_fix16_4_fu_678(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_padding2d_fix16_4_fu_678_ap_start),
    .ap_done(grp_padding2d_fix16_4_fu_678_ap_done),
    .ap_idle(grp_padding2d_fix16_4_fu_678_ap_idle),
    .ap_ready(grp_padding2d_fix16_4_fu_678_ap_ready),
    .input_0_address0(grp_padding2d_fix16_4_fu_678_input_0_address0),
    .input_0_ce0(grp_padding2d_fix16_4_fu_678_input_0_ce0),
    .input_0_q0(input_0_array_0_q0),
    .output_width(reg_875),
    .output_r_address0(grp_padding2d_fix16_4_fu_678_output_r_address0),
    .output_r_ce0(grp_padding2d_fix16_4_fu_678_output_r_ce0),
    .output_r_we0(grp_padding2d_fix16_4_fu_678_output_r_we0),
    .output_r_d0(grp_padding2d_fix16_4_fu_678_output_r_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_fix16_1_fu_504_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_conv2d_fix16_1_fu_504_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_fix16_1_fu_504_ap_ready == 1'b1)) begin
            grp_conv2d_fix16_1_fu_504_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_fix16_228_fu_540_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_conv2d_fix16_228_fu_540_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_fix16_228_fu_540_ap_ready == 1'b1)) begin
            grp_conv2d_fix16_228_fu_540_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_fix16_2_fu_522_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_conv2d_fix16_2_fu_522_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_fix16_2_fu_522_ap_ready == 1'b1)) begin
            grp_conv2d_fix16_2_fu_522_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_fix16_3_fu_486_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_conv2d_fix16_3_fu_486_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_fix16_3_fu_486_ap_ready == 1'b1)) begin
            grp_conv2d_fix16_3_fu_486_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2d_fix16_fu_558_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state29)) begin
            grp_conv2d_fix16_fu_558_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_fix16_fu_558_ap_ready == 1'b1)) begin
            grp_conv2d_fix16_fu_558_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pooling2d_fix16_1_fu_626_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_max_pooling2d_fix16_1_fu_626_ap_start_reg <= 1'b1;
        end else if ((grp_max_pooling2d_fix16_1_fu_626_ap_ready == 1'b1)) begin
            grp_max_pooling2d_fix16_1_fu_626_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pooling2d_fix16_fu_639_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_max_pooling2d_fix16_fu_639_ap_start_reg <= 1'b1;
        end else if ((grp_max_pooling2d_fix16_fu_639_ap_ready == 1'b1)) begin
            grp_max_pooling2d_fix16_fu_639_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_padding2d_fix16_1_fu_600_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_padding2d_fix16_1_fu_600_ap_start_reg <= 1'b1;
        end else if ((grp_padding2d_fix16_1_fu_600_ap_ready == 1'b1)) begin
            grp_padding2d_fix16_1_fu_600_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_padding2d_fix16_2_fu_613_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_padding2d_fix16_2_fu_613_ap_start_reg <= 1'b1;
        end else if ((grp_padding2d_fix16_2_fu_613_ap_ready == 1'b1)) begin
            grp_padding2d_fix16_2_fu_613_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_padding2d_fix16_3_fu_587_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_padding2d_fix16_3_fu_587_ap_start_reg <= 1'b1;
        end else if ((grp_padding2d_fix16_3_fu_587_ap_ready == 1'b1)) begin
            grp_padding2d_fix16_3_fu_587_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_padding2d_fix16_4_fu_678_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond2_fu_1049_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_padding2d_fix16_4_fu_678_ap_start_reg <= 1'b1;
        end else if ((grp_padding2d_fix16_4_fu_678_ap_ready == 1'b1)) begin
            grp_padding2d_fix16_4_fu_678_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_padding2d_fix16_fu_574_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_padding2d_fix16_fu_574_ap_start_reg <= 1'b1;
        end else if ((grp_padding2d_fix16_fu_574_ap_ready == 1'b1)) begin
            grp_padding2d_fix16_fu_574_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_up_sampling2d_fix16_1_fu_665_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_up_sampling2d_fix16_1_fu_665_ap_start_reg <= 1'b1;
        end else if ((grp_up_sampling2d_fix16_1_fu_665_ap_ready == 1'b1)) begin
            grp_up_sampling2d_fix16_1_fu_665_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_up_sampling2d_fix16_fu_652_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_up_sampling2d_fix16_fu_652_ap_start_reg <= 1'b1;
        end else if ((grp_up_sampling2d_fix16_fu_652_ap_ready == 1'b1)) begin
            grp_up_sampling2d_fix16_fu_652_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((input_data_V_data_V_0_ack_out == 1'b1) & (input_data_V_data_V_0_vld_out == 1'b1))) begin
            input_data_V_data_V_0_sel_rd <= ~input_data_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((input_data_V_data_V_0_ack_in == 1'b1) & (input_data_V_data_V_0_vld_in == 1'b1))) begin
            input_data_V_data_V_0_sel_wr <= ~input_data_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_data_V_0_state <= 2'd0;
    end else begin
        if ((((input_data_V_data_V_0_state == 2'd2) & (input_data_V_data_V_0_vld_in == 1'b0)) | ((input_data_V_data_V_0_state == 2'd3) & (input_data_V_data_V_0_vld_in == 1'b0) & (input_data_V_data_V_0_ack_out == 1'b1)))) begin
            input_data_V_data_V_0_state <= 2'd2;
        end else if ((((input_data_V_data_V_0_state == 2'd1) & (input_data_V_data_V_0_ack_out == 1'b0)) | ((input_data_V_data_V_0_state == 2'd3) & (input_data_V_data_V_0_ack_out == 1'b0) & (input_data_V_data_V_0_vld_in == 1'b1)))) begin
            input_data_V_data_V_0_state <= 2'd1;
        end else if (((~((input_data_V_data_V_0_ack_out == 1'b0) & (input_data_V_data_V_0_vld_in == 1'b1)) & ~((input_data_V_data_V_0_vld_in == 1'b0) & (input_data_V_data_V_0_ack_out == 1'b1)) & (input_data_V_data_V_0_state == 2'd3)) | ((input_data_V_data_V_0_state == 2'd1) & (input_data_V_data_V_0_ack_out == 1'b1)) | ((input_data_V_data_V_0_state == 2'd2) & (input_data_V_data_V_0_vld_in == 1'b1)))) begin
            input_data_V_data_V_0_state <= 2'd3;
        end else begin
            input_data_V_data_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_dest_V_0_sel_rd <= 1'b0;
    end else begin
        if (((input_data_V_dest_V_0_ack_out == 1'b1) & (input_data_V_dest_V_0_vld_out == 1'b1))) begin
            input_data_V_dest_V_0_sel_rd <= ~input_data_V_dest_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_dest_V_0_sel_wr <= 1'b0;
    end else begin
        if (((input_data_V_dest_V_0_ack_in == 1'b1) & (input_data_V_dest_V_0_vld_in == 1'b1))) begin
            input_data_V_dest_V_0_sel_wr <= ~input_data_V_dest_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_dest_V_0_state <= 2'd0;
    end else begin
        if ((((input_data_V_dest_V_0_state == 2'd2) & (input_data_V_dest_V_0_vld_in == 1'b0)) | ((input_data_V_dest_V_0_state == 2'd3) & (input_data_V_dest_V_0_vld_in == 1'b0) & (input_data_V_dest_V_0_ack_out == 1'b1)))) begin
            input_data_V_dest_V_0_state <= 2'd2;
        end else if ((((input_data_V_dest_V_0_state == 2'd1) & (input_data_V_dest_V_0_ack_out == 1'b0)) | ((input_data_V_dest_V_0_state == 2'd3) & (input_data_V_dest_V_0_ack_out == 1'b0) & (input_data_V_dest_V_0_vld_in == 1'b1)))) begin
            input_data_V_dest_V_0_state <= 2'd1;
        end else if (((~((input_data_V_dest_V_0_vld_in == 1'b0) & (input_data_V_dest_V_0_ack_out == 1'b1)) & ~((input_data_V_dest_V_0_ack_out == 1'b0) & (input_data_V_dest_V_0_vld_in == 1'b1)) & (input_data_V_dest_V_0_state == 2'd3)) | ((input_data_V_dest_V_0_state == 2'd1) & (input_data_V_dest_V_0_ack_out == 1'b1)) | ((input_data_V_dest_V_0_state == 2'd2) & (input_data_V_dest_V_0_vld_in == 1'b1)))) begin
            input_data_V_dest_V_0_state <= 2'd3;
        end else begin
            input_data_V_dest_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_id_V_0_sel_rd <= 1'b0;
    end else begin
        if (((input_data_V_id_V_0_ack_out == 1'b1) & (input_data_V_id_V_0_vld_out == 1'b1))) begin
            input_data_V_id_V_0_sel_rd <= ~input_data_V_id_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_id_V_0_sel_wr <= 1'b0;
    end else begin
        if (((input_data_V_id_V_0_ack_in == 1'b1) & (input_data_V_id_V_0_vld_in == 1'b1))) begin
            input_data_V_id_V_0_sel_wr <= ~input_data_V_id_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_id_V_0_state <= 2'd0;
    end else begin
        if ((((input_data_V_id_V_0_state == 2'd2) & (input_data_V_id_V_0_vld_in == 1'b0)) | ((input_data_V_id_V_0_state == 2'd3) & (input_data_V_id_V_0_vld_in == 1'b0) & (input_data_V_id_V_0_ack_out == 1'b1)))) begin
            input_data_V_id_V_0_state <= 2'd2;
        end else if ((((input_data_V_id_V_0_state == 2'd1) & (input_data_V_id_V_0_ack_out == 1'b0)) | ((input_data_V_id_V_0_state == 2'd3) & (input_data_V_id_V_0_ack_out == 1'b0) & (input_data_V_id_V_0_vld_in == 1'b1)))) begin
            input_data_V_id_V_0_state <= 2'd1;
        end else if (((~((input_data_V_id_V_0_vld_in == 1'b0) & (input_data_V_id_V_0_ack_out == 1'b1)) & ~((input_data_V_id_V_0_ack_out == 1'b0) & (input_data_V_id_V_0_vld_in == 1'b1)) & (input_data_V_id_V_0_state == 2'd3)) | ((input_data_V_id_V_0_state == 2'd1) & (input_data_V_id_V_0_ack_out == 1'b1)) | ((input_data_V_id_V_0_state == 2'd2) & (input_data_V_id_V_0_vld_in == 1'b1)))) begin
            input_data_V_id_V_0_state <= 2'd3;
        end else begin
            input_data_V_id_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_keep_V_0_sel_rd <= 1'b0;
    end else begin
        if (((input_data_V_keep_V_0_ack_out == 1'b1) & (input_data_V_keep_V_0_vld_out == 1'b1))) begin
            input_data_V_keep_V_0_sel_rd <= ~input_data_V_keep_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_keep_V_0_sel_wr <= 1'b0;
    end else begin
        if (((input_data_V_keep_V_0_ack_in == 1'b1) & (input_data_V_keep_V_0_vld_in == 1'b1))) begin
            input_data_V_keep_V_0_sel_wr <= ~input_data_V_keep_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_keep_V_0_state <= 2'd0;
    end else begin
        if ((((input_data_V_keep_V_0_state == 2'd2) & (input_data_V_keep_V_0_vld_in == 1'b0)) | ((input_data_V_keep_V_0_state == 2'd3) & (input_data_V_keep_V_0_vld_in == 1'b0) & (input_data_V_keep_V_0_ack_out == 1'b1)))) begin
            input_data_V_keep_V_0_state <= 2'd2;
        end else if ((((input_data_V_keep_V_0_state == 2'd1) & (input_data_V_keep_V_0_ack_out == 1'b0)) | ((input_data_V_keep_V_0_state == 2'd3) & (input_data_V_keep_V_0_ack_out == 1'b0) & (input_data_V_keep_V_0_vld_in == 1'b1)))) begin
            input_data_V_keep_V_0_state <= 2'd1;
        end else if (((~((input_data_V_keep_V_0_vld_in == 1'b0) & (input_data_V_keep_V_0_ack_out == 1'b1)) & ~((input_data_V_keep_V_0_ack_out == 1'b0) & (input_data_V_keep_V_0_vld_in == 1'b1)) & (input_data_V_keep_V_0_state == 2'd3)) | ((input_data_V_keep_V_0_state == 2'd1) & (input_data_V_keep_V_0_ack_out == 1'b1)) | ((input_data_V_keep_V_0_state == 2'd2) & (input_data_V_keep_V_0_vld_in == 1'b1)))) begin
            input_data_V_keep_V_0_state <= 2'd3;
        end else begin
            input_data_V_keep_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_strb_V_0_sel_rd <= 1'b0;
    end else begin
        if (((input_data_V_strb_V_0_ack_out == 1'b1) & (input_data_V_strb_V_0_vld_out == 1'b1))) begin
            input_data_V_strb_V_0_sel_rd <= ~input_data_V_strb_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_strb_V_0_sel_wr <= 1'b0;
    end else begin
        if (((input_data_V_strb_V_0_ack_in == 1'b1) & (input_data_V_strb_V_0_vld_in == 1'b1))) begin
            input_data_V_strb_V_0_sel_wr <= ~input_data_V_strb_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_data_V_strb_V_0_state <= 2'd0;
    end else begin
        if ((((input_data_V_strb_V_0_state == 2'd2) & (input_data_V_strb_V_0_vld_in == 1'b0)) | ((input_data_V_strb_V_0_state == 2'd3) & (input_data_V_strb_V_0_vld_in == 1'b0) & (input_data_V_strb_V_0_ack_out == 1'b1)))) begin
            input_data_V_strb_V_0_state <= 2'd2;
        end else if ((((input_data_V_strb_V_0_state == 2'd1) & (input_data_V_strb_V_0_ack_out == 1'b0)) | ((input_data_V_strb_V_0_state == 2'd3) & (input_data_V_strb_V_0_ack_out == 1'b0) & (input_data_V_strb_V_0_vld_in == 1'b1)))) begin
            input_data_V_strb_V_0_state <= 2'd1;
        end else if (((~((input_data_V_strb_V_0_vld_in == 1'b0) & (input_data_V_strb_V_0_ack_out == 1'b1)) & ~((input_data_V_strb_V_0_ack_out == 1'b0) & (input_data_V_strb_V_0_vld_in == 1'b1)) & (input_data_V_strb_V_0_state == 2'd3)) | ((input_data_V_strb_V_0_state == 2'd1) & (input_data_V_strb_V_0_ack_out == 1'b1)) | ((input_data_V_strb_V_0_state == 2'd2) & (input_data_V_strb_V_0_vld_in == 1'b1)))) begin
            input_data_V_strb_V_0_state <= 2'd3;
        end else begin
            input_data_V_strb_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_data_V_1_ack_out == 1'b1) & (output_data_V_data_V_1_vld_out == 1'b1))) begin
            output_data_V_data_V_1_sel_rd <= ~output_data_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((output_data_V_data_V_1_ack_in == 1'b1) & (output_data_V_data_V_1_vld_in == 1'b1))) begin
            output_data_V_data_V_1_sel_wr <= ~output_data_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_data_V_1_state == 2'd2) & (output_data_V_data_V_1_vld_in == 1'b0)) | ((output_data_V_data_V_1_state == 2'd3) & (output_data_V_data_V_1_vld_in == 1'b0) & (output_data_V_data_V_1_ack_out == 1'b1)))) begin
            output_data_V_data_V_1_state <= 2'd2;
        end else if ((((output_data_V_data_V_1_state == 2'd1) & (output_data_V_data_V_1_ack_out == 1'b0)) | ((output_data_V_data_V_1_state == 2'd3) & (output_data_V_data_V_1_ack_out == 1'b0) & (output_data_V_data_V_1_vld_in == 1'b1)))) begin
            output_data_V_data_V_1_state <= 2'd1;
        end else if (((~((output_data_V_data_V_1_vld_in == 1'b0) & (output_data_V_data_V_1_ack_out == 1'b1)) & ~((output_data_V_data_V_1_ack_out == 1'b0) & (output_data_V_data_V_1_vld_in == 1'b1)) & (output_data_V_data_V_1_state == 2'd3)) | ((output_data_V_data_V_1_state == 2'd1) & (output_data_V_data_V_1_ack_out == 1'b1)) | ((output_data_V_data_V_1_state == 2'd2) & (output_data_V_data_V_1_vld_in == 1'b1)))) begin
            output_data_V_data_V_1_state <= 2'd3;
        end else begin
            output_data_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_dest_V_1_ack_out == 1'b1) & (output_data_V_dest_V_1_vld_out == 1'b1))) begin
            output_data_V_dest_V_1_sel_rd <= ~output_data_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_dest_V_1_sel_wr <= 1'b0;
    end else begin
        if (((output_data_V_dest_V_1_ack_in == 1'b1) & (output_data_V_dest_V_1_vld_in == 1'b1))) begin
            output_data_V_dest_V_1_sel_wr <= ~output_data_V_dest_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_dest_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_dest_V_1_state == 2'd2) & (output_data_V_dest_V_1_vld_in == 1'b0)) | ((output_data_V_dest_V_1_state == 2'd3) & (output_data_V_dest_V_1_vld_in == 1'b0) & (output_data_V_dest_V_1_ack_out == 1'b1)))) begin
            output_data_V_dest_V_1_state <= 2'd2;
        end else if ((((output_data_V_dest_V_1_state == 2'd1) & (output_data_V_dest_V_1_ack_out == 1'b0)) | ((output_data_V_dest_V_1_state == 2'd3) & (output_data_V_dest_V_1_ack_out == 1'b0) & (output_data_V_dest_V_1_vld_in == 1'b1)))) begin
            output_data_V_dest_V_1_state <= 2'd1;
        end else if (((~((output_data_V_dest_V_1_vld_in == 1'b0) & (output_data_V_dest_V_1_ack_out == 1'b1)) & ~((output_data_V_dest_V_1_ack_out == 1'b0) & (output_data_V_dest_V_1_vld_in == 1'b1)) & (output_data_V_dest_V_1_state == 2'd3)) | ((output_data_V_dest_V_1_state == 2'd1) & (output_data_V_dest_V_1_ack_out == 1'b1)) | ((output_data_V_dest_V_1_state == 2'd2) & (output_data_V_dest_V_1_vld_in == 1'b1)))) begin
            output_data_V_dest_V_1_state <= 2'd3;
        end else begin
            output_data_V_dest_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_id_V_1_ack_out == 1'b1) & (output_data_V_id_V_1_vld_out == 1'b1))) begin
            output_data_V_id_V_1_sel_rd <= ~output_data_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((output_data_V_id_V_1_ack_in == 1'b1) & (output_data_V_id_V_1_vld_in == 1'b1))) begin
            output_data_V_id_V_1_sel_wr <= ~output_data_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_id_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_id_V_1_state == 2'd2) & (output_data_V_id_V_1_vld_in == 1'b0)) | ((output_data_V_id_V_1_state == 2'd3) & (output_data_V_id_V_1_vld_in == 1'b0) & (output_data_V_id_V_1_ack_out == 1'b1)))) begin
            output_data_V_id_V_1_state <= 2'd2;
        end else if ((((output_data_V_id_V_1_state == 2'd1) & (output_data_V_id_V_1_ack_out == 1'b0)) | ((output_data_V_id_V_1_state == 2'd3) & (output_data_V_id_V_1_ack_out == 1'b0) & (output_data_V_id_V_1_vld_in == 1'b1)))) begin
            output_data_V_id_V_1_state <= 2'd1;
        end else if (((~((output_data_V_id_V_1_vld_in == 1'b0) & (output_data_V_id_V_1_ack_out == 1'b1)) & ~((output_data_V_id_V_1_ack_out == 1'b0) & (output_data_V_id_V_1_vld_in == 1'b1)) & (output_data_V_id_V_1_state == 2'd3)) | ((output_data_V_id_V_1_state == 2'd1) & (output_data_V_id_V_1_ack_out == 1'b1)) | ((output_data_V_id_V_1_state == 2'd2) & (output_data_V_id_V_1_vld_in == 1'b1)))) begin
            output_data_V_id_V_1_state <= 2'd3;
        end else begin
            output_data_V_id_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_keep_V_1_ack_out == 1'b1) & (output_data_V_keep_V_1_vld_out == 1'b1))) begin
            output_data_V_keep_V_1_sel_rd <= ~output_data_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((output_data_V_keep_V_1_ack_in == 1'b1) & (output_data_V_keep_V_1_vld_in == 1'b1))) begin
            output_data_V_keep_V_1_sel_wr <= ~output_data_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_keep_V_1_state == 2'd2) & (output_data_V_keep_V_1_vld_in == 1'b0)) | ((output_data_V_keep_V_1_state == 2'd3) & (output_data_V_keep_V_1_vld_in == 1'b0) & (output_data_V_keep_V_1_ack_out == 1'b1)))) begin
            output_data_V_keep_V_1_state <= 2'd2;
        end else if ((((output_data_V_keep_V_1_state == 2'd1) & (output_data_V_keep_V_1_ack_out == 1'b0)) | ((output_data_V_keep_V_1_state == 2'd3) & (output_data_V_keep_V_1_ack_out == 1'b0) & (output_data_V_keep_V_1_vld_in == 1'b1)))) begin
            output_data_V_keep_V_1_state <= 2'd1;
        end else if (((~((output_data_V_keep_V_1_vld_in == 1'b0) & (output_data_V_keep_V_1_ack_out == 1'b1)) & ~((output_data_V_keep_V_1_ack_out == 1'b0) & (output_data_V_keep_V_1_vld_in == 1'b1)) & (output_data_V_keep_V_1_state == 2'd3)) | ((output_data_V_keep_V_1_state == 2'd1) & (output_data_V_keep_V_1_ack_out == 1'b1)) | ((output_data_V_keep_V_1_state == 2'd2) & (output_data_V_keep_V_1_vld_in == 1'b1)))) begin
            output_data_V_keep_V_1_state <= 2'd3;
        end else begin
            output_data_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_last_V_1_ack_out == 1'b1) & (output_data_V_last_V_1_vld_out == 1'b1))) begin
            output_data_V_last_V_1_sel_rd <= ~output_data_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((output_data_V_last_V_1_ack_in == 1'b1) & (output_data_V_last_V_1_vld_in == 1'b1))) begin
            output_data_V_last_V_1_sel_wr <= ~output_data_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_last_V_1_state == 2'd2) & (output_data_V_last_V_1_vld_in == 1'b0)) | ((output_data_V_last_V_1_state == 2'd3) & (output_data_V_last_V_1_vld_in == 1'b0) & (output_data_V_last_V_1_ack_out == 1'b1)))) begin
            output_data_V_last_V_1_state <= 2'd2;
        end else if ((((output_data_V_last_V_1_state == 2'd1) & (output_data_V_last_V_1_ack_out == 1'b0)) | ((output_data_V_last_V_1_state == 2'd3) & (output_data_V_last_V_1_ack_out == 1'b0) & (output_data_V_last_V_1_vld_in == 1'b1)))) begin
            output_data_V_last_V_1_state <= 2'd1;
        end else if (((~((output_data_V_last_V_1_vld_in == 1'b0) & (output_data_V_last_V_1_ack_out == 1'b1)) & ~((output_data_V_last_V_1_ack_out == 1'b0) & (output_data_V_last_V_1_vld_in == 1'b1)) & (output_data_V_last_V_1_state == 2'd3)) | ((output_data_V_last_V_1_state == 2'd1) & (output_data_V_last_V_1_ack_out == 1'b1)) | ((output_data_V_last_V_1_state == 2'd2) & (output_data_V_last_V_1_vld_in == 1'b1)))) begin
            output_data_V_last_V_1_state <= 2'd3;
        end else begin
            output_data_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_strb_V_1_ack_out == 1'b1) & (output_data_V_strb_V_1_vld_out == 1'b1))) begin
            output_data_V_strb_V_1_sel_rd <= ~output_data_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_strb_V_1_sel_wr <= 1'b0;
    end else begin
        if (((output_data_V_strb_V_1_ack_in == 1'b1) & (output_data_V_strb_V_1_vld_in == 1'b1))) begin
            output_data_V_strb_V_1_sel_wr <= ~output_data_V_strb_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_strb_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_strb_V_1_state == 2'd2) & (output_data_V_strb_V_1_vld_in == 1'b0)) | ((output_data_V_strb_V_1_state == 2'd3) & (output_data_V_strb_V_1_vld_in == 1'b0) & (output_data_V_strb_V_1_ack_out == 1'b1)))) begin
            output_data_V_strb_V_1_state <= 2'd2;
        end else if ((((output_data_V_strb_V_1_state == 2'd1) & (output_data_V_strb_V_1_ack_out == 1'b0)) | ((output_data_V_strb_V_1_state == 2'd3) & (output_data_V_strb_V_1_ack_out == 1'b0) & (output_data_V_strb_V_1_vld_in == 1'b1)))) begin
            output_data_V_strb_V_1_state <= 2'd1;
        end else if (((~((output_data_V_strb_V_1_vld_in == 1'b0) & (output_data_V_strb_V_1_ack_out == 1'b1)) & ~((output_data_V_strb_V_1_ack_out == 1'b0) & (output_data_V_strb_V_1_vld_in == 1'b1)) & (output_data_V_strb_V_1_state == 2'd3)) | ((output_data_V_strb_V_1_state == 2'd1) & (output_data_V_strb_V_1_ack_out == 1'b1)) | ((output_data_V_strb_V_1_state == 2'd2) & (output_data_V_strb_V_1_vld_in == 1'b1)))) begin
            output_data_V_strb_V_1_state <= 2'd3;
        end else begin
            output_data_V_strb_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_data_V_user_V_1_ack_out == 1'b1) & (output_data_V_user_V_1_vld_out == 1'b1))) begin
            output_data_V_user_V_1_sel_rd <= ~output_data_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((output_data_V_user_V_1_ack_in == 1'b1) & (output_data_V_user_V_1_vld_in == 1'b1))) begin
            output_data_V_user_V_1_sel_wr <= ~output_data_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_data_V_user_V_1_state <= 2'd0;
    end else begin
        if ((((output_data_V_user_V_1_state == 2'd2) & (output_data_V_user_V_1_vld_in == 1'b0)) | ((output_data_V_user_V_1_state == 2'd3) & (output_data_V_user_V_1_vld_in == 1'b0) & (output_data_V_user_V_1_ack_out == 1'b1)))) begin
            output_data_V_user_V_1_state <= 2'd2;
        end else if ((((output_data_V_user_V_1_state == 2'd1) & (output_data_V_user_V_1_ack_out == 1'b0)) | ((output_data_V_user_V_1_state == 2'd3) & (output_data_V_user_V_1_ack_out == 1'b0) & (output_data_V_user_V_1_vld_in == 1'b1)))) begin
            output_data_V_user_V_1_state <= 2'd1;
        end else if (((~((output_data_V_user_V_1_vld_in == 1'b0) & (output_data_V_user_V_1_ack_out == 1'b1)) & ~((output_data_V_user_V_1_ack_out == 1'b0) & (output_data_V_user_V_1_vld_in == 1'b1)) & (output_data_V_user_V_1_state == 2'd3)) | ((output_data_V_user_V_1_state == 2'd1) & (output_data_V_user_V_1_ack_out == 1'b1)) | ((output_data_V_user_V_1_state == 2'd2) & (output_data_V_user_V_1_vld_in == 1'b1)))) begin
            output_data_V_user_V_1_state <= 2'd3;
        end else begin
            output_data_V_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_63_fu_1246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        depth7_reg_434 <= depth_reg_1535;
    end else if (((1'b1 == ap_CS_fsm_state30) & (grp_conv2d_fix16_fu_558_ap_done == 1'b1))) begin
        depth7_reg_434 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_65_fu_1335_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        height8_reg_446 <= height_3_reg_1548;
    end else if (((tmp_60_fu_1200_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        height8_reg_446 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        height_reg_412 <= height_4_reg_1449;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        height_reg_412 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        if ((1'b1 == ap_condition_1742)) begin
            tmp_last_V_reg_470 <= 1'd1;
        end else if ((1'b1 == ap_condition_1736)) begin
            tmp_last_V_reg_470 <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_63_fu_1246_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        width9_reg_458 <= 32'd0;
    end else if (((output_data_V_data_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        width9_reg_458 <= width_7_reg_1571;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_1049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        width_reg_423 <= 5'd0;
    end else if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        width_reg_423 <= width_6_fu_1097_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        depth_reg_1535 <= depth_fu_1206_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        height_3_reg_1548 <= height_3_fu_1252_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        height_4_reg_1449 <= height_4_fu_1055_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((input_data_V_data_V_0_load_A == 1'b1)) begin
        input_data_V_data_V_0_payload_A <= input_data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((input_data_V_data_V_0_load_B == 1'b1)) begin
        input_data_V_data_V_0_payload_B <= input_data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((input_data_V_dest_V_0_load_A == 1'b1)) begin
        input_data_V_dest_V_0_payload_A <= input_data_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((input_data_V_dest_V_0_load_B == 1'b1)) begin
        input_data_V_dest_V_0_payload_B <= input_data_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((input_data_V_id_V_0_load_A == 1'b1)) begin
        input_data_V_id_V_0_payload_A <= input_data_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((input_data_V_id_V_0_load_B == 1'b1)) begin
        input_data_V_id_V_0_payload_B <= input_data_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((input_data_V_keep_V_0_load_A == 1'b1)) begin
        input_data_V_keep_V_0_payload_A <= input_data_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((input_data_V_keep_V_0_load_B == 1'b1)) begin
        input_data_V_keep_V_0_payload_B <= input_data_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((input_data_V_strb_V_0_load_A == 1'b1)) begin
        input_data_V_strb_V_0_payload_A <= input_data_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((input_data_V_strb_V_0_load_B == 1'b1)) begin
        input_data_V_strb_V_0_payload_B <= input_data_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_data_V_1_load_A == 1'b1)) begin
        output_data_V_data_V_1_payload_A <= tmp_data_V_1_reg_1615;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_data_V_1_load_B == 1'b1)) begin
        output_data_V_data_V_1_payload_B <= tmp_data_V_1_reg_1615;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_dest_V_1_load_A == 1'b1)) begin
        output_data_V_dest_V_1_payload_A <= out_0_dest_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_dest_V_1_load_B == 1'b1)) begin
        output_data_V_dest_V_1_payload_B <= out_0_dest_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_id_V_1_load_A == 1'b1)) begin
        output_data_V_id_V_1_payload_A <= out_0_id_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_id_V_1_load_B == 1'b1)) begin
        output_data_V_id_V_1_payload_B <= out_0_id_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_keep_V_1_load_A == 1'b1)) begin
        output_data_V_keep_V_1_payload_A <= out_0_keep_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_keep_V_1_load_B == 1'b1)) begin
        output_data_V_keep_V_1_payload_B <= out_0_keep_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_last_V_1_load_A == 1'b1)) begin
        output_data_V_last_V_1_payload_A <= tmp_last_V_reg_470;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_last_V_1_load_B == 1'b1)) begin
        output_data_V_last_V_1_payload_B <= tmp_last_V_reg_470;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_strb_V_1_load_A == 1'b1)) begin
        output_data_V_strb_V_1_payload_A <= out_0_strb_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_strb_V_1_load_B == 1'b1)) begin
        output_data_V_strb_V_1_payload_B <= out_0_strb_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_user_V_1_load_A == 1'b1)) begin
        output_data_V_user_V_1_payload_A <= tmp_user_V_reg_1586;
    end
end

always @ (posedge ap_clk) begin
    if ((output_data_V_user_V_1_load_B == 1'b1)) begin
        output_data_V_user_V_1_payload_B <= tmp_user_V_reg_1586;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_63_fu_1246_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        tmp_11_reg_1553[10 : 2] <= tmp_11_fu_1291_p2[10 : 2];
        tmp_14_reg_1558[10 : 2] <= tmp_14_fu_1321_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_65_fu_1335_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        tmp_16_reg_1581 <= tmp_16_fu_1361_p2;
        tmp_68_reg_1591 <= tmp_68_fu_1398_p2;
        tmp_user_V_reg_1586 <= tmp_user_V_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_1049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_3_reg_1454[10 : 2] <= tmp_3_fu_1085_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_60_fu_1200_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        tmp_6_reg_1540[37 : 2] <= tmp_6_fu_1236_p2[37 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        tmp_data_V_1_reg_1615 <= Conv2D_4_array_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        width_7_reg_1571 <= width_7_fu_1341_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Conv2D_0_array_address0 = grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        Conv2D_0_array_address0 = grp_conv2d_fix16_1_fu_504_output_r_address0;
    end else begin
        Conv2D_0_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Conv2D_0_array_ce0 = grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        Conv2D_0_array_ce0 = grp_conv2d_fix16_1_fu_504_output_r_ce0;
    end else begin
        Conv2D_0_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Conv2D_0_array_we0 = grp_conv2d_fix16_1_fu_504_output_r_we0;
    end else begin
        Conv2D_0_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        Conv2D_1_array_address0 = grp_max_pooling2d_fix16_fu_639_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Conv2D_1_array_address0 = grp_conv2d_fix16_2_fu_522_Conv2D_1_array_address0;
    end else begin
        Conv2D_1_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        Conv2D_1_array_ce0 = grp_max_pooling2d_fix16_fu_639_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Conv2D_1_array_ce0 = grp_conv2d_fix16_2_fu_522_Conv2D_1_array_ce0;
    end else begin
        Conv2D_1_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        Conv2D_1_array_we0 = grp_conv2d_fix16_2_fu_522_Conv2D_1_array_we0;
    end else begin
        Conv2D_1_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        Conv2D_2_array_address0 = grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        Conv2D_2_array_address0 = grp_conv2d_fix16_3_fu_486_output_r_address0;
    end else begin
        Conv2D_2_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        Conv2D_2_array_ce0 = grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        Conv2D_2_array_ce0 = grp_conv2d_fix16_3_fu_486_output_r_ce0;
    end else begin
        Conv2D_2_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        Conv2D_2_array_we0 = grp_conv2d_fix16_3_fu_486_output_r_we0;
    end else begin
        Conv2D_2_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        Conv2D_3_array_address0 = grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        Conv2D_3_array_address0 = grp_conv2d_fix16_228_fu_540_output_r_address0;
    end else begin
        Conv2D_3_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        Conv2D_3_array_ce0 = grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        Conv2D_3_array_ce0 = grp_conv2d_fix16_228_fu_540_output_r_ce0;
    end else begin
        Conv2D_3_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        Conv2D_3_array_we0 = grp_conv2d_fix16_228_fu_540_output_r_we0;
    end else begin
        Conv2D_3_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        Conv2D_4_array_address0 = tmp_15_cast_fu_1356_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Conv2D_4_array_address0 = grp_conv2d_fix16_fu_558_output_r_address0;
    end else begin
        Conv2D_4_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        Conv2D_4_array_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Conv2D_4_array_ce0 = grp_conv2d_fix16_fu_558_output_r_ce0;
    end else begin
        Conv2D_4_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        Conv2D_4_array_we0 = grp_conv2d_fix16_fu_558_output_r_we0;
    end else begin
        Conv2D_4_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        MaxPooling2D_0_array_address0 = grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        MaxPooling2D_0_array_address0 = grp_padding2d_fix16_3_fu_587_input_r_address0;
    end else begin
        MaxPooling2D_0_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        MaxPooling2D_0_array_ce0 = grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        MaxPooling2D_0_array_ce0 = grp_padding2d_fix16_3_fu_587_input_r_ce0;
    end else begin
        MaxPooling2D_0_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        MaxPooling2D_0_array_we0 = grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_we0;
    end else begin
        MaxPooling2D_0_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        MaxPooling2D_1_array_address0 = grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        MaxPooling2D_1_array_address0 = grp_padding2d_fix16_2_fu_613_input_r_address0;
    end else begin
        MaxPooling2D_1_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        MaxPooling2D_1_array_ce0 = grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        MaxPooling2D_1_array_ce0 = grp_padding2d_fix16_2_fu_613_input_r_ce0;
    end else begin
        MaxPooling2D_1_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        MaxPooling2D_1_array_we0 = grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_we0;
    end else begin
        MaxPooling2D_1_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        Padding2D_0_array_address0 = grp_padding2d_fix16_4_fu_678_output_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        Padding2D_0_array_address0 = grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0;
    end else begin
        Padding2D_0_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        Padding2D_0_array_ce0 = grp_padding2d_fix16_4_fu_678_output_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        Padding2D_0_array_ce0 = grp_conv2d_fix16_1_fu_504_Padding2D_0_array_ce0;
    end else begin
        Padding2D_0_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Padding2D_0_array_ce1 = grp_conv2d_fix16_1_fu_504_Padding2D_0_array_ce1;
    end else begin
        Padding2D_0_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        Padding2D_0_array_we0 = grp_padding2d_fix16_4_fu_678_output_r_we0;
    end else begin
        Padding2D_0_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        Padding2D_1_array_address0 = grp_padding2d_fix16_3_fu_587_output_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Padding2D_1_array_address0 = grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0;
    end else begin
        Padding2D_1_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        Padding2D_1_array_ce0 = grp_padding2d_fix16_3_fu_587_output_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Padding2D_1_array_ce0 = grp_conv2d_fix16_2_fu_522_Padding2D_1_array_ce0;
    end else begin
        Padding2D_1_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        Padding2D_1_array_ce1 = grp_conv2d_fix16_2_fu_522_Padding2D_1_array_ce1;
    end else begin
        Padding2D_1_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        Padding2D_1_array_we0 = grp_padding2d_fix16_3_fu_587_output_r_we0;
    end else begin
        Padding2D_1_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Padding2D_2_array_address0 = grp_padding2d_fix16_2_fu_613_output_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        Padding2D_2_array_address0 = grp_conv2d_fix16_3_fu_486_Padding2D_2_array_address0;
    end else begin
        Padding2D_2_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Padding2D_2_array_ce0 = grp_padding2d_fix16_2_fu_613_output_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        Padding2D_2_array_ce0 = grp_conv2d_fix16_3_fu_486_Padding2D_2_array_ce0;
    end else begin
        Padding2D_2_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        Padding2D_2_array_ce1 = grp_conv2d_fix16_3_fu_486_Padding2D_2_array_ce1;
    end else begin
        Padding2D_2_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Padding2D_2_array_we0 = grp_padding2d_fix16_2_fu_613_output_r_we0;
    end else begin
        Padding2D_2_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        Padding2D_3_array_address0 = grp_padding2d_fix16_1_fu_600_output_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        Padding2D_3_array_address0 = grp_conv2d_fix16_228_fu_540_Padding2D_3_array_address0;
    end else begin
        Padding2D_3_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        Padding2D_3_array_ce0 = grp_padding2d_fix16_1_fu_600_output_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        Padding2D_3_array_ce0 = grp_conv2d_fix16_228_fu_540_Padding2D_3_array_ce0;
    end else begin
        Padding2D_3_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        Padding2D_3_array_ce1 = grp_conv2d_fix16_228_fu_540_Padding2D_3_array_ce1;
    end else begin
        Padding2D_3_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        Padding2D_3_array_we0 = grp_padding2d_fix16_1_fu_600_output_r_we0;
    end else begin
        Padding2D_3_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        Padding2D_4_array_address0 = grp_padding2d_fix16_fu_574_output_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Padding2D_4_array_address0 = grp_conv2d_fix16_fu_558_Padding2D_4_array_address0;
    end else begin
        Padding2D_4_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        Padding2D_4_array_ce0 = grp_padding2d_fix16_fu_574_output_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Padding2D_4_array_ce0 = grp_conv2d_fix16_fu_558_Padding2D_4_array_ce0;
    end else begin
        Padding2D_4_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        Padding2D_4_array_ce1 = grp_conv2d_fix16_fu_558_Padding2D_4_array_ce1;
    end else begin
        Padding2D_4_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        Padding2D_4_array_we0 = grp_padding2d_fix16_fu_574_output_r_we0;
    end else begin
        Padding2D_4_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        UpSampling2D_0_array_address0 = grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        UpSampling2D_0_array_address0 = grp_padding2d_fix16_1_fu_600_input_r_address0;
    end else begin
        UpSampling2D_0_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        UpSampling2D_0_array_ce0 = grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        UpSampling2D_0_array_ce0 = grp_padding2d_fix16_1_fu_600_input_r_ce0;
    end else begin
        UpSampling2D_0_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        UpSampling2D_0_array_we0 = grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_we0;
    end else begin
        UpSampling2D_0_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        UpSampling2D_1_array_address0 = grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        UpSampling2D_1_array_address0 = grp_padding2d_fix16_fu_574_input_r_address0;
    end else begin
        UpSampling2D_1_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        UpSampling2D_1_array_ce0 = grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        UpSampling2D_1_array_ce0 = grp_padding2d_fix16_fu_574_input_r_ce0;
    end else begin
        UpSampling2D_1_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        UpSampling2D_1_array_we0 = grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_we0;
    end else begin
        UpSampling2D_1_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((output_data_V_dest_V_1_ack_in == 1'b0) | (output_data_V_id_V_1_ack_in == 1'b0) | (output_data_V_last_V_1_ack_in == 1'b0) | (output_data_V_user_V_1_ack_in == 1'b0) | (output_data_V_strb_V_1_ack_in == 1'b0) | (output_data_V_keep_V_1_ack_in == 1'b0) | (output_data_V_data_V_1_ack_in == 1'b0)) & (output_data_V_dest_V_1_state[1'd0] == 1'b0) & (output_data_V_id_V_1_state[1'd0] == 1'b0) & (output_data_V_last_V_1_state[1'd0] == 1'b0) & (output_data_V_user_V_1_state[1'd0] == 1'b0) & (output_data_V_strb_V_1_state[1'd0] == 1'b0) & (output_data_V_keep_V_1_state[1'd0] == 1'b0) & (output_data_V_data_V_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((output_data_V_dest_V_1_ack_in == 1'b0) | (output_data_V_id_V_1_ack_in == 1'b0) | (output_data_V_last_V_1_ack_in == 1'b0) | (output_data_V_user_V_1_ack_in == 1'b0) | (output_data_V_strb_V_1_ack_in == 1'b0) | (output_data_V_keep_V_1_ack_in == 1'b0) | (output_data_V_data_V_1_ack_in == 1'b0)) & (output_data_V_dest_V_1_state[1'd0] == 1'b0) & (output_data_V_id_V_1_state[1'd0] == 1'b0) & (output_data_V_last_V_1_state[1'd0] == 1'b0) & (output_data_V_user_V_1_state[1'd0] == 1'b0) & (output_data_V_strb_V_1_state[1'd0] == 1'b0) & (output_data_V_keep_V_1_state[1'd0] == 1'b0) & (output_data_V_data_V_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_0_array_0_address0 = tmp_7_cast_fu_1137_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_0_array_0_address0 = grp_padding2d_fix16_4_fu_678_input_0_address0;
    end else begin
        input_0_array_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        input_0_array_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_0_array_0_ce0 = grp_padding2d_fix16_4_fu_678_input_0_ce0;
    end else begin
        input_0_array_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        input_0_array_0_we0 = 1'b1;
    end else begin
        input_0_array_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        input_data_TDATA_blk_n = input_data_V_data_V_0_state[1'd0];
    end else begin
        input_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        input_data_V_data_V_0_ack_out = 1'b1;
    end else begin
        input_data_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((input_data_V_data_V_0_sel == 1'b1)) begin
        input_data_V_data_V_0_data_out = input_data_V_data_V_0_payload_B;
    end else begin
        input_data_V_data_V_0_data_out = input_data_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        input_data_V_dest_V_0_ack_out = 1'b1;
    end else begin
        input_data_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((input_data_V_dest_V_0_sel == 1'b1)) begin
        input_data_V_dest_V_0_data_out = input_data_V_dest_V_0_payload_B;
    end else begin
        input_data_V_dest_V_0_data_out = input_data_V_dest_V_0_payload_A;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        input_data_V_id_V_0_ack_out = 1'b1;
    end else begin
        input_data_V_id_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((input_data_V_id_V_0_sel == 1'b1)) begin
        input_data_V_id_V_0_data_out = input_data_V_id_V_0_payload_B;
    end else begin
        input_data_V_id_V_0_data_out = input_data_V_id_V_0_payload_A;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        input_data_V_keep_V_0_ack_out = 1'b1;
    end else begin
        input_data_V_keep_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((input_data_V_keep_V_0_sel == 1'b1)) begin
        input_data_V_keep_V_0_data_out = input_data_V_keep_V_0_payload_B;
    end else begin
        input_data_V_keep_V_0_data_out = input_data_V_keep_V_0_payload_A;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        input_data_V_strb_V_0_ack_out = 1'b1;
    end else begin
        input_data_V_strb_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((input_data_V_strb_V_0_sel == 1'b1)) begin
        input_data_V_strb_V_0_data_out = input_data_V_strb_V_0_payload_B;
    end else begin
        input_data_V_strb_V_0_data_out = input_data_V_strb_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        out_0_dest_V_address0 = tmp_16_cast_fu_1404_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_0_dest_V_address0 = tmp_7_cast_fu_1137_p1;
    end else begin
        out_0_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state3)))) begin
        out_0_dest_V_ce0 = 1'b1;
    end else begin
        out_0_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        out_0_dest_V_we0 = 1'b1;
    end else begin
        out_0_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        out_0_id_V_address0 = tmp_16_cast_fu_1404_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_0_id_V_address0 = tmp_7_cast_fu_1137_p1;
    end else begin
        out_0_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state3)))) begin
        out_0_id_V_ce0 = 1'b1;
    end else begin
        out_0_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        out_0_id_V_we0 = 1'b1;
    end else begin
        out_0_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        out_0_keep_V_address0 = tmp_16_cast_fu_1404_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_0_keep_V_address0 = tmp_7_cast_fu_1137_p1;
    end else begin
        out_0_keep_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state3)))) begin
        out_0_keep_V_ce0 = 1'b1;
    end else begin
        out_0_keep_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        out_0_keep_V_we0 = 1'b1;
    end else begin
        out_0_keep_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        out_0_strb_V_address0 = tmp_16_cast_fu_1404_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_0_strb_V_address0 = tmp_7_cast_fu_1137_p1;
    end else begin
        out_0_strb_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state3)))) begin
        out_0_strb_V_ce0 = 1'b1;
    end else begin
        out_0_strb_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        out_0_strb_V_we0 = 1'b1;
    end else begin
        out_0_strb_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        output_data_TDATA_blk_n = output_data_V_data_V_1_state[1'd1];
    end else begin
        output_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((output_data_V_data_V_1_sel == 1'b1)) begin
        output_data_V_data_V_1_data_out = output_data_V_data_V_1_payload_B;
    end else begin
        output_data_V_data_V_1_data_out = output_data_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((output_data_V_data_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        output_data_V_data_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((output_data_V_dest_V_1_sel == 1'b1)) begin
        output_data_V_dest_V_1_data_out = output_data_V_dest_V_1_payload_B;
    end else begin
        output_data_V_dest_V_1_data_out = output_data_V_dest_V_1_payload_A;
    end
end

always @ (*) begin
    if (((output_data_V_data_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        output_data_V_dest_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((output_data_V_id_V_1_sel == 1'b1)) begin
        output_data_V_id_V_1_data_out = output_data_V_id_V_1_payload_B;
    end else begin
        output_data_V_id_V_1_data_out = output_data_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if (((output_data_V_data_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        output_data_V_id_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((output_data_V_keep_V_1_sel == 1'b1)) begin
        output_data_V_keep_V_1_data_out = output_data_V_keep_V_1_payload_B;
    end else begin
        output_data_V_keep_V_1_data_out = output_data_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((output_data_V_data_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        output_data_V_keep_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((output_data_V_last_V_1_sel == 1'b1)) begin
        output_data_V_last_V_1_data_out = output_data_V_last_V_1_payload_B;
    end else begin
        output_data_V_last_V_1_data_out = output_data_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((output_data_V_data_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        output_data_V_last_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((output_data_V_strb_V_1_sel == 1'b1)) begin
        output_data_V_strb_V_1_data_out = output_data_V_strb_V_1_payload_B;
    end else begin
        output_data_V_strb_V_1_data_out = output_data_V_strb_V_1_payload_A;
    end
end

always @ (*) begin
    if (((output_data_V_data_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        output_data_V_strb_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_strb_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((output_data_V_user_V_1_sel == 1'b1)) begin
        output_data_V_user_V_1_data_out = output_data_V_user_V_1_payload_B;
    end else begin
        output_data_V_user_V_1_data_out = output_data_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if (((output_data_V_data_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        output_data_V_user_V_1_vld_in = 1'b1;
    end else begin
        output_data_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond2_fu_1049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0)) & (exitcond_fu_1091_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_padding2d_fix16_4_fu_678_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_conv2d_fix16_1_fu_504_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_max_pooling2d_fix16_1_fu_626_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_padding2d_fix16_3_fu_587_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_conv2d_fix16_2_fu_522_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_max_pooling2d_fix16_fu_639_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (grp_padding2d_fix16_2_fu_613_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (grp_conv2d_fix16_3_fu_486_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (grp_up_sampling2d_fix16_1_fu_665_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (grp_padding2d_fix16_1_fu_600_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (grp_conv2d_fix16_228_fu_540_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (grp_up_sampling2d_fix16_fu_652_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (grp_padding2d_fix16_fu_574_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (grp_conv2d_fix16_fu_558_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((tmp_60_fu_1200_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((tmp_63_fu_1246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((tmp_65_fu_1335_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((output_data_V_data_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((output_data_V_data_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if ((~((output_data_V_dest_V_1_ack_in == 1'b0) | (output_data_V_id_V_1_ack_in == 1'b0) | (output_data_V_last_V_1_ack_in == 1'b0) | (output_data_V_user_V_1_ack_in == 1'b0) | (output_data_V_strb_V_1_ack_in == 1'b0) | (output_data_V_keep_V_1_ack_in == 1'b0) | (output_data_V_data_V_1_ack_in == 1'b0)) & (output_data_V_dest_V_1_state[1'd0] == 1'b0) & (output_data_V_id_V_1_state[1'd0] == 1'b0) & (output_data_V_last_V_1_state[1'd0] == 1'b0) & (output_data_V_user_V_1_state[1'd0] == 1'b0) & (output_data_V_strb_V_1_state[1'd0] == 1'b0) & (output_data_V_keep_V_1_state[1'd0] == 1'b0) & (output_data_V_data_V_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state3 = ((exitcond_fu_1091_p2 == 1'd0) & (input_data_V_data_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_block_state37 = ((output_data_V_dest_V_1_ack_in == 1'b0) | (output_data_V_id_V_1_ack_in == 1'b0) | (output_data_V_last_V_1_ack_in == 1'b0) | (output_data_V_user_V_1_ack_in == 1'b0) | (output_data_V_strb_V_1_ack_in == 1'b0) | (output_data_V_keep_V_1_ack_in == 1'b0) | (output_data_V_data_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_condition_1736 = ((tmp_68_reg_1591 == 1'd0) | ((tmp_70_fu_1425_p2 == 1'd0) | (tmp_72_fu_1440_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_1742 = ((tmp_70_fu_1425_p2 == 1'd1) & (tmp_72_fu_1440_p2 == 1'd1) & (tmp_68_reg_1591 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign depth_fu_1206_p2 = (depth7_reg_434 + 32'd1);

assign exitcond2_fu_1049_p2 = ((height_reg_412 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond_fu_1091_p2 = ((width_reg_423 == 5'd28) ? 1'b1 : 1'b0);

assign grp_conv2d_fix16_1_fu_504_ap_start = grp_conv2d_fix16_1_fu_504_ap_start_reg;

assign grp_conv2d_fix16_228_fu_540_ap_start = grp_conv2d_fix16_228_fu_540_ap_start_reg;

assign grp_conv2d_fix16_2_fu_522_ap_start = grp_conv2d_fix16_2_fu_522_ap_start_reg;

assign grp_conv2d_fix16_3_fu_486_ap_start = grp_conv2d_fix16_3_fu_486_ap_start_reg;

assign grp_conv2d_fix16_fu_558_ap_start = grp_conv2d_fix16_fu_558_ap_start_reg;

assign grp_max_pooling2d_fix16_1_fu_626_ap_start = grp_max_pooling2d_fix16_1_fu_626_ap_start_reg;

assign grp_max_pooling2d_fix16_fu_639_ap_start = grp_max_pooling2d_fix16_fu_639_ap_start_reg;

assign grp_padding2d_fix16_1_fu_600_ap_start = grp_padding2d_fix16_1_fu_600_ap_start_reg;

assign grp_padding2d_fix16_2_fu_613_ap_start = grp_padding2d_fix16_2_fu_613_ap_start_reg;

assign grp_padding2d_fix16_3_fu_587_ap_start = grp_padding2d_fix16_3_fu_587_ap_start_reg;

assign grp_padding2d_fix16_4_fu_678_ap_start = grp_padding2d_fix16_4_fu_678_ap_start_reg;

assign grp_padding2d_fix16_fu_574_ap_start = grp_padding2d_fix16_fu_574_ap_start_reg;

assign grp_up_sampling2d_fix16_1_fu_665_ap_start = grp_up_sampling2d_fix16_1_fu_665_ap_start_reg;

assign grp_up_sampling2d_fix16_fu_652_ap_start = grp_up_sampling2d_fix16_fu_652_ap_start_reg;

assign height_3_fu_1252_p2 = ($signed(height8_reg_446) + $signed(32'd1));

assign height_4_fu_1055_p2 = (height_reg_412 + 5'd1);

assign input_data_TREADY = input_data_V_dest_V_0_state[1'd1];

assign input_data_V_data_V_0_ack_in = input_data_V_data_V_0_state[1'd1];

assign input_data_V_data_V_0_load_A = (input_data_V_data_V_0_state_cmp_full & ~input_data_V_data_V_0_sel_wr);

assign input_data_V_data_V_0_load_B = (input_data_V_data_V_0_state_cmp_full & input_data_V_data_V_0_sel_wr);

assign input_data_V_data_V_0_sel = input_data_V_data_V_0_sel_rd;

assign input_data_V_data_V_0_state_cmp_full = ((input_data_V_data_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_data_V_data_V_0_vld_in = input_data_TVALID;

assign input_data_V_data_V_0_vld_out = input_data_V_data_V_0_state[1'd0];

assign input_data_V_dest_V_0_ack_in = input_data_V_dest_V_0_state[1'd1];

assign input_data_V_dest_V_0_load_A = (input_data_V_dest_V_0_state_cmp_full & ~input_data_V_dest_V_0_sel_wr);

assign input_data_V_dest_V_0_load_B = (input_data_V_dest_V_0_state_cmp_full & input_data_V_dest_V_0_sel_wr);

assign input_data_V_dest_V_0_sel = input_data_V_dest_V_0_sel_rd;

assign input_data_V_dest_V_0_state_cmp_full = ((input_data_V_dest_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_data_V_dest_V_0_vld_in = input_data_TVALID;

assign input_data_V_dest_V_0_vld_out = input_data_V_dest_V_0_state[1'd0];

assign input_data_V_id_V_0_ack_in = input_data_V_id_V_0_state[1'd1];

assign input_data_V_id_V_0_load_A = (input_data_V_id_V_0_state_cmp_full & ~input_data_V_id_V_0_sel_wr);

assign input_data_V_id_V_0_load_B = (input_data_V_id_V_0_state_cmp_full & input_data_V_id_V_0_sel_wr);

assign input_data_V_id_V_0_sel = input_data_V_id_V_0_sel_rd;

assign input_data_V_id_V_0_state_cmp_full = ((input_data_V_id_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_data_V_id_V_0_vld_in = input_data_TVALID;

assign input_data_V_id_V_0_vld_out = input_data_V_id_V_0_state[1'd0];

assign input_data_V_keep_V_0_ack_in = input_data_V_keep_V_0_state[1'd1];

assign input_data_V_keep_V_0_load_A = (input_data_V_keep_V_0_state_cmp_full & ~input_data_V_keep_V_0_sel_wr);

assign input_data_V_keep_V_0_load_B = (input_data_V_keep_V_0_state_cmp_full & input_data_V_keep_V_0_sel_wr);

assign input_data_V_keep_V_0_sel = input_data_V_keep_V_0_sel_rd;

assign input_data_V_keep_V_0_state_cmp_full = ((input_data_V_keep_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_data_V_keep_V_0_vld_in = input_data_TVALID;

assign input_data_V_keep_V_0_vld_out = input_data_V_keep_V_0_state[1'd0];

assign input_data_V_strb_V_0_ack_in = input_data_V_strb_V_0_state[1'd1];

assign input_data_V_strb_V_0_load_A = (input_data_V_strb_V_0_state_cmp_full & ~input_data_V_strb_V_0_sel_wr);

assign input_data_V_strb_V_0_load_B = (input_data_V_strb_V_0_state_cmp_full & input_data_V_strb_V_0_sel_wr);

assign input_data_V_strb_V_0_sel = input_data_V_strb_V_0_sel_rd;

assign input_data_V_strb_V_0_state_cmp_full = ((input_data_V_strb_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_data_V_strb_V_0_vld_in = input_data_TVALID;

assign input_data_V_strb_V_0_vld_out = input_data_V_strb_V_0_state[1'd0];

assign output_data_TDATA = output_data_V_data_V_1_data_out;

assign output_data_TDEST = output_data_V_dest_V_1_data_out;

assign output_data_TID = output_data_V_id_V_1_data_out;

assign output_data_TKEEP = output_data_V_keep_V_1_data_out;

assign output_data_TLAST = output_data_V_last_V_1_data_out;

assign output_data_TSTRB = output_data_V_strb_V_1_data_out;

assign output_data_TUSER = output_data_V_user_V_1_data_out;

assign output_data_TVALID = output_data_V_dest_V_1_state[1'd0];

assign output_data_V_data_V_1_ack_in = output_data_V_data_V_1_state[1'd1];

assign output_data_V_data_V_1_ack_out = output_data_TREADY;

assign output_data_V_data_V_1_load_A = (output_data_V_data_V_1_state_cmp_full & ~output_data_V_data_V_1_sel_wr);

assign output_data_V_data_V_1_load_B = (output_data_V_data_V_1_state_cmp_full & output_data_V_data_V_1_sel_wr);

assign output_data_V_data_V_1_sel = output_data_V_data_V_1_sel_rd;

assign output_data_V_data_V_1_state_cmp_full = ((output_data_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_data_V_data_V_1_vld_out = output_data_V_data_V_1_state[1'd0];

assign output_data_V_dest_V_1_ack_in = output_data_V_dest_V_1_state[1'd1];

assign output_data_V_dest_V_1_ack_out = output_data_TREADY;

assign output_data_V_dest_V_1_load_A = (output_data_V_dest_V_1_state_cmp_full & ~output_data_V_dest_V_1_sel_wr);

assign output_data_V_dest_V_1_load_B = (output_data_V_dest_V_1_state_cmp_full & output_data_V_dest_V_1_sel_wr);

assign output_data_V_dest_V_1_sel = output_data_V_dest_V_1_sel_rd;

assign output_data_V_dest_V_1_state_cmp_full = ((output_data_V_dest_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_data_V_dest_V_1_vld_out = output_data_V_dest_V_1_state[1'd0];

assign output_data_V_id_V_1_ack_in = output_data_V_id_V_1_state[1'd1];

assign output_data_V_id_V_1_ack_out = output_data_TREADY;

assign output_data_V_id_V_1_load_A = (output_data_V_id_V_1_state_cmp_full & ~output_data_V_id_V_1_sel_wr);

assign output_data_V_id_V_1_load_B = (output_data_V_id_V_1_state_cmp_full & output_data_V_id_V_1_sel_wr);

assign output_data_V_id_V_1_sel = output_data_V_id_V_1_sel_rd;

assign output_data_V_id_V_1_state_cmp_full = ((output_data_V_id_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_data_V_id_V_1_vld_out = output_data_V_id_V_1_state[1'd0];

assign output_data_V_keep_V_1_ack_in = output_data_V_keep_V_1_state[1'd1];

assign output_data_V_keep_V_1_ack_out = output_data_TREADY;

assign output_data_V_keep_V_1_load_A = (output_data_V_keep_V_1_state_cmp_full & ~output_data_V_keep_V_1_sel_wr);

assign output_data_V_keep_V_1_load_B = (output_data_V_keep_V_1_state_cmp_full & output_data_V_keep_V_1_sel_wr);

assign output_data_V_keep_V_1_sel = output_data_V_keep_V_1_sel_rd;

assign output_data_V_keep_V_1_state_cmp_full = ((output_data_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_data_V_keep_V_1_vld_out = output_data_V_keep_V_1_state[1'd0];

assign output_data_V_last_V_1_ack_in = output_data_V_last_V_1_state[1'd1];

assign output_data_V_last_V_1_ack_out = output_data_TREADY;

assign output_data_V_last_V_1_load_A = (output_data_V_last_V_1_state_cmp_full & ~output_data_V_last_V_1_sel_wr);

assign output_data_V_last_V_1_load_B = (output_data_V_last_V_1_state_cmp_full & output_data_V_last_V_1_sel_wr);

assign output_data_V_last_V_1_sel = output_data_V_last_V_1_sel_rd;

assign output_data_V_last_V_1_state_cmp_full = ((output_data_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_data_V_last_V_1_vld_out = output_data_V_last_V_1_state[1'd0];

assign output_data_V_strb_V_1_ack_in = output_data_V_strb_V_1_state[1'd1];

assign output_data_V_strb_V_1_ack_out = output_data_TREADY;

assign output_data_V_strb_V_1_load_A = (output_data_V_strb_V_1_state_cmp_full & ~output_data_V_strb_V_1_sel_wr);

assign output_data_V_strb_V_1_load_B = (output_data_V_strb_V_1_state_cmp_full & output_data_V_strb_V_1_sel_wr);

assign output_data_V_strb_V_1_sel = output_data_V_strb_V_1_sel_rd;

assign output_data_V_strb_V_1_state_cmp_full = ((output_data_V_strb_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_data_V_strb_V_1_vld_out = output_data_V_strb_V_1_state[1'd0];

assign output_data_V_user_V_1_ack_in = output_data_V_user_V_1_state[1'd1];

assign output_data_V_user_V_1_ack_out = output_data_TREADY;

assign output_data_V_user_V_1_load_A = (output_data_V_user_V_1_state_cmp_full & ~output_data_V_user_V_1_sel_wr);

assign output_data_V_user_V_1_load_B = (output_data_V_user_V_1_state_cmp_full & output_data_V_user_V_1_sel_wr);

assign output_data_V_user_V_1_sel = output_data_V_user_V_1_sel_rd;

assign output_data_V_user_V_1_state_cmp_full = ((output_data_V_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_data_V_user_V_1_vld_out = output_data_V_user_V_1_state[1'd0];

assign p_shl1_cast_fu_1081_p1 = tmp_2_fu_1073_p3;

assign p_shl2_cast_fu_1220_p1 = $signed(tmp_4_fu_1212_p3);

assign p_shl3_cast_fu_1232_p1 = $signed(tmp_5_fu_1224_p3);

assign p_shl4_cast_fu_1301_p3 = {{tmp_12_fu_1297_p1}, {5'd0}};

assign p_shl5_cast_fu_1313_p3 = {{tmp_13_fu_1309_p1}, {2'd0}};

assign p_shl6_cast_fu_1271_p3 = {{tmp_9_fu_1267_p1}, {5'd0}};

assign p_shl7_cast_fu_1283_p3 = {{tmp_10_fu_1279_p1}, {2'd0}};

assign p_shl_cast_fu_1069_p1 = tmp_1_fu_1061_p3;

assign tmp_10_fu_1279_p1 = tmp_8_fu_1262_p2[8:0];

assign tmp_11_fu_1291_p2 = (p_shl6_cast_fu_1271_p3 - p_shl7_cast_fu_1283_p3);

assign tmp_12_fu_1297_p1 = height8_reg_446[5:0];

assign tmp_13_fu_1309_p1 = height8_reg_446[8:0];

assign tmp_14_fu_1321_p2 = (p_shl4_cast_fu_1301_p3 - p_shl5_cast_fu_1313_p3);

assign tmp_15_cast_fu_1356_p1 = tmp_15_fu_1351_p2;

assign tmp_15_fu_1351_p2 = (tmp_11_reg_1553 + tmp_17_fu_1347_p1);

assign tmp_16_cast_fu_1404_p1 = $signed(tmp_16_reg_1581);

assign tmp_16_fu_1361_p2 = (tmp_14_reg_1558 + tmp_17_fu_1347_p1);

assign tmp_17_fu_1347_p1 = width9_reg_458[10:0];

assign tmp_1_fu_1061_p3 = {{height_reg_412}, {5'd0}};

assign tmp_2_fu_1073_p3 = {{height_reg_412}, {2'd0}};

assign tmp_3_fu_1085_p2 = (p_shl_cast_fu_1069_p1 - p_shl1_cast_fu_1081_p1);

assign tmp_4_fu_1212_p3 = {{depth7_reg_434}, {5'd0}};

assign tmp_5_fu_1224_p3 = {{depth7_reg_434}, {2'd0}};

assign tmp_60_fu_1200_p2 = (($signed(depth7_reg_434) < $signed(tmp_s_fu_1196_p1)) ? 1'b1 : 1'b0);

assign tmp_62_cast_fu_1128_p1 = width_reg_423;

assign tmp_62_fu_1242_p1 = Conv2D_4_height;

assign tmp_63_fu_1246_p2 = (($signed(height8_reg_446) < $signed(tmp_62_fu_1242_p1)) ? 1'b1 : 1'b0);

assign tmp_64_fu_1327_p1 = Conv2D_4_width;

assign tmp_65_cast_fu_1258_p1 = height8_reg_446;

assign tmp_65_fu_1335_p2 = (($signed(width9_reg_458) < $signed(tmp_64_fu_1327_p1)) ? 1'b1 : 1'b0);

assign tmp_66_fu_1372_p2 = (tmp_fu_1366_p2 | height8_reg_446);

assign tmp_67_cast_fu_1331_p1 = Conv2D_4_width;

assign tmp_67_fu_1388_p2 = ($signed(17'd131071) + $signed(tmp_72_cast_fu_1384_p1));

assign tmp_68_fu_1398_p2 = ((depth7_reg_434 == tmp_73_cast_fu_1394_p1) ? 1'b1 : 1'b0);

assign tmp_69_fu_1415_p2 = ($signed(tmp_75_cast_fu_1411_p1) + $signed(17'd131071));

assign tmp_6_fu_1236_p2 = ($signed(p_shl2_cast_fu_1220_p1) - $signed(p_shl3_cast_fu_1232_p1));

assign tmp_70_fu_1425_p2 = ((height8_reg_446 == tmp_76_cast_fu_1421_p1) ? 1'b1 : 1'b0);

assign tmp_71_fu_1431_p2 = ($signed(tmp_67_cast_reg_1563) + $signed(17'd131071));

assign tmp_72_cast_fu_1384_p1 = Conv2D_4_depth;

assign tmp_72_fu_1440_p2 = ((width9_reg_458 == tmp_78_cast_fu_1436_p1) ? 1'b1 : 1'b0);

assign tmp_73_cast_fu_1394_p1 = $signed(tmp_67_fu_1388_p2);

assign tmp_75_cast_fu_1411_p1 = Conv2D_4_height;

assign tmp_76_cast_fu_1421_p1 = $signed(tmp_69_fu_1415_p2);

assign tmp_78_cast_fu_1436_p1 = $signed(tmp_71_fu_1431_p2);

assign tmp_7_cast_fu_1137_p1 = $signed(tmp_7_fu_1132_p2);

assign tmp_7_fu_1132_p2 = (tmp_3_reg_1454 + tmp_62_cast_fu_1128_p1);

assign tmp_8_fu_1262_p2 = ($signed(tmp_65_cast_fu_1258_p1) + $signed(tmp_6_reg_1540));

assign tmp_9_fu_1267_p1 = tmp_8_fu_1262_p2[5:0];

assign tmp_fu_1366_p2 = (width9_reg_458 | depth7_reg_434);

assign tmp_s_fu_1196_p1 = Conv2D_4_depth;

assign tmp_user_V_fu_1378_p2 = ((tmp_66_fu_1372_p2 == 32'd0) ? 1'b1 : 1'b0);

assign width_6_fu_1097_p2 = (width_reg_423 + 5'd1);

assign width_7_fu_1341_p2 = (width9_reg_458 + 32'd1);

always @ (posedge ap_clk) begin
    reg_875[15:0] <= 16'b0000000000011110;
    reg_881[15:0] <= 16'b0000000000011100;
    reg_887[15:0] <= 16'b0000000000011100;
    reg_893[15:0] <= 16'b0000000000010000;
    reg_899[15:0] <= 16'b0000000000001110;
    reg_905[15:0] <= 16'b0000000000001110;
    reg_911[15:0] <= 16'b0000000000010000;
    reg_917[15:0] <= 16'b0000000000010000;
    reg_923[15:0] <= 16'b0000000000001110;
    reg_929[15:0] <= 16'b0000000000001110;
    reg_935[15:0] <= 16'b0000000000001000;
    reg_941[15:0] <= 16'b0000000000000111;
    reg_947[15:0] <= 16'b0000000000000111;
    reg_953[15:0] <= 16'b0000000000001001;
    reg_959[15:0] <= 16'b0000000000001001;
    reg_965[15:0] <= 16'b0000000000000111;
    reg_971[15:0] <= 16'b0000000000000111;
    reg_977[15:0] <= 16'b0000000000001000;
    reg_983[15:0] <= 16'b0000000000001110;
    reg_989[15:0] <= 16'b0000000000001110;
    reg_995[15:0] <= 16'b0000000000010000;
    reg_1001[15:0] <= 16'b0000000000010000;
    reg_1007[15:0] <= 16'b0000000000001110;
    reg_1013[15:0] <= 16'b0000000000001110;
    reg_1019[15:0] <= 16'b0000000000010000;
    reg_1025[15:0] <= 16'b0000000000011100;
    reg_1031[15:0] <= 16'b0000000000011100;
    reg_1037[15:0] <= 16'b0000000000011110;
    reg_1043[15:0] <= 16'b0000000000011110;
    tmp_3_reg_1454[1:0] <= 2'b00;
    tmp_6_reg_1540[1:0] <= 2'b00;
    tmp_11_reg_1553[1:0] <= 2'b00;
    tmp_14_reg_1558[1:0] <= 2'b00;
    tmp_67_cast_reg_1563[16:0] <= 17'b00000000000011100;
end

endmodule //network
