library IEEE; use IEEE.STD_LOGIC_1164.all;

entity proc_mips is -- single cycle MIPS processor
	port (clk, reset: in STD_LOGIC;
			pc: out STD_LOGIC_VECTOR (31 downto 0);
			instr: in STD_LOGIC_VECTOR (31 downto 0);
			memwrite: out STD_LOGIC;
			aluout, writedata: out STD_LOGIC_VECTOR (31 downto 0);
			readdata: in STD_LOGIC_VECTOR (31 downto 0));
end;

architecture struct of proc_mips is
	component controller
		port (op, funct: in STD_LOGIC_VECTOR (5 downto 0);
				zero: in STD_LOGIC;
				memtoreg, memwrite: out STD_LOGIC;
				pcsrc, alusrc: out STD_LOGIC;
				regdst: out STD_LOGIC_VECTOR(1 downto 0); -- on extensionne le regdst pour handle s√©lection l'adresse de destination $ra
				regwrite: out STD_LOGIC;
				jump: out STD_LOGIC;
				alucontrol: out STD_LOGIC_VECTOR (2 downto 0);
				jal, shiftlog: out STD_LOGIC);
	end component;
	component datapath
		port (clk, reset: in STD_LOGIC;
				memtoreg, pcsrc: in STD_LOGIC;
				alusrc: in STD_LOGIC;
				regdst: in STD_LOGIC_VECTOR(1 downto 0);
				regwrite, jump: in STD_LOGIC;
				alucontrol: in STD_LOGIC_VECTOR (2 downto 0);
				zero: out STD_LOGIC;
				pc: buffer STD_LOGIC_VECTOR (31 downto 0);
				instr: in STD_LOGIC_VECTOR (31 downto 0);
				aluout, writedata: buffer STD_LOGIC_VECTOR (31 downto 0);
				readdata: in STD_LOGIC_VECTOR (31 downto 0);
				jal, shiftlog: in STD_LOGIC); -- nouveau signal jal pour le saut inconditionnel et un autre pour la logique du shift
	end component;
	signal memtoreg, alusrc, regwrite, jump, pcsrc: STD_LOGIC;
	signal regdst: STD_LOGIC_VECTOR(1 downto 0);
	signal zero: STD_LOGIC;
	signal alucontrol: STD_LOGIC_VECTOR (2 downto 0);
	signal jal, shiftlog: STD_LOGIC;
begin
	cont: controller port map (instr (31 downto 26), instr(5 downto 0), zero, memtoreg, 
										memwrite, pcsrc, alusrc, regdst, regwrite, jump, alucontrol, jal, shiftlog);
	dp: datapath port map (clk, reset, memtoreg, pcsrc, alusrc, regdst, regwrite, jump, 
									alucontrol, zero, pc, instr, aluout, writedata, readdata, jal, shiftlog);
end;