<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="Par" num="253" delta="unknown" >The Map -timing placement will be retained since it is likely to achieve better performance.
</msg>

<msg type="warning" file="Par" num="288" delta="unknown" >The signal <arg fmt="%s" index="1">U5/scalFitSum_0[5]_REPLICA_20</arg> has no load.  PAR will not attempt to route this signal.
</msg>

<msg type="warning" file="Par" num="288" delta="unknown" >The signal <arg fmt="%s" index="1">U5/scalFitSum_0[4]_REPLICA_23</arg> has no load.  PAR will not attempt to route this signal.
</msg>

<msg type="warning" file="Par" num="288" delta="unknown" >The signal <arg fmt="%s" index="1">U5/scalFitSum(7)_REPLICA_27</arg> has no load.  PAR will not attempt to route this signal.
</msg>

<msg type="warning" file="Par" num="288" delta="unknown" >The signal <arg fmt="%s" index="1">U5/scalFitSum_0[6]_REPLICA_11</arg> has no load.  PAR will not attempt to route this signal.
</msg>

<msg type="warning" file="Par" num="284" delta="unknown" >There are <arg fmt="%d" index="1">4</arg> sourceless or loadless signals in this design. This design will not pass the DRC check run by Bitgen.

</msg>

</messages>
