Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mac_ref
Version: T-2022.03-SP2
Date   : Mon May 12 02:41:05 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:          1.45
  Critical Path Slack:          -1.38
  Critical Path Clk Period:      0.10
  Total Negative Slack:        -16.28
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.08
  Critical Path Slack:           0.02
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                473
  Buf/Inv Cell Count:              76
  Buf Cell Count:                  21
  Inv Cell Count:                  55
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       441
  Sequential Cell Count:           32
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      555.673998
  Noncombinational Area:   145.767995
  Buf/Inv Area:             46.816000
  Total Buffer Area:            16.76
  Total Inverter Area:          30.06
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               701.441993
  Design Area:             701.441993


  Design Rules
  -----------------------------------
  Total Number of Nets:           533
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.63
  Logic Optimization:                  1.08
  Mapping Optimization:                1.81
  -----------------------------------------
  Overall Compile Time:                3.95
  Overall Compile Wall Clock Time:     4.17

  --------------------------------------------------------------------

  Design  WNS: 1.38  TNS: 16.28  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
