<stg><name>decoder_bit</name>


<trans_list>

<trans id="16" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="18" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="33" op_0_bw="64">
<![CDATA[
.split:4 %temp_trellis_survivor_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_trellis_survivor_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="33" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32">
<![CDATA[
.split:5 %best_branch_loc_channel = call i32 @decoder_bit_Block_.split148_proc3, i33 %temp_trellis_survivor_V, i1 %y0300, i1 %y1301, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63

]]></Node>
<StgValue><ssdm name="best_branch_loc_channel"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="33" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32">
<![CDATA[
.split:5 %best_branch_loc_channel = call i32 @decoder_bit_Block_.split148_proc3, i33 %temp_trellis_survivor_V, i1 %y0300, i1 %y1301, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63

]]></Node>
<StgValue><ssdm name="best_branch_loc_channel"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="8" st_id="3" stage="2" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="33" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:6 %best_branch_3_cast_loc_channel = call i1 @decoder_bit_Loop_VITIS_LOOP_227_6_proc, i32 %best_branch_loc_channel, i33 %temp_trellis_survivor_V

]]></Node>
<StgValue><ssdm name="best_branch_3_cast_loc_channel"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="9" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:0 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output302, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y1301, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y0300, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="4" stage="1" lat="2">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="33" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:6 %best_branch_3_cast_loc_channel = call i1 @decoder_bit_Loop_VITIS_LOOP_227_6_proc, i32 %best_branch_loc_channel, i33 %temp_trellis_survivor_V

]]></Node>
<StgValue><ssdm name="best_branch_3_cast_loc_channel"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split:7 %call_ln0 = call void @decoder_bit_Block_.split223_proc, i1 %best_branch_3_cast_loc_channel, i1 %output302

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
.split:8 %ret_ln248 = ret

]]></Node>
<StgValue><ssdm name="ret_ln248"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
