

================================================================
== Vitis HLS Report for 'addrbound'
================================================================
* Date:           Wed Apr 21 09:52:02 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cvtcolor_bgr2hsv
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.156 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1| 6.667 ns | 6.667 ns |    1|    1|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      70|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      42|    -|
|Register         |        -|     -|      54|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|      54|     152|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_27s_27s_27_1_1_U91  |mul_27s_27s_27_1_1  |        0|   2|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   2|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln976_fu_91_p2  |     +    |   0|  0|  34|           9|          27|
    |sub_ln976_fu_81_p2  |     -    |   0|  0|  34|          27|          27|
    |ap_block_state1     |    or    |   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  70|          37|          55|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  15|          3|    1|          3|
    |ap_done     |   9|          2|    1|          2|
    |cols_blk_n  |   9|          2|    1|          2|
    |rows_blk_n  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |  42|          9|    4|          9|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   2|   0|    2|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |cols_read_reg_108  |  27|   0|   27|          0|
    |sub_ln976_reg_113  |  24|   0|   27|          3|
    +-------------------+----+----+-----+-----------+
    |Total              |  54|   0|   57|          3|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   addrbound  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   addrbound  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   addrbound  | return value |
|ap_done          | out |    1| ap_ctrl_hs |   addrbound  | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |   addrbound  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   addrbound  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   addrbound  | return value |
|return_r         | out |   18|   ap_vld   |   return_r   |    pointer   |
|return_r_ap_vld  | out |    1|   ap_vld   |   return_r   |    pointer   |
|rows_dout        |  in |   24|   ap_fifo  |     rows     |    pointer   |
|rows_empty_n     |  in |    1|   ap_fifo  |     rows     |    pointer   |
|rows_read        | out |    1|   ap_fifo  |     rows     |    pointer   |
|cols_dout        |  in |   27|   ap_fifo  |     cols     |    pointer   |
|cols_empty_n     |  in |    1|   ap_fifo  |     cols     |    pointer   |
|cols_read        | out |    1|   ap_fifo  |     cols     |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 3 [1/1] (1.83ns)   --->   "%rows_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %rows"   --->   Operation 3 'read' 'rows_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%cols_read = read i27 @_ssdm_op_Read.ap_fifo.i27P, i27 %cols"   --->   Operation 4 'read' 'cols_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln976 = trunc i24 %rows_read" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:976]   --->   Operation 5 'trunc' 'trunc_ln976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i22.i5, i22 %trunc_ln976, i5" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:976]   --->   Operation 6 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln976_2 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %rows_read, i3" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:976]   --->   Operation 7 'bitconcatenate' 'shl_ln976_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.96ns)   --->   "%sub_ln976 = sub i27 %shl_ln, i27 %shl_ln976_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:976]   --->   Operation 8 'sub' 'sub_ln976' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.15>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %cols, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (3.19ns)   --->   "%mul_ln976 = mul i27 %cols_read, i27 %sub_ln976" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:976]   --->   Operation 11 'mul' 'mul_ln976' <Predicate = true> <Delay = 3.19> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.96ns)   --->   "%add_ln976 = add i27, i27 %mul_ln976" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:976]   --->   Operation 12 'add' 'add_ln976' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %add_ln976, i32, i32" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:976]   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%write_ln976 = write void @_ssdm_op_Write.ap_auto.volatile.i18P, i18 %return_r, i18 %trunc_ln" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:976]   --->   Operation 14 'write' 'write_ln976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln1333 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 15 'ret' 'ret_ln1333' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ return_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rows_read         (read          ) [ 000]
cols_read         (read          ) [ 001]
trunc_ln976       (trunc         ) [ 000]
shl_ln            (bitconcatenate) [ 000]
shl_ln976_2       (bitconcatenate) [ 000]
sub_ln976         (sub           ) [ 001]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
mul_ln976         (mul           ) [ 000]
add_ln976         (add           ) [ 000]
trunc_ln          (partselect    ) [ 000]
write_ln976       (write         ) [ 000]
ret_ln1333        (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="return_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="return_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i24P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i22.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i18P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="rows_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="24" slack="0"/>
<pin id="44" dir="0" index="1" bw="24" slack="0"/>
<pin id="45" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="cols_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="27" slack="0"/>
<pin id="50" dir="0" index="1" bw="27" slack="0"/>
<pin id="51" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln976_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="18" slack="0"/>
<pin id="57" dir="0" index="2" bw="18" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln976/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="trunc_ln976_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="24" slack="0"/>
<pin id="63" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln976/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="shl_ln_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="27" slack="0"/>
<pin id="67" dir="0" index="1" bw="22" slack="0"/>
<pin id="68" dir="0" index="2" bw="1" slack="0"/>
<pin id="69" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="shl_ln976_2_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="27" slack="0"/>
<pin id="75" dir="0" index="1" bw="24" slack="0"/>
<pin id="76" dir="0" index="2" bw="1" slack="0"/>
<pin id="77" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln976_2/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sub_ln976_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="27" slack="0"/>
<pin id="83" dir="0" index="1" bw="27" slack="0"/>
<pin id="84" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln976/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="mul_ln976_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="27" slack="1"/>
<pin id="89" dir="0" index="1" bw="27" slack="1"/>
<pin id="90" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln976/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="add_ln976_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="27" slack="0"/>
<pin id="94" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln976/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="trunc_ln_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="18" slack="0"/>
<pin id="99" dir="0" index="1" bw="27" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="0" index="3" bw="6" slack="0"/>
<pin id="102" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="cols_read_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="27" slack="1"/>
<pin id="110" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="113" class="1005" name="sub_ln976_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="27" slack="1"/>
<pin id="115" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln976 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="40" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="42" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="61" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="42" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="85"><net_src comp="65" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="73" pin="3"/><net_sink comp="81" pin=1"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="87" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="91" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="107"><net_src comp="97" pin="4"/><net_sink comp="54" pin=2"/></net>

<net id="111"><net_src comp="48" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="116"><net_src comp="81" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="87" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: return_r | {2 }
 - Input state : 
	Port: addrbound : rows | {1 }
	Port: addrbound : cols | {1 }
  - Chain level:
	State 1
		shl_ln : 1
		sub_ln976 : 2
	State 2
		add_ln976 : 1
		trunc_ln : 2
		write_ln976 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln976_fu_87     |    2    |    0    |    40   |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln976_fu_81     |    0    |    0    |    34   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln976_fu_91     |    0    |    0    |    34   |
|----------|-------------------------|---------|---------|---------|
|   read   |   rows_read_read_fu_42  |    0    |    0    |    0    |
|          |   cols_read_read_fu_48  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln976_write_fu_54 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln976_fu_61    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_65      |    0    |    0    |    0    |
|          |    shl_ln976_2_fu_73    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_97     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   108   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|cols_read_reg_108|   27   |
|sub_ln976_reg_113|   27   |
+-----------------+--------+
|      Total      |   54   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |    0   |   108  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   54   |   108  |
+-----------+--------+--------+--------+
