
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Mon Mar 14 09:03:07 2022
Host:		ieng6-641.ucsd.edu (x86_64 w/Linux 3.10.0-1160.49.1.el7.x86_64) (2cores*4cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar 14 09:03:41 2022
viaInitial ends at Mon Mar 14 09:03:41 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi22/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi22/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=28.0M, fe_cpu=0.40min, fe_real=0.60min, fe_mem=709.1M) ***
#% Begin Load netlist data ... (date=03/14 09:03:43, mem=515.1M)
*** Begin netlist parsing (mem=709.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './fullchip.out.v'

*** Memory Usage v#1 (Current mem = 735.129M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.6, real=0:00:01.0, mem=735.1M) ***
#% End Load netlist data ... (date=03/14 09:03:44, total cpu=0:00:00.6, real=0:00:01.0, peak res=552.5M, current mem=552.5M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 62094 stdCell insts.

*** Memory Usage v#1 (Current mem = 820.555M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:26.0, real=0:00:39.0, peak res=800.0M, current mem=800.0M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=817.9M, current mem=817.9M)
Current (total cpu=0:00:26.1, real=0:00:39.0, peak res=817.9M, current mem=817.9M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1154.89 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1164.38)
Total number of fetched objects 67569
End delay calculation. (MEM=1307.89 CPU=0:00:10.0 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1280.81 CPU=0:00:12.2 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:00:44.5 mem=1280.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.310  | -3.310  | -0.473  |
|           TNS (ns):| -6279.6 | -4897.1 | -1382.6 |
|    Violating Paths:|  10173  |  5282   |  4895   |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

Density: 70.017%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 20.19 sec
Total Real time: 20.0 sec
Total Memory Usage: 1179.285156 Mbytes
<CMD> sroute
#% Begin sroute (date=03/14 09:04:06, mem=938.0M)
*** Begin SPECIAL ROUTE on Mon Mar 14 09:04:06 2022 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi22/cdrewes/ECE260B_final_project
SPECIAL ROUTE ran on machine: ieng6-641.ucsd.edu (Linux 3.10.0-1160.49.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2219.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 201 used
Read in 201 components
  201 core components: 201 unplaced, 0 placed, 0 fixed
Read in 310 logical pins
Read in 310 nets
Read in 2 special nets
Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 348
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 348
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2229.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 348 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       348      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=03/14 09:04:07, total cpu=0:00:00.5, real=0:00:01.0, peak res=947.0M, current mem=947.0M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 4 -spreadType side -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:01.4 real = 0:00:01.0, mem = 1221.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Bottom -layer 4 -spreadType side -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1222.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/14 09:04:08, mem=976.2M)
% Begin Save ccopt configuration ... (date=03/14 09:04:08, mem=979.2M)
% End Save ccopt configuration ... (date=03/14 09:04:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=980.1M, current mem=980.1M)
% Begin Save netlist data ... (date=03/14 09:04:08, mem=980.1M)
Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 09:04:08, total cpu=0:00:00.2, real=0:00:00.0, peak res=982.0M, current mem=982.0M)
Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 09:04:09, mem=982.8M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 09:04:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=982.9M, current mem=982.9M)
% Begin Save clock tree data ... (date=03/14 09:04:09, mem=983.3M)
% End Save clock tree data ... (date=03/14 09:04:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.3M, current mem=983.3M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 09:04:09, mem=983.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 09:04:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=983.9M, current mem=983.9M)
Saving Drc markers ...
... 348 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/14 09:04:10, mem=984.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 09:04:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=984.0M, current mem=984.0M)
% Begin Save routing data ... (date=03/14 09:04:10, mem=984.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1221.6M) ***
% End Save routing data ... (date=03/14 09:04:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=984.5M, current mem=984.5M)
Saving property file floorplan.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1224.6M) ***
% Begin Save power constraints data ... (date=03/14 09:04:10, mem=985.1M)
% End Save power constraints data ... (date=03/14 09:04:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=985.2M, current mem=985.2M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/14 09:04:12, total cpu=0:00:02.4, real=0:00:04.0, peak res=987.7M, current mem=987.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 1632 instances (buffers/inverters) removed
*       :     17 instances of type 'INVD8' removed
*       :     39 instances of type 'INVD6' removed
*       :     36 instances of type 'INVD4' removed
*       :     29 instances of type 'INVD3' removed
*       :     97 instances of type 'INVD2' removed
*       :      9 instances of type 'INVD12' removed
*       :    261 instances of type 'INVD1' removed
*       :    191 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND8' removed
*       :      2 instances of type 'CKND6' removed
*       :     13 instances of type 'CKND4' removed
*       :      6 instances of type 'CKND3' removed
*       :    106 instances of type 'CKND2' removed
*       :      6 instances of type 'CKND16' removed
*       :      1 instance  of type 'CKND12' removed
*       :      1 instance  of type 'CKBD8' removed
*       :     38 instances of type 'CKBD4' removed
*       :    115 instances of type 'CKBD1' removed
*       :      8 instances of type 'BUFFD8' removed
*       :     10 instances of type 'BUFFD6' removed
*       :      8 instances of type 'BUFFD4' removed
*       :     39 instances of type 'BUFFD3' removed
*       :     61 instances of type 'BUFFD2' removed
*       :     10 instances of type 'BUFFD16' removed
*       :      5 instances of type 'BUFFD12' removed
*       :    523 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:04.4) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


clk(1000MHz) 
Starting Levelizing
2022-Mar-14 09:04:24 (2022-Mar-14 16:04:24 GMT)
2022-Mar-14 09:04:24 (2022-Mar-14 16:04:24 GMT): 10%
2022-Mar-14 09:04:24 (2022-Mar-14 16:04:24 GMT): 20%
2022-Mar-14 09:04:24 (2022-Mar-14 16:04:24 GMT): 30%
2022-Mar-14 09:04:24 (2022-Mar-14 16:04:24 GMT): 40%
2022-Mar-14 09:04:24 (2022-Mar-14 16:04:24 GMT): 50%
2022-Mar-14 09:04:24 (2022-Mar-14 16:04:24 GMT): 60%
2022-Mar-14 09:04:24 (2022-Mar-14 16:04:24 GMT): 70%
2022-Mar-14 09:04:24 (2022-Mar-14 16:04:24 GMT): 80%
2022-Mar-14 09:04:24 (2022-Mar-14 16:04:24 GMT): 90%

Finished Levelizing
2022-Mar-14 09:04:25 (2022-Mar-14 16:04:25 GMT)

Starting Activity Propagation
2022-Mar-14 09:04:25 (2022-Mar-14 16:04:25 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2022-Mar-14 09:04:26 (2022-Mar-14 16:04:26 GMT): 10%
2022-Mar-14 09:04:26 (2022-Mar-14 16:04:26 GMT): 20%

Finished Activity Propagation
2022-Mar-14 09:04:28 (2022-Mar-14 16:04:28 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 46256 (70.0%) nets
3		: 8647 (13.1%) nets
4     -	14	: 9889 (15.0%) nets
15    -	39	: 1067 (1.6%) nets
40    -	79	: 87 (0.1%) nets
80    -	159	: 71 (0.1%) nets
160   -	319	: 45 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=60590 (0 fixed + 60590 movable) #buf cell=0 #inv cell=7733 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=66065 #term=237784 #term/net=3.60, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=310
stdCell: 60590 single + 0 double + 0 multi
Total standard cell length = 150.7496 (mm), area = 0.2713 (mm^2)
Average module density = 0.695.
Density for the design = 0.695.
       = stdcell_area 753748 sites (271349 um^2) / alloc_area 1085090 sites (390633 um^2).
Pin Density = 0.2188.
            = total # of pins 237784 / total area 1086804.
=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.729e+05 (1.72e+05 2.01e+05)
              Est.  stn bbox = 4.768e+05 (2.34e+05 2.43e+05)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 1521.6M
Iteration  2: Total net bbox = 3.729e+05 (1.72e+05 2.01e+05)
              Est.  stn bbox = 4.768e+05 (2.34e+05 2.43e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1522.6M
*** Finished SKP initialization (cpu=0:00:20.3, real=0:00:20.0)***
Iteration  3: Total net bbox = 2.665e+05 (1.24e+05 1.42e+05)
              Est.  stn bbox = 3.779e+05 (1.85e+05 1.93e+05)
              cpu = 0:01:10 real = 0:01:09 mem = 1927.2M
Iteration  4: Total net bbox = 7.322e+05 (3.56e+05 3.76e+05)
              Est.  stn bbox = 9.736e+05 (4.57e+05 5.17e+05)
              cpu = 0:01:57 real = 0:01:57 mem = 2073.1M
Iteration  5: Total net bbox = 7.322e+05 (3.56e+05 3.76e+05)
              Est.  stn bbox = 9.736e+05 (4.57e+05 5.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2073.1M
Iteration  6: Total net bbox = 1.078e+06 (4.95e+05 5.83e+05)
              Est.  stn bbox = 1.375e+06 (6.25e+05 7.51e+05)
              cpu = 0:01:19 real = 0:01:19 mem = 1933.3M
Iteration  7: Total net bbox = 1.100e+06 (5.14e+05 5.86e+05)
              Est.  stn bbox = 1.396e+06 (6.42e+05 7.54e+05)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 1928.3M
Iteration  8: Total net bbox = 1.100e+06 (5.14e+05 5.86e+05)
              Est.  stn bbox = 1.396e+06 (6.42e+05 7.54e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1928.3M
Iteration  9: Total net bbox = 1.165e+06 (5.41e+05 6.23e+05)
              Est.  stn bbox = 1.477e+06 (6.76e+05 8.02e+05)
              cpu = 0:01:21 real = 0:01:20 mem = 1904.5M
Iteration 10: Total net bbox = 1.165e+06 (5.41e+05 6.23e+05)
              Est.  stn bbox = 1.477e+06 (6.76e+05 8.02e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1904.5M
Iteration 11: Total net bbox = 1.196e+06 (5.58e+05 6.39e+05)
              Est.  stn bbox = 1.517e+06 (6.96e+05 8.21e+05)
              cpu = 0:01:17 real = 0:01:17 mem = 1905.6M
Iteration 12: Total net bbox = 1.196e+06 (5.58e+05 6.39e+05)
              Est.  stn bbox = 1.517e+06 (6.96e+05 8.21e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1905.6M
Iteration 13: Total net bbox = 1.202e+06 (5.71e+05 6.31e+05)
              Est.  stn bbox = 1.517e+06 (7.07e+05 8.10e+05)
              cpu = 0:04:46 real = 0:04:46 mem = 1939.9M
Iteration 14: Total net bbox = 1.202e+06 (5.71e+05 6.31e+05)
              Est.  stn bbox = 1.517e+06 (7.07e+05 8.10e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1939.9M
Iteration 15: Total net bbox = 1.202e+06 (5.71e+05 6.31e+05)
              Est.  stn bbox = 1.517e+06 (7.07e+05 8.10e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1939.9M
Finished Global Placement (cpu=0:11:56, real=0:11:56, mem=1939.9M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
net ignore based on current view = 0
*** Starting refinePlace (0:13:06 mem=1571.9M) ***
Total net bbox length = 1.202e+06 (5.705e+05 6.314e+05) (ext = 5.086e+04)
Move report: Detail placement moves 60590 insts, mean move: 1.38 um, max move: 41.05 um
	Max move on inst (U49230): (251.17, 29.38) --> (291.00, 30.60)
	Runtime: CPU: 0:00:14.0 REAL: 0:00:14.0 MEM: 1579.8MB
Summary Report:
Instances move: 60590 (out of 60590 movable)
Instances flipped: 0
Mean displacement: 1.38 um
Max displacement: 41.05 um (Instance: U49230) (251.174, 29.378) -> (291, 30.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 1.163e+06 (5.267e+05 6.365e+05) (ext = 5.076e+04)
Runtime: CPU: 0:00:14.1 REAL: 0:00:14.0 MEM: 1579.8MB
*** Finished refinePlace (0:13:20 mem=1579.8M) ***
*** Finished Initial Placement (cpu=0:12:12, real=0:12:12, mem=1575.4M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1598.39 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1598.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=66065  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 66065 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 66065 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.434096e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.46 seconds, mem = 1613.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 237474
[NR-eGR]     M2  (2V) length: 4.927720e+05um, number of vias: 347522
[NR-eGR]     M3  (3H) length: 5.567984e+05um, number of vias: 21451
[NR-eGR]     M4  (4V) length: 2.660376e+05um, number of vias: 6087
[NR-eGR]     M5  (5H) length: 1.218973e+05um, number of vias: 1180
[NR-eGR]     M6  (6V) length: 4.014060e+04um, number of vias: 16
[NR-eGR]     M7  (7H) length: 4.886000e+02um, number of vias: 14
[NR-eGR]     M8  (8V) length: 6.292000e+02um, number of vias: 0
[NR-eGR] Total length: 1.478764e+06um, number of vias: 613744
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.181490e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.65 seconds, mem = 1581.0M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:03.2, real=0:00:04.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0:12:33, real = 0:12:33, mem = 1557.0M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1222.2M, totSessionCpu=0:13:25 **
**WARN: (IMPOPT-576):	3 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	acc : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	div : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wr_norm : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
Initializing cpe interface
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1300.4M, totSessionCpu=0:13:32 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1618.51 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1658.88 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1658.88 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=66065  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 66065 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 66065 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.449481e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 237474
[NR-eGR]     M2  (2V) length: 4.981667e+05um, number of vias: 347636
[NR-eGR]     M3  (3H) length: 5.597740e+05um, number of vias: 22375
[NR-eGR]     M4  (4V) length: 2.710546e+05um, number of vias: 6302
[NR-eGR]     M5  (5H) length: 1.233316e+05um, number of vias: 1235
[NR-eGR]     M6  (6V) length: 4.173100e+04um, number of vias: 12
[NR-eGR]     M7  (7H) length: 4.058000e+02um, number of vias: 12
[NR-eGR]     M8  (8V) length: 5.228000e+02um, number of vias: 0
[NR-eGR] Total length: 1.494986e+06um, number of vias: 615046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.384310e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.28 sec, Real: 3.29 sec, Curr Mem: 1649.50 MB )
Extraction called for design 'fullchip' of instances=60590 and nets=66088 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1626.500M)
** Profile ** Start :  cpu=0:00:00.0, mem=1626.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1630.9M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1667.55)
Total number of fetched objects 66065
End delay calculation. (MEM=1753.83 CPU=0:00:11.6 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1753.83 CPU=0:00:14.9 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:00:19.4 real=0:00:19.0 totSessionCpu=0:13:57 mem=1753.8M)
** Profile ** Overall slacks :  cpu=0:00:19.7, mem=1753.8M
** Profile ** DRVs :  cpu=0:00:01.9, mem=1753.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.216 |
|           TNS (ns):|-52466.4 |
|    Violating Paths:|  17953  |
|          All Paths:|  24704  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    991 (991)     |   -0.558   |    991 (991)     |
|   max_tran     |   2682 (30543)   |  -15.132   |   2682 (30573)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.355%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1753.8M
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1393.5M, totSessionCpu=0:13:59 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1690.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1690.8M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1412.26MB/2836.70MB/1687.30MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1412.27MB/2836.70MB/1687.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1412.28MB/2836.70MB/1687.30MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 09:17:24 (2022-Mar-14 16:17:24 GMT)
2022-Mar-14 09:17:24 (2022-Mar-14 16:17:24 GMT): 10%
2022-Mar-14 09:17:24 (2022-Mar-14 16:17:24 GMT): 20%
2022-Mar-14 09:17:24 (2022-Mar-14 16:17:24 GMT): 30%
2022-Mar-14 09:17:24 (2022-Mar-14 16:17:24 GMT): 40%
2022-Mar-14 09:17:24 (2022-Mar-14 16:17:24 GMT): 50%
2022-Mar-14 09:17:24 (2022-Mar-14 16:17:24 GMT): 60%
2022-Mar-14 09:17:25 (2022-Mar-14 16:17:25 GMT): 70%
2022-Mar-14 09:17:25 (2022-Mar-14 16:17:25 GMT): 80%
2022-Mar-14 09:17:25 (2022-Mar-14 16:17:25 GMT): 90%

Finished Levelizing
2022-Mar-14 09:17:25 (2022-Mar-14 16:17:25 GMT)

Starting Activity Propagation
2022-Mar-14 09:17:25 (2022-Mar-14 16:17:25 GMT)
2022-Mar-14 09:17:26 (2022-Mar-14 16:17:26 GMT): 10%
2022-Mar-14 09:17:26 (2022-Mar-14 16:17:26 GMT): 20%

Finished Activity Propagation
2022-Mar-14 09:17:27 (2022-Mar-14 16:17:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1414.79MB/2837.95MB/1687.30MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2022-Mar-14 09:17:28 (2022-Mar-14 16:17:28 GMT)
 ... Calculating switching power
  instance FE_DBTC127_out_99 is not connected to any rail
  instance FE_DBTC126_out_59 is not connected to any rail
  instance FE_DBTC125_n10091 is not connected to any rail
  instance FE_DBTC124_n16026 is not connected to any rail
  instance FE_DBTC123_n9168 is not connected to any rail
  only first five unconnected instances are listed...
2022-Mar-14 09:17:28 (2022-Mar-14 16:17:28 GMT): 10%
2022-Mar-14 09:17:28 (2022-Mar-14 16:17:28 GMT): 20%
2022-Mar-14 09:17:28 (2022-Mar-14 16:17:28 GMT): 30%
2022-Mar-14 09:17:28 (2022-Mar-14 16:17:28 GMT): 40%
2022-Mar-14 09:17:29 (2022-Mar-14 16:17:29 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 09:17:29 (2022-Mar-14 16:17:29 GMT): 60%
2022-Mar-14 09:17:30 (2022-Mar-14 16:17:30 GMT): 70%
2022-Mar-14 09:17:31 (2022-Mar-14 16:17:31 GMT): 80%
2022-Mar-14 09:17:32 (2022-Mar-14 16:17:32 GMT): 90%

Finished Calculating power
2022-Mar-14 09:17:38 (2022-Mar-14 16:17:38 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=1415.12MB/2837.95MB/1687.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1415.12MB/2837.95MB/1687.30MB)

Ended Power Analysis: (cpu=0:00:14, real=0:00:14, mem(process/total/peak)=1415.18MB/2837.95MB/1687.30MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1415.19MB/2837.95MB/1687.30MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 09:17:38 (2022-Mar-14 16:17:38 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      184.99188702 	   69.5300%
Total Switching Power:      78.92618667 	   29.6648%
Total Leakage Power:         2.14229369 	    0.8052%
Total Power:               266.06036458
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         113.6       6.056      0.7373       120.4       45.25
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   2.856e-07
Combinational                       71.4       72.87       1.405       145.7       54.75
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                185       78.93       2.142       266.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9        185       78.93       2.142       266.1         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:           FE_DBTC0_n17893 (CKND8):           0.1708
*              Highest Leakage Power:                    U51316 (CMPE42D1):        0.0002453
*                Total Cap:      4.53707e-10 F
*                Total instances in design: 60590
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1431.72MB/2850.20MB/1687.30MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -16.546 ns

 1654 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0       1654          0       1654

 1654 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:28.8 real=0:00:29.0 mem=1752.2M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:31.0/0:14:43.1 (1.0), mem = 1752.2M
(I,S,L,T): WC_VIEW: 182.684, 74.4156, 2.03824, 259.138

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.1 (mem :1847.4M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1847.4M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1847.4M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1847.4M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1847.4M)
CPU of: netlist preparation :0:00:00.2 (mem :1847.4M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1847.4M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 182.684, 74.4156, 2.03824, 259.138
*** AreaOpt [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:14:38.6/0:14:50.7 (1.0), mem = 1828.3M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:40.8/0:14:53.0 (1.0), mem = 1767.0M
(I,S,L,T): WC_VIEW: 182.684, 74.4156, 2.03824, 259.138
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    68.02%|        -| -16.546|-52907.994|   0:00:00.0| 1786.1M|
|    68.09%|      110| -16.546|-54603.409|   0:00:01.0| 1837.3M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1837.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 182.793, 75.0193, 2.04308, 259.855
*** DrvOpt [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:14:50.0/0:15:02.1 (1.0), mem = 1818.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:50.3/0:15:02.4 (1.0), mem = 1818.2M
(I,S,L,T): WC_VIEW: 182.793, 75.0193, 2.04308, 259.855
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  3642| 34589|   -15.27|  1504|  1504|    -0.59|     0|     0|     0|     0|   -16.55|-54603.41|       0|       0|       0|  68.09|          |         |
|    14|   210|    -0.18|     8|     8|    -0.01|     0|     0|     0|     0|    -9.63|-16562.35|     490|      10|    1581|  68.56| 0:00:27.0|  1877.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -9.63|-16238.44|       0|       0|      14|  68.56| 0:00:00.0|  1877.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:29.8 real=0:00:30.0 mem=1877.4M) ***

(I,S,L,T): WC_VIEW: 177.637, 75.5174, 2.07659, 255.231
*** DrvOpt [finish] : cpu/real = 0:00:36.3/0:00:36.3 (1.0), totSession cpu/real = 0:15:26.6/0:15:38.7 (1.0), mem = 1858.3M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:02:02, real = 0:02:02, mem = 1524.1M, totSessionCpu=0:15:27 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:28.0/0:15:40.0 (1.0), mem = 1811.3M
(I,S,L,T): WC_VIEW: 177.637, 75.5174, 2.07659, 255.231
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -9.634  TNS Slack -16238.445 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -9.634|-16238.445|    68.56%|   0:00:01.0| 1846.4M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -7.806| -9680.180|    69.36%|   0:01:25.0| 2056.0M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -7.151| -8042.945|    69.96%|   0:00:36.0| 2082.2M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -7.151| -8042.945|    69.96%|   0:00:07.0| 2082.2M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -6.617| -6223.452|    70.59%|   0:01:37.0| 2082.2M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign4_reg_9_/D  |
|  -6.065| -5760.796|    71.00%|   0:01:19.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -5.925| -5491.650|    71.26%|   0:00:22.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -5.925| -5491.650|    71.26%|   0:00:05.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -5.557| -5142.240|    71.72%|   0:00:33.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -5.370| -5064.569|    71.96%|   0:00:42.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign6_reg_0_/D  |
|  -5.333| -4945.124|    72.08%|   0:00:16.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign6_reg_0_/D  |
|  -5.333| -4945.124|    72.08%|   0:00:05.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign6_reg_0_/D  |
|  -5.155| -4821.530|    72.37%|   0:00:19.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_2_/D  |
|  -5.107| -4777.234|    72.55%|   0:00:35.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -5.101| -4771.349|    72.62%|   0:00:13.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -5.101| -4771.349|    72.62%|   0:00:05.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.989| -4732.696|    72.86%|   0:00:16.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.956| -4720.814|    72.93%|   0:00:33.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.956| -4711.126|    72.99%|   0:00:11.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.956| -4711.126|    72.99%|   0:00:05.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.919| -4693.943|    73.18%|   0:00:14.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.916| -4696.037|    73.22%|   0:00:28.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.916| -4694.481|    73.25%|   0:00:10.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.916| -4694.481|    73.25%|   0:00:05.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.916| -4686.320|    73.35%|   0:00:11.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.900| -4691.577|    73.35%|   0:00:30.0| 2254.6M|   WC_VIEW|  default| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:11:03 real=0:11:03 mem=2254.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:11:03 real=0:11:03 mem=2254.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -4.900  TNS Slack -4691.577 
(I,S,L,T): WC_VIEW: 185.109, 79.7455, 2.43318, 267.287
*** SetupOpt [finish] : cpu/real = 0:11:16.3/0:11:15.6 (1.0), totSession cpu/real = 0:26:44.2/0:26:55.6 (1.0), mem = 2219.5M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -4.900
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:46.7/0:26:58.1 (1.0), mem = 1998.6M
(I,S,L,T): WC_VIEW: 185.109, 79.7455, 2.43318, 267.287
Reclaim Optimization WNS Slack -4.900  TNS Slack -4691.577 Density 73.35
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    73.35%|        -|  -4.900|-4691.577|   0:00:00.0| 1998.6M|
|    73.30%|      297|  -4.888|-4690.558|   0:00:16.0| 2036.8M|
|    73.30%|       11|  -4.888|-4690.496|   0:00:02.0| 2036.8M|
|    73.30%|        1|  -4.888|-4690.496|   0:00:02.0| 2036.8M|
|    73.30%|        0|  -4.888|-4690.496|   0:00:01.0| 2036.8M|
|    73.27%|       47|  -4.888|-4688.951|   0:00:05.0| 2036.8M|
|    72.38%|     3682|  -4.822|-4676.531|   0:00:39.0| 2036.8M|
|    72.31%|      272|  -4.820|-4676.523|   0:00:04.0| 2036.8M|
|    72.31%|       23|  -4.820|-4676.523|   0:00:01.0| 2039.0M|
|    72.31%|        1|  -4.820|-4676.523|   0:00:00.0| 2039.0M|
|    72.31%|        0|  -4.820|-4676.523|   0:00:01.0| 2039.0M|
|    72.31%|        0|  -4.820|-4676.523|   0:00:01.0| 2039.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -4.820  TNS Slack -4676.524 Density 72.31
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:16) (real = 0:01:16) **
(I,S,L,T): WC_VIEW: 184.076, 78.5105, 2.37542, 264.962
*** AreaOpt [finish] : cpu/real = 0:01:14.8/0:01:14.7 (1.0), totSession cpu/real = 0:28:01.5/0:28:12.9 (1.0), mem = 2039.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:16, real=0:01:16, mem=1963.92M, totSessionCpu=0:28:02).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2006.29 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2006.29 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=69199  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 69189 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.224400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 69167 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.451272e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        15( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               16( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.48 seconds, mem = 2021.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:10.1, real=0:00:10.0)***
Iteration  8: Total net bbox = 1.256e+06 (5.73e+05 6.83e+05)
              Est.  stn bbox = 1.522e+06 (6.93e+05 8.29e+05)
              cpu = 0:01:41 real = 0:01:41 mem = 2387.9M
Iteration  9: Total net bbox = 1.278e+06 (5.85e+05 6.93e+05)
              Est.  stn bbox = 1.553e+06 (7.08e+05 8.44e+05)
              cpu = 0:02:58 real = 0:02:58 mem = 2378.5M
Iteration 10: Total net bbox = 1.285e+06 (5.93e+05 6.92e+05)
              Est.  stn bbox = 1.558e+06 (7.16e+05 8.41e+05)
              cpu = 0:01:18 real = 0:01:18 mem = 2382.2M
Iteration 11: Total net bbox = 1.293e+06 (5.96e+05 6.97e+05)
              Est.  stn bbox = 1.565e+06 (7.18e+05 8.47e+05)
              cpu = 0:00:48.9 real = 0:00:49.0 mem = 2389.2M
Iteration 12: Total net bbox = 1.307e+06 (6.04e+05 7.03e+05)
              Est.  stn bbox = 1.580e+06 (7.27e+05 8.53e+05)
              cpu = 0:00:34.5 real = 0:00:35.0 mem = 2393.1M
Move report: Timing Driven Placement moves 63724 insts, mean move: 17.96 um, max move: 268.85 um
	Max move on inst (FE_OFC7373_n12351): (431.80, 28.80) --> (557.65, 171.80)

Finished Incremental Placement (cpu=0:07:49, real=0:07:48, mem=2388.7M)
*** Starting refinePlace (0:35:55 mem=2393.1M) ***
Total net bbox length = 1.322e+06 (6.181e+05 7.038e+05) (ext = 4.770e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 63724 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 63724 insts, mean move: 0.97 um, max move: 40.25 um
	Max move on inst (FE_OFC2603_core_instance_mac_array_instance_q_temp_864): (373.96, 534.19) --> (413.80, 534.60)
	Runtime: CPU: 0:00:10.5 REAL: 0:00:11.0 MEM: 2393.1MB
Summary Report:
Instances move: 63724 (out of 63724 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 40.25 um (Instance: FE_OFC2603_core_instance_mac_array_instance_q_temp_864) (373.961, 534.191) -> (413.8, 534.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.277e+06 (5.686e+05 7.080e+05) (ext = 4.772e+04)
Runtime: CPU: 0:00:10.7 REAL: 0:00:11.0 MEM: 2393.1MB
*** Finished refinePlace (0:36:06 mem=2393.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2393.10 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2393.10 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=69199  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 69199 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.553800e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 69177 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.471700e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.52 seconds, mem = 2393.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 243729
[NR-eGR]     M2  (2V) length: 5.056949e+05um, number of vias: 355579
[NR-eGR]     M3  (3H) length: 5.599574e+05um, number of vias: 22323
[NR-eGR]     M4  (4V) length: 2.834702e+05um, number of vias: 5868
[NR-eGR]     M5  (5H) length: 1.177648e+05um, number of vias: 1375
[NR-eGR]     M6  (6V) length: 4.299540e+04um, number of vias: 345
[NR-eGR]     M7  (7H) length: 2.610400e+03um, number of vias: 536
[NR-eGR]     M8  (8V) length: 4.475600e+03um, number of vias: 0
[NR-eGR] Total length: 1.516969e+06um, number of vias: 629755
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.270490e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.77 seconds, mem = 2258.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:08:06, real=0:08:05)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2253.7M)
Extraction called for design 'fullchip' of instances=63724 and nets=69222 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2253.691M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:22:49, real = 0:22:47, mem = 1526.6M, totSessionCpu=0:36:13 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1985.49)
Total number of fetched objects 69199
End delay calculation. (MEM=2054.24 CPU=0:00:11.7 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=2054.24 CPU=0:00:15.2 REAL=0:00:15.0)
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:36:38.4/0:36:48.9 (1.0), mem = 2054.2M
(I,S,L,T): WC_VIEW: 184.05, 78.691, 2.37542, 265.116
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    -4.67| -4753.69|       0|       0|       0|  72.31|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -4.67| -4753.69|       0|       0|       1|  72.31| 0:00:00.0|  2077.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -4.67| -4753.69|       0|       0|       0|  72.31| 0:00:00.0|  2077.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2077.7M) ***

(I,S,L,T): WC_VIEW: 184.049, 78.6912, 2.37543, 265.116
*** DrvOpt [finish] : cpu/real = 0:00:11.8/0:00:11.7 (1.0), totSession cpu/real = 0:36:50.1/0:37:00.6 (1.0), mem = 2058.6M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:23:26, real = 0:23:24, mem = 1598.1M, totSessionCpu=0:36:50 **
*** Timing NOT met, worst failing slack is -4.670
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:36:55.6/0:37:06.1 (1.0), mem = 1988.6M
(I,S,L,T): WC_VIEW: 184.049, 78.6912, 2.37543, 265.116
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.670 TNS Slack -4753.692 Density 72.31
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.179|  -36.465|
|reg2reg   |-4.670|-4717.227|
|HEPG      |-4.670|-4717.227|
|All Paths |-4.670|-4753.692|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.670|   -4.670|-4717.227|-4753.692|    72.31%|   0:00:00.0| 2025.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.654|   -4.654|-4716.603|-4753.068|    72.31%|   0:00:01.0| 2063.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.622|   -4.622|-4715.233|-4751.698|    72.31%|   0:00:00.0| 2063.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -4.616|   -4.616|-4713.905|-4750.371|    72.31%|   0:00:00.0| 2063.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -4.601|   -4.601|-4713.637|-4750.102|    72.31%|   0:00:01.0| 2063.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -4.597|   -4.597|-4713.444|-4749.909|    72.32%|   0:00:00.0| 2063.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -4.580|   -4.580|-4711.810|-4748.275|    72.32%|   0:00:00.0| 2063.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -4.569|   -4.569|-4710.732|-4747.197|    72.33%|   0:00:01.0| 2063.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -4.552|   -4.552|-4709.935|-4746.400|    72.33%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.540|   -4.540|-4707.735|-4744.201|    72.33%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.532|   -4.532|-4706.762|-4743.228|    72.34%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.528|   -4.528|-4705.580|-4742.045|    72.35%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.510|   -4.510|-4704.562|-4741.028|    72.35%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.498|   -4.498|-4701.503|-4737.969|    72.35%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.484|   -4.484|-4700.065|-4736.530|    72.36%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -4.478|   -4.478|-4699.119|-4735.584|    72.36%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.475|   -4.475|-4697.543|-4734.009|    72.37%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.475|   -4.475|-4697.291|-4733.756|    72.37%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_14_/D |
|  -4.473|   -4.473|-4697.255|-4733.720|    72.37%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_14_/D |
|  -4.465|   -4.465|-4696.507|-4732.972|    72.38%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.460|   -4.460|-4695.145|-4731.610|    72.38%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.447|   -4.447|-4694.374|-4730.839|    72.39%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.438|   -4.438|-4693.081|-4729.546|    72.39%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.437|   -4.437|-4691.781|-4728.246|    72.40%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_7_/D  |
|  -4.434|   -4.434|-4691.592|-4728.057|    72.40%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.434|   -4.434|-4691.287|-4727.752|    72.40%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.412|   -4.412|-4690.322|-4726.788|    72.41%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -4.404|   -4.404|-4688.434|-4724.899|    72.42%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.397|   -4.397|-4687.608|-4724.074|    72.43%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_1_/D  |
|  -4.396|   -4.396|-4686.708|-4723.173|    72.43%|   0:00:02.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.396|   -4.396|-4686.142|-4722.607|    72.44%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.396|   -4.396|-4686.124|-4722.589|    72.44%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.385|   -4.385|-4684.926|-4721.391|    72.44%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.383|   -4.383|-4684.239|-4720.705|    72.45%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.383|   -4.383|-4683.504|-4719.970|    72.45%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.383|   -4.383|-4683.352|-4719.817|    72.45%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.383|   -4.383|-4683.017|-4719.482|    72.46%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.367|   -4.367|-4682.449|-4718.914|    72.46%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.367|   -4.367|-4681.518|-4717.983|    72.47%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.356|   -4.356|-4680.526|-4716.992|    72.48%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.352|   -4.352|-4679.596|-4716.061|    72.48%|   0:00:02.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.352|   -4.352|-4679.050|-4715.516|    72.49%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.352|   -4.352|-4679.039|-4715.504|    72.49%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.343|   -4.343|-4678.092|-4714.558|    72.50%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.338|   -4.338|-4676.893|-4713.358|    72.50%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.338|   -4.338|-4676.404|-4712.869|    72.50%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.323|   -4.323|-4675.479|-4711.945|    72.50%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.320|   -4.320|-4674.882|-4711.348|    72.51%|   0:00:02.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.320|   -4.320|-4674.738|-4711.204|    72.51%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.314|   -4.314|-4674.231|-4710.696|    72.52%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -4.314|   -4.314|-4673.938|-4710.403|    72.53%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -4.305|   -4.305|-4672.437|-4708.901|    72.54%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.303|   -4.303|-4672.101|-4708.566|    72.54%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.303|   -4.303|-4672.029|-4708.495|    72.54%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.296|   -4.296|-4671.368|-4707.833|    72.55%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.296|   -4.296|-4671.144|-4707.609|    72.55%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.287|   -4.287|-4669.893|-4706.358|    72.56%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.285|   -4.285|-4669.560|-4706.025|    72.57%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.284|   -4.284|-4668.915|-4705.380|    72.58%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.277|   -4.277|-4668.780|-4705.245|    72.58%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.277|   -4.277|-4668.721|-4705.187|    72.59%|   0:00:00.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.275|   -4.275|-4667.508|-4703.973|    72.61%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.264|   -4.264|-4667.093|-4703.559|    72.62%|   0:00:01.0| 2071.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.255|   -4.255|-4666.303|-4702.769|    72.63%|   0:00:03.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.256|   -4.256|-4665.931|-4702.396|    72.63%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.253|   -4.253|-4665.787|-4702.251|    72.63%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.251|   -4.251|-4665.792|-4702.258|    72.63%|   0:00:00.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_1_/D  |
|  -4.251|   -4.251|-4665.742|-4702.208|    72.63%|   0:00:00.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_1_/D  |
|  -4.245|   -4.245|-4664.796|-4701.261|    72.64%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.245|   -4.245|-4664.730|-4701.195|    72.64%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.239|   -4.239|-4663.651|-4700.116|    72.67%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.236|   -4.236|-4663.408|-4699.874|    72.67%|   0:00:02.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -4.236|   -4.236|-4663.317|-4699.782|    72.67%|   0:00:00.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -4.228|   -4.228|-4662.099|-4698.564|    72.70%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -4.228|   -4.228|-4661.890|-4698.355|    72.70%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -4.223|   -4.223|-4660.682|-4697.146|    72.72%|   0:00:02.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.223|   -4.223|-4660.520|-4696.985|    72.72%|   0:00:00.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.219|   -4.219|-4659.802|-4696.267|    72.74%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -4.219|   -4.219|-4659.750|-4696.215|    72.74%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -4.215|   -4.215|-4659.352|-4695.817|    72.76%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -4.215|   -4.215|-4659.332|-4695.797|    72.76%|   0:00:00.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -4.209|   -4.209|-4658.512|-4694.978|    72.78%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_2_/D  |
|  -4.209|   -4.209|-4658.442|-4694.907|    72.78%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_2_/D  |
|  -4.204|   -4.204|-4657.822|-4694.288|    72.79%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.204|   -4.204|-4657.775|-4694.240|    72.79%|   0:00:00.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.198|   -4.198|-4657.166|-4693.631|    72.80%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_2_/D  |
|  -4.198|   -4.198|-4656.727|-4693.192|    72.81%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_2_/D  |
|  -4.194|   -4.194|-4655.932|-4692.397|    72.82%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.194|   -4.194|-4655.823|-4692.289|    72.82%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.190|   -4.190|-4655.278|-4691.743|    72.84%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.191|   -4.191|-4654.944|-4691.410|    72.84%|   0:00:00.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.185|   -4.185|-4654.121|-4690.586|    72.85%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.180|   -4.180|-4653.490|-4689.956|    72.87%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.180|   -4.180|-4653.448|-4689.914|    72.87%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.176|   -4.176|-4653.204|-4689.669|    72.89%|   0:00:00.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.174|   -4.174|-4652.878|-4689.343|    72.91%|   0:00:02.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.174|   -4.174|-4652.877|-4689.342|    72.91%|   0:00:00.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.174|   -4.174|-4652.857|-4689.322|    72.91%|   0:00:00.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.169|   -4.169|-4652.945|-4689.410|    72.91%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.165|   -4.165|-4652.441|-4688.907|    72.93%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.165|   -4.165|-4652.407|-4688.873|    72.93%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.162|   -4.162|-4651.952|-4688.417|    72.95%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.161|   -4.161|-4651.919|-4688.385|    72.95%|   0:00:00.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.161|   -4.161|-4651.896|-4688.361|    72.95%|   0:00:01.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.157|   -4.157|-4651.267|-4687.732|    72.96%|   0:00:00.0| 2110.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.156|   -4.156|-4650.878|-4687.343|    72.98%|   0:00:02.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.156|   -4.156|-4650.846|-4687.312|    72.98%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.148|   -4.148|-4649.567|-4686.032|    72.98%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -4.148|   -4.148|-4649.382|-4685.847|    72.99%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -4.142|   -4.142|-4648.450|-4684.916|    73.00%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -4.142|   -4.142|-4648.402|-4684.868|    73.00%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -4.137|   -4.137|-4648.013|-4684.478|    73.01%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.137|   -4.137|-4648.010|-4684.475|    73.01%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.133|   -4.133|-4647.164|-4683.629|    73.02%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -4.133|   -4.133|-4647.106|-4683.571|    73.02%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -4.132|   -4.132|-4646.691|-4683.156|    73.03%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -4.128|   -4.128|-4645.789|-4682.254|    73.04%|   0:00:02.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.126|   -4.126|-4645.355|-4681.821|    73.06%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.126|   -4.126|-4645.295|-4681.761|    73.06%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -4.120|   -4.120|-4645.131|-4681.597|    73.07%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.120|   -4.120|-4645.076|-4681.542|    73.07%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.118|   -4.118|-4644.587|-4681.053|    73.08%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -4.114|   -4.114|-4644.468|-4680.934|    73.08%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.113|   -4.113|-4644.395|-4680.859|    73.08%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -4.112|   -4.112|-4644.179|-4680.645|    73.08%|   0:00:02.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.112|   -4.112|-4644.108|-4680.573|    73.09%|   0:00:02.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.110|   -4.110|-4643.587|-4680.053|    73.10%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -4.108|   -4.108|-4643.148|-4679.614|    73.10%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_1_/D  |
|  -4.105|   -4.105|-4643.115|-4679.580|    73.10%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.105|   -4.105|-4642.956|-4679.421|    73.11%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.102|   -4.102|-4642.296|-4678.761|    73.13%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -4.102|   -4.102|-4641.783|-4678.249|    73.14%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -4.097|   -4.097|-4640.975|-4677.440|    73.15%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -4.095|   -4.095|-4640.974|-4677.439|    73.15%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -4.093|   -4.093|-4640.884|-4677.350|    73.16%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -4.093|   -4.093|-4640.735|-4677.200|    73.16%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -4.087|   -4.087|-4640.013|-4676.478|    73.18%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -4.083|   -4.083|-4639.546|-4676.011|    73.18%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_16_/D |
|  -4.082|   -4.082|-4639.228|-4675.693|    73.18%|   0:00:02.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_16_/D |
|  -4.082|   -4.082|-4639.107|-4675.573|    73.18%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_16_/D |
|  -4.077|   -4.077|-4638.645|-4675.110|    73.20%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_16_/D |
|  -4.075|   -4.075|-4638.574|-4675.039|    73.21%|   0:00:02.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_16_/D |
|  -4.074|   -4.074|-4638.539|-4675.004|    73.21%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_16_/D |
|  -4.067|   -4.067|-4637.556|-4674.021|    73.23%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.067|   -4.067|-4637.369|-4673.834|    73.23%|   0:00:02.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.067|   -4.067|-4637.367|-4673.833|    73.23%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.063|   -4.063|-4636.700|-4673.165|    73.26%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -4.060|   -4.060|-4636.488|-4672.954|    73.26%|   0:00:03.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.060|   -4.060|-4636.318|-4672.784|    73.26%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.057|   -4.057|-4635.855|-4672.320|    73.28%|   0:00:02.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.055|   -4.055|-4635.720|-4672.185|    73.28%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.055|   -4.055|-4635.660|-4672.125|    73.28%|   0:00:02.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.052|   -4.052|-4635.076|-4671.541|    73.30%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -4.052|   -4.052|-4634.986|-4671.451|    73.30%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -4.050|   -4.050|-4634.610|-4671.075|    73.31%|   0:00:00.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.048|   -4.048|-4634.291|-4670.755|    73.31%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.048|   -4.048|-4634.229|-4670.694|    73.31%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.043|   -4.043|-4633.487|-4669.952|    73.34%|   0:00:01.0| 2129.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.038|   -4.038|-4632.920|-4669.386|    73.36%|   0:00:03.0| 2129.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -4.037|   -4.037|-4632.816|-4669.281|    73.37%|   0:00:01.0| 2129.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -4.037|   -4.037|-4632.797|-4669.262|    73.37%|   0:00:01.0| 2129.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -4.033|   -4.033|-4632.126|-4668.592|    73.38%|   0:00:01.0| 2129.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.032|   -4.032|-4632.067|-4668.533|    73.38%|   0:00:01.0| 2129.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.032|   -4.032|-4632.048|-4668.514|    73.38%|   0:00:00.0| 2129.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.031|   -4.031|-4631.438|-4667.903|    73.41%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.031|   -4.031|-4631.375|-4667.841|    73.41%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.031|   -4.031|-4631.095|-4667.560|    73.43%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.031|   -4.031|-4631.019|-4667.484|    73.43%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.031|   -4.031|-4630.628|-4667.093|    73.44%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_5_/D  |
|  -4.031|   -4.031|-4630.510|-4666.975|    73.44%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_5_/D  |
|  -4.031|   -4.031|-4630.042|-4666.508|    73.46%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.032|   -4.032|-4630.027|-4666.492|    73.46%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.032|   -4.032|-4629.465|-4665.930|    73.48%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.032|   -4.032|-4629.402|-4665.868|    73.50%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.032|   -4.032|-4629.396|-4665.861|    73.50%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.032|   -4.032|-4629.262|-4665.727|    73.50%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.032|   -4.032|-4629.195|-4665.660|    73.50%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -4.032|   -4.032|-4628.950|-4665.415|    73.51%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
|  -4.032|   -4.032|-4628.945|-4665.411|    73.51%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
|  -4.032|   -4.032|-4628.518|-4664.983|    73.53%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_15_/D |
|  -4.032|   -4.032|-4628.492|-4664.958|    73.53%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_15_/D |
|  -4.032|   -4.032|-4628.125|-4664.591|    73.55%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_15_/D |
|  -4.032|   -4.032|-4628.124|-4664.589|    73.55%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_15_/D |
|  -4.032|   -4.032|-4628.000|-4664.465|    73.55%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -4.032|   -4.032|-4627.973|-4664.438|    73.55%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -4.032|   -4.032|-4627.589|-4664.054|    73.56%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_3_/D  |
|  -4.032|   -4.032|-4627.568|-4664.033|    73.56%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_3_/D  |
|  -4.032|   -4.032|-4627.483|-4663.948|    73.58%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_11_/D |
|  -4.032|   -4.032|-4627.401|-4663.866|    73.58%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_11_/D |
|  -4.032|   -4.032|-4627.398|-4663.863|    73.59%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_11_/D |
|  -4.032|   -4.032|-4627.389|-4663.854|    73.59%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_11_/D |
|  -4.032|   -4.032|-4627.074|-4663.540|    73.59%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_9_/D  |
|  -4.032|   -4.032|-4626.943|-4663.408|    73.61%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_6_/D  |
|  -4.032|   -4.032|-4626.929|-4663.395|    73.61%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_6_/D  |
|  -4.032|   -4.032|-4626.775|-4663.241|    73.61%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_6_/D  |
|  -4.032|   -4.032|-4626.701|-4663.167|    73.61%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_6_/D  |
|  -4.032|   -4.032|-4626.662|-4663.127|    73.61%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_6_/D  |
|  -4.032|   -4.032|-4626.619|-4663.084|    73.62%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_6_/D  |
|  -4.032|   -4.032|-4626.158|-4662.623|    73.62%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_10_/D |
|  -4.032|   -4.032|-4625.887|-4662.352|    73.64%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -4.032|   -4.032|-4625.884|-4662.349|    73.64%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -4.032|   -4.032|-4625.717|-4662.183|    73.64%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_19_/D |
|  -4.032|   -4.032|-4625.669|-4662.134|    73.65%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_19_/D |
|  -4.032|   -4.032|-4625.659|-4662.124|    73.65%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_19_/D |
|  -4.032|   -4.032|-4625.580|-4662.045|    73.65%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_19_/D |
|  -4.032|   -4.032|-4625.455|-4661.920|    73.65%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_12_/D |
|  -4.032|   -4.032|-4625.343|-4661.809|    73.66%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_12_/D |
|  -4.032|   -4.032|-4625.248|-4661.713|    73.67%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_12_/D |
|  -4.032|   -4.032|-4625.180|-4661.645|    73.67%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_12_/D |
|  -4.032|   -4.032|-4625.177|-4661.642|    73.67%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_12_/D |
|  -4.032|   -4.032|-4625.011|-4661.477|    73.68%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.032|   -4.032|-4624.881|-4661.346|    73.68%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.032|   -4.032|-4624.509|-4660.974|    73.69%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.032|   -4.032|-4624.455|-4660.920|    73.69%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.032|   -4.032|-4624.449|-4660.914|    73.70%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.032|   -4.032|-4624.385|-4660.851|    73.70%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.032|   -4.032|-4624.381|-4660.846|    73.70%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_0_/D  |
|  -4.032|   -4.032|-4624.201|-4660.666|    73.71%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_9_/D  |
|  -4.032|   -4.032|-4624.144|-4660.609|    73.71%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_9_/D  |
|  -4.032|   -4.032|-4624.052|-4660.517|    73.72%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_8_/D  |
|  -4.032|   -4.032|-4624.026|-4660.491|    73.73%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_8_/D  |
|  -4.032|   -4.032|-4624.019|-4660.484|    73.73%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_8_/D  |
|  -4.032|   -4.032|-4624.009|-4660.474|    73.73%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_8_/D  |
|  -4.032|   -4.032|-4623.883|-4660.349|    73.74%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_19_/D |
|  -4.032|   -4.032|-4623.685|-4660.150|    73.75%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_19_/D |
|  -4.032|   -4.032|-4623.640|-4660.105|    73.75%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_19_/D |
|  -4.032|   -4.032|-4623.553|-4660.019|    73.75%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_16_/D |
|  -4.032|   -4.032|-4623.545|-4660.011|    73.75%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_16_/D |
|  -4.032|   -4.032|-4623.368|-4659.833|    73.75%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_16_/D |
|  -4.032|   -4.032|-4623.337|-4659.802|    73.76%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_16_/D |
|  -4.032|   -4.032|-4623.327|-4659.792|    73.76%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_16_/D |
|  -4.032|   -4.032|-4623.235|-4659.700|    73.76%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_16_/D |
|  -4.032|   -4.032|-4623.196|-4659.661|    73.76%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_16_/D |
|  -4.032|   -4.032|-4623.062|-4659.527|    73.76%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_13_/D |
|  -4.032|   -4.032|-4623.018|-4659.483|    73.76%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_13_/D |
|  -4.032|   -4.032|-4622.838|-4659.303|    73.77%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_13_/D |
|  -4.032|   -4.032|-4622.833|-4659.299|    73.77%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_13_/D |
|  -4.032|   -4.032|-4622.821|-4659.287|    73.77%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_13_/D |
|  -4.032|   -4.032|-4622.810|-4659.275|    73.77%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_13_/D |
|  -4.032|   -4.032|-4622.801|-4659.266|    73.77%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_13_/D |
|  -4.032|   -4.032|-4622.799|-4659.265|    73.77%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_13_/D |
|  -4.032|   -4.032|-4622.774|-4659.240|    73.78%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_5_/D  |
|  -4.032|   -4.032|-4622.755|-4659.221|    73.78%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_5_/D  |
|  -4.032|   -4.032|-4622.727|-4659.192|    73.78%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_5_/D  |
|  -4.032|   -4.032|-4622.660|-4659.125|    73.78%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_6_/D  |
|  -4.032|   -4.032|-4622.653|-4659.118|    73.78%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_6_/D  |
|  -4.032|   -4.032|-4622.618|-4659.083|    73.78%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_6_/D  |
|  -4.032|   -4.032|-4622.583|-4659.048|    73.78%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_4_/D  |
|  -4.032|   -4.032|-4622.438|-4658.903|    73.78%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_4_/D  |
|  -4.032|   -4.032|-4622.410|-4658.875|    73.79%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_18_/D |
|  -4.032|   -4.032|-4622.403|-4658.868|    73.79%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_18_/D |
|  -4.032|   -4.032|-4622.362|-4658.828|    73.79%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_4_/D  |
|  -4.032|   -4.032|-4622.331|-4658.796|    73.80%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_19_/D |
|  -4.032|   -4.032|-4622.318|-4658.784|    73.80%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_16_/D |
|  -4.032|   -4.032|-4622.313|-4658.779|    73.80%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_16_/D |
|  -4.032|   -4.032|-4623.097|-4659.562|    73.81%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_13_/D |
|  -4.032|   -4.032|-4622.960|-4659.426|    73.81%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_12_/D |
|  -4.032|   -4.032|-4622.922|-4659.388|    73.82%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_12_/D |
|  -4.032|   -4.032|-4622.831|-4659.296|    73.82%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_12_/D |
|  -4.032|   -4.032|-4622.789|-4659.254|    73.82%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_12_/D |
|  -4.032|   -4.032|-4602.509|-4638.975|    73.82%|   0:00:03.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4601.506|-4637.972|    73.82%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4590.847|-4627.312|    73.82%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4578.657|-4615.122|    73.82%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4569.806|-4606.271|    73.82%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4555.304|-4591.770|    73.82%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4548.522|-4584.987|    73.82%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4538.552|-4575.018|    73.82%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4530.621|-4567.086|    73.83%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4524.293|-4560.759|    73.83%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4518.986|-4555.451|    73.83%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4512.474|-4548.938|    73.83%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4502.840|-4539.306|    73.83%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -4.032|   -4.032|-4491.446|-4527.912|    73.85%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -4.032|   -4.032|-4481.708|-4518.174|    73.85%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -4.032|   -4.032|-4476.073|-4512.540|    73.85%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4466.971|-4503.438|    73.86%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4460.228|-4496.693|    73.87%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4455.190|-4491.656|    73.87%|   0:00:06.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4451.016|-4487.482|    73.88%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4445.682|-4482.147|    73.89%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4440.816|-4477.282|    73.89%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4434.008|-4470.475|    73.90%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-4430.033|-4466.500|    73.91%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -4.032|   -4.032|-4427.042|-4463.508|    73.92%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4424.050|-4460.517|    73.92%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -4.032|   -4.032|-4422.549|-4459.015|    73.93%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4416.364|-4452.831|    73.93%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4408.520|-4444.986|    73.94%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-4405.153|-4441.620|    73.95%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4404.650|-4441.117|    73.95%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -4.032|   -4.032|-4403.330|-4439.796|    73.95%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -4.032|   -4.032|-4401.602|-4438.068|    73.96%|   0:00:03.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4399.283|-4435.750|    73.96%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4394.902|-4431.369|    73.97%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4390.084|-4426.550|    73.98%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4388.833|-4425.299|    73.98%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4388.350|-4424.815|    73.98%|   0:00:04.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -4.032|   -4.032|-4386.300|-4422.767|    73.99%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4377.939|-4414.406|    74.01%|   0:00:08.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4372.918|-4409.384|    74.01%|   0:00:06.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4367.798|-4404.264|    74.04%|   0:00:05.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4362.548|-4399.014|    74.05%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4355.547|-4392.013|    74.06%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4350.884|-4387.350|    74.07%|   0:00:04.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4345.692|-4382.158|    74.08%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4340.190|-4376.657|    74.09%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4333.894|-4370.359|    74.12%|   0:00:10.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4330.077|-4366.543|    74.13%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4323.393|-4359.859|    74.14%|   0:00:07.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4320.299|-4356.765|    74.15%|   0:00:05.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4317.569|-4354.035|    74.16%|   0:00:08.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4316.751|-4353.217|    74.17%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4312.793|-4349.259|    74.18%|   0:00:06.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4309.995|-4346.461|    74.19%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4309.357|-4345.823|    74.19%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4308.459|-4344.925|    74.19%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4304.733|-4341.199|    74.21%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4300.636|-4337.101|    74.22%|   0:00:09.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4297.262|-4333.727|    74.23%|   0:00:06.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4297.131|-4333.596|    74.23%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4290.063|-4326.528|    74.25%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4284.925|-4321.391|    74.26%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4282.417|-4318.882|    74.28%|   0:00:04.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4281.452|-4317.917|    74.28%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4280.514|-4316.979|    74.29%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4279.466|-4315.932|    74.29%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4279.286|-4315.769|    74.29%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4273.509|-4309.992|    74.30%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4271.662|-4308.145|    74.31%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4269.644|-4306.127|    74.32%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4268.409|-4304.892|    74.32%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4267.244|-4303.727|    74.32%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4260.108|-4296.591|    74.35%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4256.626|-4293.109|    74.36%|   0:00:03.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4254.549|-4291.032|    74.37%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4253.730|-4290.213|    74.38%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4252.736|-4289.218|    74.38%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4248.492|-4284.975|    74.40%|   0:00:09.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -4.032|   -4.032|-4243.446|-4279.929|    74.41%|   0:00:06.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4240.836|-4277.318|    74.43%|   0:00:06.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4240.503|-4276.986|    74.43%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4236.026|-4272.508|    74.46%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4230.668|-4267.150|    74.48%|   0:00:04.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4229.314|-4265.797|    74.48%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4224.053|-4260.536|    74.51%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4220.551|-4257.033|    74.52%|   0:00:06.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4219.943|-4256.425|    74.52%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4213.922|-4250.404|    74.54%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4212.010|-4248.492|    74.55%|   0:00:03.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4209.425|-4245.908|    74.57%|   0:00:04.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4207.991|-4244.474|    74.57%|   0:00:04.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4201.409|-4237.892|    74.60%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4199.261|-4235.743|    74.60%|   0:00:09.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4196.870|-4233.353|    74.62%|   0:00:07.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4196.472|-4232.954|    74.62%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4194.525|-4231.008|    74.63%|   0:00:04.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4193.552|-4230.035|    74.63%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4186.634|-4223.117|    74.67%|   0:00:04.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4184.752|-4221.235|    74.68%|   0:00:13.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4184.676|-4221.158|    74.68%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -4.032|   -4.032|-4179.144|-4215.626|    74.70%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4177.334|-4213.827|    74.71%|   0:00:08.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4176.396|-4212.889|    74.72%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4171.750|-4208.244|    74.72%|   0:00:04.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4166.834|-4203.327|    74.74%|   0:00:06.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4166.540|-4203.033|    74.74%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4157.281|-4193.774|    74.78%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4155.245|-4191.738|    74.79%|   0:00:10.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4153.697|-4190.191|    74.80%|   0:00:05.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4150.826|-4187.318|    74.81%|   0:00:01.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4148.439|-4184.933|    74.82%|   0:00:05.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4147.934|-4184.427|    74.82%|   0:00:00.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4145.941|-4182.438|    74.83%|   0:00:02.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4144.008|-4180.504|    74.84%|   0:00:10.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4143.099|-4179.595|    74.84%|   0:00:04.0| 2130.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4137.969|-4174.466|    74.89%|   0:00:03.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4135.881|-4172.378|    74.90%|   0:00:04.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4134.917|-4171.413|    74.90%|   0:00:01.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4131.999|-4168.496|    74.92%|   0:00:11.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4131.925|-4168.422|    74.92%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4128.446|-4164.943|    74.94%|   0:00:03.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4123.745|-4160.241|    74.95%|   0:00:04.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4123.362|-4159.859|    74.95%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4119.730|-4156.241|    74.97%|   0:00:06.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4117.331|-4153.841|    74.98%|   0:00:16.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4117.245|-4153.755|    74.98%|   0:00:01.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4116.682|-4153.192|    74.99%|   0:00:04.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4114.108|-4150.618|    74.99%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4108.629|-4145.139|    75.05%|   0:00:11.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4106.914|-4143.424|    75.06%|   0:00:14.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4104.326|-4140.836|    75.07%|   0:00:03.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4103.410|-4139.920|    75.08%|   0:00:11.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4103.391|-4139.901|    75.08%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4098.957|-4135.467|    75.10%|   0:00:02.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4094.383|-4130.894|    75.11%|   0:00:10.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4091.870|-4128.380|    75.12%|   0:00:12.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4087.783|-4124.293|    75.14%|   0:00:05.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4087.735|-4124.245|    75.14%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4079.871|-4116.381|    75.18%|   0:00:04.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4076.106|-4112.616|    75.19%|   0:00:14.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4075.517|-4112.027|    75.19%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4074.561|-4111.072|    75.20%|   0:00:12.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4069.733|-4106.243|    75.22%|   0:00:01.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4067.421|-4103.931|    75.23%|   0:00:05.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4066.453|-4102.963|    75.23%|   0:00:01.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4064.928|-4101.438|    75.24%|   0:00:10.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4059.525|-4096.036|    75.32%|   0:00:08.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4057.107|-4093.617|    75.33%|   0:00:19.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4056.826|-4093.336|    75.34%|   0:00:06.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4056.591|-4093.101|    75.34%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4052.647|-4089.157|    75.39%|   0:00:04.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4049.442|-4085.974|    75.40%|   0:00:13.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4048.778|-4085.310|    75.40%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4047.824|-4084.356|    75.41%|   0:00:07.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4047.752|-4084.283|    75.41%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4043.612|-4080.144|    75.44%|   0:00:04.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4041.432|-4078.000|    75.45%|   0:00:03.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -4.032|   -4.032|-4039.922|-4076.490|    75.46%|   0:00:03.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4039.806|-4076.375|    75.46%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4038.923|-4075.491|    75.47%|   0:00:10.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4035.393|-4071.961|    75.50%|   0:00:03.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4032.040|-4068.602|    75.51%|   0:00:11.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4032.021|-4068.583|    75.51%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4028.205|-4064.768|    75.56%|   0:00:04.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4026.904|-4063.467|    75.56%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4022.204|-4058.766|    75.57%|   0:00:05.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4022.158|-4058.721|    75.57%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4017.710|-4054.272|    75.63%|   0:00:05.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4016.300|-4052.864|    75.64%|   0:00:05.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4015.959|-4052.523|    75.64%|   0:00:04.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4013.048|-4049.613|    75.67%|   0:00:01.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4011.284|-4047.881|    75.68%|   0:00:09.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-4010.043|-4046.639|    75.69%|   0:00:05.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4008.492|-4045.089|    75.69%|   0:00:02.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4008.193|-4044.789|    75.69%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-4005.035|-4041.631|    75.71%|   0:00:04.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-4002.827|-4039.424|    75.72%|   0:00:05.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -4.032|   -4.032|-3998.437|-4035.034|    75.73%|   0:00:07.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-3997.827|-4034.423|    75.74%|   0:00:03.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-3994.356|-4030.952|    75.76%|   0:00:02.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-3991.178|-4027.775|    75.76%|   0:00:02.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-3990.184|-4026.781|    75.77%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-3987.721|-4024.317|    75.78%|   0:00:12.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -4.032|   -4.032|-3985.585|-4022.181|    75.82%|   0:00:03.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-3984.036|-4020.632|    75.82%|   0:00:06.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-3982.576|-4019.173|    75.86%|   0:00:03.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-3982.016|-4018.613|    75.87%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-3981.026|-4017.622|    75.87%|   0:00:01.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-3979.575|-4016.171|    75.88%|   0:00:01.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -4.032|   -4.032|-3977.807|-4014.403|    75.89%|   0:00:07.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -4.032|   -4.032|-3976.507|-4013.102|    75.90%|   0:00:13.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -4.032|   -4.032|-3975.697|-4012.292|    75.90%|   0:00:02.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -4.032|   -4.032|-3975.322|-4011.917|    75.91%|   0:00:01.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -4.032|   -4.032|-3974.242|-4010.837|    75.91%|   0:00:02.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -4.032|   -4.032|-3971.295|-4007.890|    75.99%|   0:00:07.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -4.032|   -4.032|-3970.201|-4006.796|    75.99%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -4.032|   -4.032|-3969.703|-4006.298|    76.00%|   0:00:04.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -4.032|   -4.032|-3969.692|-4006.287|    76.00%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -4.032|   -4.032|-3967.300|-4003.895|    76.03%|   0:00:03.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -4.032|   -4.032|-3966.676|-4003.271|    76.04%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -4.032|   -4.032|-3966.107|-4002.702|    76.04%|   0:00:02.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -4.032|   -4.032|-3964.312|-4000.927|    76.06%|   0:00:01.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -4.032|   -4.032|-3964.229|-4000.844|    76.06%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -4.032|   -4.032|-3961.736|-3998.350|    76.06%|   0:00:03.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3960.525|-3997.140|    76.07%|   0:00:05.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-3959.384|-3995.998|    76.07%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-3959.149|-3995.784|    76.07%|   0:00:06.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-3957.938|-3994.572|    76.10%|   0:00:04.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3956.982|-3993.616|    76.10%|   0:00:06.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3956.698|-3993.332|    76.11%|   0:00:01.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3955.326|-3991.960|    76.11%|   0:00:11.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3954.713|-3991.347|    76.14%|   0:00:04.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3952.686|-3989.320|    76.14%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3950.106|-3986.740|    76.15%|   0:00:05.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3949.215|-3985.849|    76.16%|   0:00:13.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-3947.933|-3984.567|    76.17%|   0:00:02.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3947.863|-3984.497|    76.17%|   0:00:01.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3945.913|-3982.547|    76.18%|   0:00:02.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3945.359|-3981.993|    76.20%|   0:00:20.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3942.971|-3979.608|    76.22%|   0:00:03.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3939.153|-3975.790|    76.22%|   0:00:09.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3937.329|-3973.965|    76.25%|   0:00:01.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -4.032|   -4.032|-3936.644|-3973.280|    76.26%|   0:00:05.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -4.032|   -4.032|-3936.445|-3973.082|    76.26%|   0:00:00.0| 2130.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -4.032|   -4.032|-3934.477|-3971.113|    76.27%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3934.088|-3970.724|    76.28%|   0:00:12.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3934.037|-3970.673|    76.28%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3933.123|-3969.760|    76.32%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3933.114|-3969.750|    76.32%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3930.748|-3967.385|    76.33%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3929.245|-3965.894|    76.33%|   0:00:07.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3929.130|-3965.779|    76.33%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3926.664|-3963.312|    76.43%|   0:00:08.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3925.381|-3962.030|    76.43%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3923.328|-3959.977|    76.44%|   0:00:07.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3922.853|-3959.502|    76.44%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3920.532|-3957.181|    76.50%|   0:00:03.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3920.191|-3956.840|    76.50%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -4.032|   -4.032|-3918.595|-3955.244|    76.51%|   0:00:05.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -4.032|   -4.032|-3917.984|-3954.633|    76.51%|   0:00:04.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-3917.493|-3954.142|    76.52%|   0:00:06.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-3917.432|-3954.081|    76.52%|   0:00:12.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -4.032|   -4.032|-3916.381|-3953.030|    76.56%|   0:00:04.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -4.032|   -4.032|-3916.056|-3952.705|    76.57%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -4.032|   -4.032|-3914.811|-3951.460|    76.57%|   0:00:07.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -4.032|   -4.032|-3912.797|-3949.446|    76.58%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -4.032|   -4.032|-3912.294|-3948.943|    76.59%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -4.032|   -4.032|-3910.969|-3947.618|    76.59%|   0:00:03.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -4.032|   -4.032|-3910.790|-3947.439|    76.59%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -4.032|   -4.032|-3909.844|-3946.493|    76.61%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -4.032|   -4.032|-3909.791|-3946.440|    76.61%|   0:00:03.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -4.032|   -4.032|-3909.410|-3946.059|    76.61%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -4.032|   -4.032|-3909.089|-3945.738|    76.62%|   0:00:06.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3908.416|-3945.065|    76.62%|   0:00:06.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3907.991|-3944.640|    76.70%|   0:00:05.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -4.032|   -4.032|-3907.517|-3944.166|    76.70%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3906.988|-3943.640|    76.70%|   0:00:07.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3906.723|-3943.376|    76.75%|   0:00:04.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3905.227|-3941.879|    76.76%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -4.032|   -4.032|-3904.384|-3941.036|    76.76%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -4.032|   -4.032|-3903.700|-3940.352|    76.76%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -4.032|   -4.032|-3903.013|-3939.666|    76.78%|   0:00:03.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3902.828|-3939.480|    76.79%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3902.827|-3939.479|    76.79%|   0:00:07.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3901.461|-3938.113|    76.84%|   0:00:03.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3900.907|-3937.560|    76.84%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3900.677|-3937.329|    76.85%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3900.432|-3937.090|    76.85%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -4.032|   -4.032|-3900.291|-3936.949|    76.85%|   0:00:03.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -4.032|   -4.032|-3900.100|-3936.758|    76.85%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -4.032|   -4.032|-3900.050|-3936.708|    76.85%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -4.032|   -4.032|-3899.975|-3936.633|    76.87%|   0:00:05.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -4.032|   -4.032|-3899.868|-3936.526|    76.87%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -4.032|   -4.032|-3899.868|-3936.526|    76.87%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -4.032|   -4.032|-3899.828|-3936.486|    76.87%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -4.032|   -4.032|-3899.815|-3936.473|    76.87%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -4.032|   -4.032|-3899.794|-3936.452|    76.87%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -4.032|   -4.032|-3899.791|-3936.449|    76.87%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -4.032|   -4.032|-3899.772|-3936.430|    76.87%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -4.032|   -4.032|-3899.770|-3936.427|    76.87%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -4.032|   -4.032|-3899.729|-3936.387|    76.87%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -4.032|   -4.032|-3899.722|-3936.380|    76.87%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_21_/D         |
|  -4.032|   -4.032|-3899.705|-3936.363|    76.88%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_21_/D         |
|  -4.032|   -4.032|-3899.686|-3936.344|    76.88%|   0:00:04.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -4.032|   -4.032|-3899.389|-3936.047|    76.88%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -4.032|   -4.032|-3899.056|-3935.714|    76.88%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -4.032|   -4.032|-3898.844|-3935.501|    76.88%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -4.032|   -4.032|-3898.619|-3935.277|    76.89%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -4.032|   -4.032|-3898.079|-3934.737|    76.89%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_21_/D         |
|  -4.032|   -4.032|-3896.187|-3932.845|    76.90%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_21_/D         |
|  -4.032|   -4.032|-3896.013|-3932.671|    76.90%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -4.032|   -4.032|-3895.537|-3932.195|    76.90%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -4.032|   -4.032|-3895.493|-3932.151|    76.90%|   0:00:06.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -4.032|   -4.032|-3894.987|-3931.645|    76.91%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -4.032|   -4.032|-3894.903|-3931.561|    76.91%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -4.032|   -4.032|-3894.867|-3931.525|    76.92%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -4.032|   -4.032|-3894.814|-3931.472|    76.92%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -4.032|   -4.032|-3894.673|-3931.331|    76.92%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -4.032|   -4.032|-3894.571|-3931.229|    76.92%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -4.032|   -4.032|-3894.554|-3931.212|    76.92%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -4.032|   -4.032|-3894.501|-3931.159|    76.92%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -4.032|   -4.032|-3894.338|-3930.997|    76.92%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -4.032|   -4.032|-3894.088|-3930.747|    76.92%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -4.032|   -4.032|-3894.021|-3930.679|    76.93%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -4.032|   -4.032|-3893.365|-3930.023|    76.93%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -4.032|   -4.032|-3893.307|-3929.965|    76.94%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -4.032|   -4.032|-3893.142|-3929.800|    76.94%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -4.032|   -4.032|-3892.298|-3928.956|    76.95%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -4.032|   -4.032|-3892.240|-3928.898|    76.95%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -4.032|   -4.032|-3892.217|-3928.875|    76.95%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -4.032|   -4.032|-3892.159|-3928.817|    76.95%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -4.032|   -4.032|-3892.024|-3928.682|    76.95%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -4.032|   -4.032|-3891.969|-3928.626|    76.95%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -4.032|   -4.032|-3891.670|-3928.328|    76.95%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -4.032|   -4.032|-3891.411|-3928.069|    76.95%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -4.032|   -4.032|-3891.367|-3928.025|    76.96%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -4.032|   -4.032|-3891.279|-3927.937|    76.96%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -4.032|   -4.032|-3891.064|-3927.722|    76.96%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -4.032|   -4.032|-3890.985|-3927.643|    76.96%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -4.032|   -4.032|-3890.760|-3927.418|    76.96%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -4.032|   -4.032|-3890.625|-3927.283|    76.96%|   0:00:03.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -4.032|   -4.032|-3890.572|-3927.230|    76.96%|   0:00:05.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -4.032|   -4.032|-3890.566|-3927.224|    76.96%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -4.032|   -4.032|-3890.306|-3926.964|    76.96%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -4.032|   -4.032|-3889.990|-3926.648|    76.96%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -4.032|   -4.032|-3889.624|-3926.282|    76.96%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -4.032|   -4.032|-3889.358|-3926.016|    76.97%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -4.032|   -4.032|-3888.590|-3925.248|    76.97%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -4.032|   -4.032|-3888.545|-3925.203|    76.97%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -4.032|   -4.032|-3888.483|-3925.141|    76.97%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -4.032|   -4.032|-3888.246|-3924.904|    76.97%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -4.032|   -4.032|-3887.911|-3924.569|    76.97%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -4.032|   -4.032|-3887.835|-3924.493|    76.97%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -4.032|   -4.032|-3887.835|-3924.493|    76.97%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -4.032|   -4.032|-3887.456|-3924.114|    76.97%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -4.032|   -4.032|-3887.090|-3923.748|    76.97%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -4.032|   -4.032|-3886.490|-3923.148|    76.97%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -4.032|   -4.032|-3886.214|-3922.872|    76.97%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -4.032|   -4.032|-3886.200|-3922.858|    76.97%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -4.032|   -4.032|-3885.474|-3922.132|    76.98%|   0:00:05.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -4.032|   -4.032|-3885.412|-3922.070|    76.98%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -4.032|   -4.032|-3885.373|-3922.031|    76.98%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -4.032|   -4.032|-3885.281|-3921.939|    76.98%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -4.032|   -4.032|-3885.215|-3921.873|    76.98%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -4.032|   -4.032|-3884.919|-3921.577|    76.98%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -4.032|   -4.032|-3884.561|-3921.219|    76.99%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -4.032|   -4.032|-3884.277|-3920.935|    76.99%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -4.032|   -4.032|-3884.215|-3920.873|    76.99%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -4.032|   -4.032|-3883.966|-3920.624|    76.99%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_15_/D         |
|  -4.032|   -4.032|-3883.795|-3920.453|    76.99%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_15_/D         |
|  -4.032|   -4.032|-3883.658|-3920.316|    76.99%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_15_/D         |
|  -4.032|   -4.032|-3883.656|-3920.314|    76.99%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_15_/D         |
|  -4.032|   -4.032|-3883.589|-3920.247|    76.99%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_15_/D         |
|  -4.032|   -4.032|-3883.433|-3920.091|    76.99%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_15_/D         |
|  -4.032|   -4.032|-3883.337|-3919.995|    77.00%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_15_/D         |
|  -4.032|   -4.032|-3883.322|-3919.980|    77.00%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_15_/D         |
|  -4.032|   -4.032|-3883.259|-3919.917|    77.00%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -4.032|   -4.032|-3883.196|-3919.854|    77.00%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -4.032|   -4.032|-3883.133|-3919.792|    77.00%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -4.032|   -4.032|-3882.717|-3919.375|    77.00%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -4.032|   -4.032|-3882.663|-3919.321|    77.00%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -4.032|   -4.032|-3882.598|-3919.256|    77.00%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -4.032|   -4.032|-3882.530|-3919.188|    77.00%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -4.032|   -4.032|-3882.327|-3918.985|    77.00%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_14_/D         |
|  -4.032|   -4.032|-3882.267|-3918.925|    77.02%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_14_/D         |
|  -4.032|   -4.032|-3882.117|-3918.775|    77.02%|   0:00:03.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_14_/D         |
|  -4.032|   -4.032|-3879.899|-3916.557|    77.04%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -4.032|   -4.032|-3879.861|-3916.519|    77.04%|   0:00:08.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -4.032|   -4.032|-3879.777|-3916.435|    77.06%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -4.032|   -4.032|-3879.534|-3916.192|    77.06%|   0:00:03.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -4.032|   -4.032|-3877.644|-3914.302|    77.06%|   0:00:04.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -4.032|   -4.032|-3877.548|-3914.206|    77.07%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -4.032|   -4.032|-3877.517|-3914.175|    77.07%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_13_/D         |
|  -4.032|   -4.032|-3877.455|-3914.113|    77.07%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_13_/D         |
|  -4.032|   -4.032|-3877.354|-3914.012|    77.12%|   0:00:05.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -4.032|   -4.032|-3876.977|-3913.635|    77.12%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -4.032|   -4.032|-3876.880|-3913.538|    77.13%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -4.032|   -4.032|-3876.817|-3913.475|    77.13%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -4.032|   -4.032|-3876.757|-3913.415|    77.13%|   0:00:03.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -4.032|   -4.032|-3876.528|-3913.186|    77.13%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -4.032|   -4.032|-3876.504|-3913.162|    77.13%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -4.032|   -4.032|-3876.501|-3913.159|    77.13%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -4.032|   -4.032|-3875.695|-3912.354|    77.14%|   0:00:02.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -4.032|   -4.032|-3875.552|-3912.210|    77.14%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -4.032|   -4.032|-3875.277|-3911.935|    77.14%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -4.032|   -4.032|-3875.070|-3911.728|    77.14%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -4.032|   -4.032|-3874.773|-3911.431|    77.15%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -4.032|   -4.032|-3874.711|-3911.369|    77.15%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -4.032|   -4.032|-3874.691|-3911.350|    77.15%|   0:00:01.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -4.032|   -4.032|-3874.691|-3911.349|    77.15%|   0:00:00.0| 2140.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:20:30 real=0:20:29 mem=2140.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:20:31 real=0:20:29 mem=2140.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.179|  -36.658|
|reg2reg   |-4.032|-3874.691|
|HEPG      |-4.032|-3874.691|
|All Paths |-4.032|-3911.349|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -4.032 TNS Slack -3911.349 Density 77.15
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:57:37.6/0:57:47.0 (1.0), mem = 2140.2M
(I,S,L,T): WC_VIEW: 193.02, 90.0408, 2.61003, 285.671
Reclaim Optimization WNS Slack -4.032  TNS Slack -3911.349 Density 77.15
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    77.15%|        -|  -4.032|-3911.349|   0:00:00.0| 2140.2M|
|    77.12%|       71|  -4.032|-3914.779|   0:00:07.0| 2140.2M|
|    76.51%|     2659|  -4.021|-3896.732|   0:00:36.0| 2140.2M|
|    76.51%|        9|  -4.021|-3896.732|   0:00:01.0| 2140.2M|
|    76.51%|        0|  -4.021|-3896.732|   0:00:00.0| 2140.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -4.021  TNS Slack -3896.732 Density 76.51
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:47.1) (real = 0:00:47.0) **
(I,S,L,T): WC_VIEW: 191.992, 89.0932, 2.57846, 283.663
*** AreaOpt [finish] : cpu/real = 0:00:47.5/0:00:47.5 (1.0), totSession cpu/real = 0:58:25.1/0:58:34.5 (1.0), mem = 2140.2M
End: Area Reclaim Optimization (cpu=0:00:48, real=0:00:48, mem=2083.25M, totSessionCpu=0:58:25).
** GigaOpt Optimizer WNS Slack -4.021 TNS Slack -3896.732 Density 76.51
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.179|  -36.485|
|reg2reg   |-4.021|-3860.247|
|HEPG      |-4.021|-3860.247|
|All Paths |-4.021|-3896.732|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:21:20 real=0:21:18 mem=2083.2M) ***

(I,S,L,T): WC_VIEW: 191.992, 89.0932, 2.57846, 283.663
*** SetupOpt [finish] : cpu/real = 0:21:31.3/0:21:30.1 (1.0), totSession cpu/real = 0:58:26.9/0:58:36.2 (1.0), mem = 2048.2M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2058.04 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2058.04 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=74028  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 74015 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.714000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 73993 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.31% V. EstWL: 1.497130e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer             (1-25)           (26-51)           (52-76)          (77-102)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       179( 0.15%)        40( 0.03%)        26( 0.02%)         4( 0.00%)   ( 0.21%) 
[NR-eGR]      M3  (3)        75( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M4  (4)        30( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)        14( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              298( 0.04%)        40( 0.00%)        26( 0.00%)         4( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.10% V
[NR-eGR] Overflow after earlyGlobalRoute 0.08% H + 0.44% V
Early Global Route congestion estimation runtime: 1.87 seconds, mem = 2074.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 5.25, normalized total congestion hotspot area = 70.62 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:12.5, real=0:00:12.0)***
Iteration  8: Total net bbox = 1.268e+06 (5.75e+05 6.93e+05)
              Est.  stn bbox = 1.532e+06 (6.94e+05 8.38e+05)
              cpu = 0:01:20 real = 0:01:20 mem = 2467.5M
Iteration  9: Total net bbox = 1.294e+06 (5.87e+05 7.07e+05)
              Est.  stn bbox = 1.568e+06 (7.10e+05 8.58e+05)
              cpu = 0:03:05 real = 0:03:04 mem = 2446.9M
Iteration 10: Total net bbox = 1.304e+06 (5.95e+05 7.09e+05)
              Est.  stn bbox = 1.577e+06 (7.18e+05 8.59e+05)
              cpu = 0:01:31 real = 0:01:32 mem = 2456.9M
Iteration 11: Total net bbox = 1.317e+06 (6.02e+05 7.15e+05)
              Est.  stn bbox = 1.588e+06 (7.23e+05 8.65e+05)
              cpu = 0:00:52.9 real = 0:00:53.0 mem = 2460.7M
Iteration 12: Total net bbox = 1.332e+06 (6.10e+05 7.22e+05)
              Est.  stn bbox = 1.604e+06 (7.32e+05 8.72e+05)
              cpu = 0:00:34.0 real = 0:00:34.0 mem = 2469.3M
Move report: Timing Driven Placement moves 68749 insts, mean move: 9.29 um, max move: 159.20 um
	Max move on inst (FE_RC_4404_0): (518.80, 574.20) --> (530.74, 426.94)

Finished Incremental Placement (cpu=0:08:03, real=0:08:03, mem=2464.9M)
*** Starting refinePlace (1:06:34 mem=2469.3M) ***
Total net bbox length = 1.348e+06 (6.249e+05 7.233e+05) (ext = 4.661e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 68749 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 68749 insts, mean move: 0.97 um, max move: 37.86 um
	Max move on inst (FE_OFC6985_core_instance_mac_array_instance_q_temp_788): (387.25, 432.11) --> (425.00, 432.00)
	Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 2469.3MB
Summary Report:
Instances move: 68749 (out of 68749 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 37.86 um (Instance: FE_OFC6985_core_instance_mac_array_instance_q_temp_788) (387.249, 432.113) -> (425, 432)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.301e+06 (5.738e+05 7.276e+05) (ext = 4.665e+04)
Runtime: CPU: 0:00:11.2 REAL: 0:00:11.0 MEM: 2469.3MB
*** Finished refinePlace (1:06:45 mem=2469.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2469.27 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2469.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=74028  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 74028 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.800400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 74006 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.492765e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         6( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                9( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.55 seconds, mem = 2469.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 256152
[NR-eGR]     M2  (2V) length: 5.105321e+05um, number of vias: 369100
[NR-eGR]     M3  (3H) length: 5.576328e+05um, number of vias: 23718
[NR-eGR]     M4  (4V) length: 2.823455e+05um, number of vias: 6419
[NR-eGR]     M5  (5H) length: 1.230719e+05um, number of vias: 1704
[NR-eGR]     M6  (6V) length: 5.650240e+04um, number of vias: 363
[NR-eGR]     M7  (7H) length: 3.120200e+03um, number of vias: 533
[NR-eGR]     M8  (8V) length: 5.154400e+03um, number of vias: 0
[NR-eGR] Total length: 1.538359e+06um, number of vias: 657989
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.166070e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.87 seconds, mem = 2312.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:08:21, real=0:08:20)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2307.9M)
Extraction called for design 'fullchip' of instances=68749 and nets=74051 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2307.867M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:53:28, real = 0:53:25, mem = 1588.7M, totSessionCpu=1:06:53 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2036.18)
Total number of fetched objects 74028
End delay calculation. (MEM=2105.93 CPU=0:00:12.0 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=2105.93 CPU=0:00:15.4 REAL=0:00:16.0)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:07:17.8/1:07:26.3 (1.0), mem = 2105.9M
(I,S,L,T): WC_VIEW: 192.04, 89.827, 2.57846, 284.446
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    38|   116|    -0.32|    11|    11|    -0.01|     0|     0|     0|     0|    -4.17| -4133.30|       0|       0|       0|  76.51|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -4.17| -4130.78|       0|       0|      38|  76.51| 0:00:01.0|  2167.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -4.17| -4130.78|       0|       0|       0|  76.51| 0:00:00.0|  2167.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2167.6M) ***

*** Starting refinePlace (1:07:31 mem=2183.6M) ***
Total net bbox length = 1.301e+06 (5.738e+05 7.276e+05) (ext = 4.665e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 68749 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 15 insts, mean move: 1.36 um, max move: 4.80 um
	Max move on inst (FE_OFC6932_core_instance_mac_array_instance_q_temp_817): (380.40, 475.20) --> (375.60, 475.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2183.6MB
Summary Report:
Instances move: 15 (out of 68749 movable)
Instances flipped: 0
Mean displacement: 1.36 um
Max displacement: 4.80 um (Instance: FE_OFC6932_core_instance_mac_array_instance_q_temp_817) (380.4, 475.2) -> (375.6, 475.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 1.301e+06 (5.738e+05 7.276e+05) (ext = 4.665e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2183.6MB
*** Finished refinePlace (1:07:33 mem=2183.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2183.6M)


Density : 0.7651
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.9 real=0:00:04.0 mem=2183.6M) ***
(I,S,L,T): WC_VIEW: 192.029, 89.8332, 2.57889, 284.441
*** DrvOpt [finish] : cpu/real = 0:00:17.0/0:00:17.0 (1.0), totSession cpu/real = 1:07:34.8/1:07:43.4 (1.0), mem = 2148.5M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2048.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2048.5M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2058.5M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2058.5M

------------------------------------------------------------
     Summary (cpu=0.29min real=0.30min mem=2048.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.167  | -4.167  | -0.164  |
|           TNS (ns):| -4130.8 | -4088.1 | -42.659 |
|    Violating Paths:|  4789   |  2779   |  2010   |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.512%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2058.5M
**optDesign ... cpu = 0:54:13, real = 0:54:10, mem = 1659.4M, totSessionCpu=1:07:38 **
*** Timing NOT met, worst failing slack is -4.167
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:07:38.1/1:07:46.7 (1.0), mem = 2048.5M
(I,S,L,T): WC_VIEW: 192.029, 89.8332, 2.57889, 284.441
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.167 TNS Slack -4130.784 Density 76.51
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.164|  -42.658|
|reg2reg   |-4.167|-4088.126|
|HEPG      |-4.167|-4088.126|
|All Paths |-4.167|-4130.784|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.167|   -4.167|-4088.126|-4130.784|    76.51%|   0:00:00.0| 2085.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_0_/D  |
|  -4.100|   -4.100|-4086.388|-4129.046|    76.51%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_3_/D  |
|  -4.092|   -4.092|-4086.195|-4128.853|    76.51%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.082|   -4.082|-4085.645|-4128.303|    76.51%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.073|   -4.073|-4085.451|-4128.109|    76.52%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.064|   -4.064|-4085.111|-4127.769|    76.52%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -4.055|   -4.055|-4083.811|-4126.468|    76.52%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.045|   -4.045|-4083.447|-4126.105|    76.52%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.039|   -4.039|-4081.663|-4124.321|    76.54%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.032|   -4.032|-4081.614|-4124.271|    76.54%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -4.023|   -4.023|-4080.746|-4123.404|    76.54%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -4.015|   -4.015|-4079.264|-4121.922|    76.55%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -4.009|   -4.009|-4079.021|-4121.679|    76.56%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -4.004|   -4.004|-4078.229|-4120.887|    76.57%|   0:00:02.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.999|   -3.999|-4077.434|-4120.092|    76.58%|   0:00:02.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.999|   -3.999|-4076.999|-4119.657|    76.59%|   0:00:02.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.999|   -3.999|-4076.789|-4119.447|    76.59%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.989|   -3.989|-4076.046|-4118.704|    76.60%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.985|   -3.985|-4075.682|-4118.340|    76.61%|   0:00:03.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.986|   -3.986|-4075.598|-4118.256|    76.61%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.975|   -3.975|-4074.716|-4117.374|    76.62%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.975|   -3.975|-4074.373|-4117.031|    76.62%|   0:00:02.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.974|   -3.974|-4074.371|-4117.029|    76.62%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.974|   -3.974|-4074.371|-4117.029|    76.62%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.969|   -3.969|-4074.153|-4116.811|    76.63%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.969|   -3.969|-4073.890|-4116.548|    76.64%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.968|   -3.968|-4073.812|-4116.470|    76.64%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.968|   -3.968|-4073.682|-4116.340|    76.64%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.959|   -3.959|-4072.851|-4115.509|    76.66%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.959|   -3.959|-4072.482|-4115.140|    76.67%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.951|   -3.951|-4071.455|-4114.113|    76.70%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.949|   -3.949|-4071.305|-4113.963|    76.70%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.949|   -3.949|-4071.062|-4113.720|    76.70%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.945|   -3.945|-4070.217|-4112.875|    76.73%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_19_/D |
|  -3.944|   -3.944|-4070.155|-4112.812|    76.73%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.944|   -3.944|-4070.150|-4112.808|    76.73%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.944|   -3.944|-4070.142|-4112.799|    76.73%|   0:00:00.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.937|   -3.937|-4069.439|-4112.097|    76.75%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.937|   -3.937|-4069.368|-4112.026|    76.76%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.930|   -3.930|-4068.272|-4110.931|    76.78%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.929|   -3.929|-4068.052|-4110.710|    76.79%|   0:00:02.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.922|   -3.922|-4067.117|-4109.775|    76.82%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.922|   -3.922|-4067.106|-4109.764|    76.82%|   0:00:01.0| 2124.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.918|   -3.918|-4066.205|-4108.863|    76.85%|   0:00:02.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.918|   -3.918|-4066.196|-4108.854|    76.85%|   0:00:01.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.912|   -3.912|-4065.257|-4107.915|    76.87%|   0:00:00.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.912|   -3.912|-4065.148|-4107.807|    76.87%|   0:00:01.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.907|   -3.907|-4064.933|-4107.590|    76.89%|   0:00:01.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.905|   -3.905|-4064.625|-4107.283|    76.90%|   0:00:01.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.905|   -3.905|-4064.502|-4107.160|    76.90%|   0:00:01.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.905|   -3.905|-4064.462|-4107.120|    76.90%|   0:00:00.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.903|   -3.903|-4063.627|-4106.285|    76.93%|   0:00:02.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.902|   -3.902|-4063.601|-4106.259|    76.93%|   0:00:00.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.898|   -3.898|-4063.773|-4106.431|    76.94%|   0:00:01.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.899|   -3.899|-4063.735|-4106.393|    76.94%|   0:00:02.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.896|   -3.896|-4062.983|-4105.641|    76.97%|   0:00:01.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.896|   -3.896|-4062.922|-4105.580|    76.97%|   0:00:00.0| 2132.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.894|   -3.894|-4062.366|-4105.024|    76.98%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.894|   -3.894|-4061.868|-4104.526|    76.98%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_8_/D  |
|  -3.889|   -3.889|-4062.052|-4104.710|    76.99%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.889|   -3.889|-4061.885|-4104.543|    76.99%|   0:00:00.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.886|   -3.886|-4061.525|-4104.183|    77.01%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.886|   -3.886|-4061.439|-4104.098|    77.01%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.885|   -3.885|-4061.029|-4103.687|    77.03%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.883|   -3.883|-4060.774|-4103.432|    77.04%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_8_/D  |
|  -3.883|   -3.883|-4060.759|-4103.417|    77.04%|   0:00:00.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_8_/D  |
|  -3.882|   -3.882|-4060.451|-4103.109|    77.04%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.882|   -3.882|-4060.394|-4103.052|    77.04%|   0:00:00.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.875|   -3.875|-4060.192|-4102.850|    77.05%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.876|   -3.876|-4059.970|-4102.628|    77.05%|   0:00:02.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.872|   -3.872|-4059.386|-4102.044|    77.07%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.871|   -3.871|-4058.506|-4101.164|    77.09%|   0:00:03.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.865|   -3.865|-4058.233|-4100.891|    77.09%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.865|   -3.865|-4058.183|-4100.841|    77.10%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.864|   -3.864|-4058.219|-4100.877|    77.12%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.864|   -3.864|-4058.073|-4100.731|    77.13%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.861|   -3.861|-4057.518|-4100.176|    77.15%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.861|   -3.861|-4057.502|-4100.160|    77.15%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.861|   -3.861|-4057.480|-4100.138|    77.15%|   0:00:00.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.859|   -3.859|-4056.725|-4099.383|    77.17%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.859|   -3.859|-4056.661|-4099.319|    77.17%|   0:00:00.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.858|   -3.858|-4056.462|-4099.121|    77.17%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_8_/D  |
|  -3.854|   -3.854|-4056.320|-4098.979|    77.18%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_3_/D  |
|  -3.852|   -3.852|-4056.033|-4098.691|    77.19%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.852|   -3.852|-4056.026|-4098.684|    77.20%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.850|   -3.850|-4055.917|-4098.575|    77.21%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.850|   -3.850|-4055.780|-4098.438|    77.21%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.846|   -3.846|-4055.022|-4097.681|    77.23%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.845|   -3.845|-4055.071|-4097.729|    77.23%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.845|   -3.845|-4054.986|-4097.644|    77.23%|   0:00:00.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.842|   -3.842|-4054.629|-4097.287|    77.23%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.839|   -3.839|-4054.229|-4096.887|    77.24%|   0:00:02.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.837|   -3.837|-4053.990|-4096.648|    77.24%|   0:00:01.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.833|   -3.833|-4053.357|-4096.015|    77.24%|   0:00:02.0| 2152.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.832|   -3.832|-4053.118|-4095.776|    77.25%|   0:00:14.0| 2171.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_1_/D  |
|  -3.829|   -3.829|-4052.892|-4095.550|    77.25%|   0:00:02.0| 2152.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.827|   -3.827|-4052.823|-4095.480|    77.25%|   0:00:01.0| 2152.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.824|   -3.824|-4052.447|-4095.104|    77.25%|   0:00:02.0| 2152.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.823|   -3.823|-4051.901|-4094.559|    77.25%|   0:00:08.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.822|   -3.822|-4051.768|-4094.426|    77.25%|   0:00:01.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.820|   -3.820|-4051.585|-4094.243|    77.25%|   0:00:02.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.815|   -3.815|-4050.966|-4093.624|    77.25%|   0:00:04.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.811|   -3.811|-4050.075|-4092.733|    77.26%|   0:00:07.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.810|   -3.810|-4049.861|-4092.519|    77.26%|   0:00:04.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.808|   -3.808|-4049.678|-4092.336|    77.26%|   0:00:01.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.807|   -3.807|-4049.324|-4091.982|    77.26%|   0:00:02.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.804|   -3.804|-4049.113|-4091.771|    77.26%|   0:00:03.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.801|   -3.801|-4048.819|-4091.477|    77.26%|   0:00:04.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.798|   -3.798|-4048.388|-4091.046|    77.27%|   0:00:08.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.796|   -3.796|-4047.955|-4090.613|    77.27%|   0:00:03.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.794|   -3.794|-4047.747|-4090.405|    77.27%|   0:00:02.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.791|   -3.791|-4047.419|-4090.077|    77.27%|   0:00:03.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.790|   -3.790|-4047.179|-4089.837|    77.28%|   0:00:21.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_15_/D |
|  -3.788|   -3.788|-4046.962|-4089.620|    77.29%|   0:00:02.0| 2190.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.785|   -3.785|-4046.649|-4089.307|    77.29%|   0:00:05.0| 2171.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.785|   -3.785|-4046.399|-4089.057|    77.29%|   0:00:03.0| 2171.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.783|   -3.783|-4046.254|-4088.912|    77.29%|   0:00:03.0| 2171.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_17_/D |
|  -3.782|   -3.782|-4045.863|-4088.521|    77.29%|   0:00:21.0| 2171.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.779|   -3.779|-4045.690|-4088.348|    77.30%|   0:00:05.0| 2171.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.777|   -3.777|-4045.355|-4088.013|    77.30%|   0:00:03.0| 2171.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_8_/D  |
|  -3.777|   -3.777|-4045.160|-4087.818|    77.30%|   0:00:02.0| 2171.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_15_/D |
|  -3.774|   -3.774|-4044.540|-4087.198|    77.30%|   0:00:24.0| 2171.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.773|   -3.773|-4044.652|-4087.310|    77.31%|   0:00:24.0| 2171.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.770|   -3.770|-4044.069|-4086.727|    77.32%|   0:00:04.0| 2171.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.770|   -3.770|-4043.715|-4086.373|    77.34%|   0:00:12.0| 2171.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.770|   -3.770|-4043.640|-4086.298|    77.35%|   0:00:01.0| 2171.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.767|   -3.767|-4043.031|-4085.689|    77.38%|   0:00:01.0| 2171.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.763|   -3.763|-4042.777|-4085.435|    77.38%|   0:00:02.0| 2152.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.760|   -3.760|-4042.209|-4084.867|    77.40%|   0:00:15.0| 2154.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.758|   -3.758|-4041.997|-4084.655|    77.42%|   0:00:06.0| 2154.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.756|   -3.756|-4041.787|-4084.445|    77.43%|   0:00:06.0| 2154.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_1_/D  |
|  -3.754|   -3.754|-4041.739|-4084.397|    77.44%|   0:00:03.0| 2154.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -3.753|   -3.753|-4041.471|-4084.129|    77.44%|   0:00:16.0| 2154.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.751|   -3.751|-4041.163|-4083.821|    77.44%|   0:00:22.0| 2173.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.750|   -3.750|-4041.084|-4083.742|    77.45%|   0:00:10.0| 2173.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_1_/D  |
|  -3.749|   -3.749|-4040.999|-4083.656|    77.45%|   0:00:22.0| 2173.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.749|   -3.749|-4040.906|-4083.564|    77.45%|   0:00:18.0| 2173.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.744|   -3.744|-4040.023|-4082.681|    77.53%|   0:00:03.0| 2173.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.744|   -3.744|-4039.757|-4082.415|    77.53%|   0:00:14.0| 2192.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.738|   -3.738|-4039.273|-4081.931|    77.55%|   0:00:01.0| 2192.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.735|   -3.735|-4038.972|-4081.630|    77.56%|   0:00:05.0| 2192.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.734|   -3.734|-4038.758|-4081.416|    77.57%|   0:00:20.0| 2192.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.734|   -3.734|-4038.711|-4081.369|    77.57%|   0:00:30.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.734|   -3.734|-4038.702|-4081.360|    77.57%|   0:00:00.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.731|   -3.731|-4038.093|-4080.750|    77.65%|   0:00:03.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.730|   -3.730|-4037.965|-4080.623|    77.65%|   0:00:03.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.730|   -3.730|-4037.929|-4080.587|    77.65%|   0:00:08.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.730|   -3.730|-4037.913|-4080.571|    77.65%|   0:00:00.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.726|   -3.726|-4037.144|-4079.802|    77.67%|   0:00:02.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.725|   -3.725|-4037.146|-4079.804|    77.68%|   0:00:03.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.724|   -3.724|-4037.100|-4079.758|    77.68%|   0:00:08.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.719|   -3.719|-4036.782|-4079.440|    77.71%|   0:00:02.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.719|   -3.719|-4036.768|-4079.426|    77.72%|   0:00:20.0| 2192.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.719|   -3.719|-4036.738|-4079.396|    77.72%|   0:00:00.0| 2192.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.718|   -3.718|-4036.421|-4079.079|    77.77%|   0:00:03.0| 2192.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_14_/D |
|  -3.719|   -3.719|-4036.386|-4079.044|    77.78%|   0:00:20.0| 2192.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.717|   -3.717|-4036.369|-4079.027|    77.78%|   0:00:02.0| 2192.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.716|   -3.716|-4036.156|-4078.814|    77.78%|   0:00:09.0| 2192.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.716|   -3.716|-4036.111|-4078.769|    77.78%|   0:00:04.0| 2192.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.716|   -3.716|-4035.325|-4077.983|    77.82%|   0:00:03.0| 2192.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.714|   -3.714|-4035.252|-4077.910|    77.82%|   0:00:00.0| 2192.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.713|   -3.713|-4035.304|-4077.962|    77.82%|   0:00:05.0| 2192.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.713|   -3.713|-4035.015|-4077.673|    77.82%|   0:00:15.0| 2173.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.713|   -3.713|-4035.004|-4077.662|    77.82%|   0:00:00.0| 2173.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.709|   -3.709|-4034.812|-4077.470|    77.84%|   0:00:01.0| 2173.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.707|   -3.707|-4034.745|-4077.403|    77.84%|   0:00:29.0| 2173.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.707|   -3.707|-4034.734|-4077.392|    77.84%|   0:00:07.0| 2173.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.706|   -3.706|-4034.330|-4076.988|    77.88%|   0:00:02.0| 2173.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.706|   -3.706|-4034.195|-4076.853|    77.88%|   0:00:18.0| 2173.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.705|   -3.705|-4034.015|-4076.673|    77.90%|   0:00:02.0| 2173.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.703|   -3.703|-4033.846|-4076.504|    77.91%|   0:00:02.0| 2192.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_5_/D  |
|  -3.701|   -3.701|-4033.773|-4076.431|    77.91%|   0:00:12.0| 2181.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.701|   -3.701|-4033.696|-4076.354|    77.92%|   0:00:06.0| 2181.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.699|   -3.699|-4033.444|-4076.102|    77.94%|   0:00:01.0| 2181.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.699|   -3.699|-4033.351|-4076.009|    77.94%|   0:00:07.0| 2181.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.699|   -3.699|-4033.222|-4075.880|    77.95%|   0:00:02.0| 2181.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.698|   -3.698|-4033.091|-4075.749|    77.96%|   0:00:01.0| 2181.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.697|   -3.697|-4032.901|-4075.559|    77.97%|   0:00:00.0| 2181.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.695|   -3.695|-4032.732|-4075.390|    77.97%|   0:00:03.0| 2181.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.695|   -3.695|-4032.655|-4075.313|    77.97%|   0:00:09.0| 2181.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.695|   -3.695|-4032.392|-4075.050|    77.99%|   0:00:01.0| 2181.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.695|   -3.695|-4032.205|-4074.863|    78.00%|   0:00:02.0| 2181.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.691|   -3.691|-4032.048|-4074.706|    78.01%|   0:00:00.0| 2181.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.690|   -3.690|-4031.857|-4074.515|    78.01%|   0:00:17.0| 2181.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.690|   -3.690|-4031.566|-4074.224|    78.01%|   0:00:18.0| 2200.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.690|   -3.690|-4031.531|-4074.189|    78.01%|   0:00:00.0| 2200.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.686|   -3.686|-4031.134|-4073.792|    78.03%|   0:00:02.0| 2200.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.685|   -3.685|-4031.021|-4073.679|    78.03%|   0:00:08.0| 2200.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.684|   -3.684|-4030.917|-4073.575|    78.03%|   0:00:24.0| 2219.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.684|   -3.684|-4030.911|-4073.569|    78.03%|   0:00:02.0| 2219.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.682|   -3.682|-4030.330|-4072.988|    78.05%|   0:00:02.0| 2219.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.682|   -3.682|-4030.276|-4072.934|    78.05%|   0:00:06.0| 2219.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.680|   -3.680|-4030.238|-4072.896|    78.07%|   0:00:03.0| 2219.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.680|   -3.680|-4030.187|-4072.845|    78.07%|   0:00:06.0| 2204.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.680|   -3.680|-4030.130|-4072.788|    78.07%|   0:00:00.0| 2204.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.678|   -3.678|-4029.798|-4072.456|    78.08%|   0:00:01.0| 2204.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.677|   -3.677|-4029.796|-4072.454|    78.08%|   0:00:05.0| 2204.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.677|   -3.677|-4029.796|-4072.454|    78.08%|   0:00:01.0| 2204.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.677|   -3.677|-4029.783|-4072.441|    78.08%|   0:00:00.0| 2204.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.677|   -3.677|-4029.783|-4072.441|    78.08%|   0:00:02.0| 2204.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.677|   -3.677|-4029.569|-4072.227|    78.09%|   0:00:02.0| 2204.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.676|   -3.676|-4029.537|-4072.195|    78.09%|   0:00:07.0| 2223.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.676|   -3.676|-4029.523|-4072.181|    78.09%|   0:00:04.0| 2223.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.674|   -3.674|-4029.362|-4072.020|    78.10%|   0:00:01.0| 2223.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.674|   -3.674|-4029.334|-4071.992|    78.10%|   0:00:07.0| 2213.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.672|   -3.672|-4028.931|-4071.589|    78.12%|   0:00:02.0| 2213.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.671|   -3.671|-4028.892|-4071.550|    78.11%|   0:00:20.0| 2252.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.671|   -3.671|-4028.788|-4071.446|    78.11%|   0:00:15.0| 2252.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.670|   -3.670|-4028.508|-4071.166|    78.13%|   0:00:02.0| 2252.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.669|   -3.669|-4028.316|-4070.975|    78.13%|   0:00:08.0| 2237.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.668|   -3.668|-4027.944|-4070.602|    78.14%|   0:00:13.0| 2237.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.667|   -3.667|-4027.942|-4070.600|    78.15%|   0:00:02.0| 2237.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.666|   -3.666|-4027.852|-4070.510|    78.15%|   0:00:06.0| 2237.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.665|   -3.665|-4027.838|-4070.496|    78.15%|   0:00:01.0| 2237.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.664|   -3.664|-4027.631|-4070.289|    78.16%|   0:00:01.0| 2237.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_19_/D |
|  -3.663|   -3.663|-4027.607|-4070.265|    78.18%|   0:00:09.0| 2237.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.663|   -3.663|-4027.550|-4070.208|    78.18%|   0:00:17.0| 2237.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.662|   -3.662|-4027.310|-4069.968|    78.19%|   0:00:06.0| 2205.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.661|   -3.661|-4027.233|-4069.891|    78.20%|   0:00:02.0| 2205.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.661|   -3.661|-4027.222|-4069.880|    78.20%|   0:00:05.0| 2224.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.661|   -3.661|-4027.204|-4069.862|    78.20%|   0:00:06.0| 2224.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.660|   -3.660|-4027.152|-4069.810|    78.21%|   0:00:01.0| 2224.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.658|   -3.658|-4026.924|-4069.582|    78.22%|   0:00:01.0| 2224.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.657|   -3.657|-4026.821|-4069.479|    78.22%|   0:00:13.0| 2205.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.658|   -3.658|-4026.800|-4069.458|    78.22%|   0:00:06.0| 2207.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.657|   -3.657|-4026.374|-4069.032|    78.23%|   0:00:01.0| 2207.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.653|   -3.653|-4026.035|-4068.693|    78.24%|   0:00:00.0| 2191.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_10_/D |
|  -3.653|   -3.653|-4025.948|-4068.606|    78.25%|   0:00:15.0| 2196.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.652|   -3.652|-4025.771|-4068.429|    78.26%|   0:00:02.0| 2196.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.650|   -3.650|-4025.572|-4068.230|    78.27%|   0:00:10.0| 2196.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.648|   -3.648|-4025.552|-4068.210|    78.28%|   0:00:18.0| 2199.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.648|   -3.648|-4025.445|-4068.103|    78.28%|   0:00:11.0| 2226.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.647|   -3.647|-4025.439|-4068.097|    78.28%|   0:00:01.0| 2226.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.647|   -3.647|-4025.370|-4068.028|    78.28%|   0:00:41.0| 2232.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.647|   -3.647|-4025.349|-4068.007|    78.28%|   0:00:00.0| 2232.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.643|   -3.643|-4024.428|-4067.086|    78.36%|   0:00:05.0| 2253.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.642|   -3.642|-4024.418|-4067.076|    78.36%|   0:00:02.0| 2253.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.642|   -3.642|-4024.399|-4067.058|    78.36%|   0:00:05.0| 2233.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.642|   -3.642|-4024.391|-4067.049|    78.36%|   0:00:01.0| 2233.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.641|   -3.641|-4024.137|-4066.795|    78.39%|   0:00:02.0| 2233.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.639|   -3.639|-4024.042|-4066.700|    78.39%|   0:00:06.0| 2233.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.639|   -3.639|-4023.933|-4066.591|    78.39%|   0:00:06.0| 2233.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.639|   -3.639|-4023.920|-4066.578|    78.39%|   0:00:01.0| 2233.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.639|   -3.639|-4023.720|-4066.378|    78.41%|   0:00:01.0| 2233.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.638|   -3.638|-4023.556|-4066.214|    78.43%|   0:00:03.0| 2233.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.636|   -3.636|-4023.545|-4066.203|    78.43%|   0:00:02.0| 2233.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.636|   -3.636|-4023.465|-4066.123|    78.43%|   0:00:05.0| 2233.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.635|   -3.635|-4023.417|-4066.074|    78.43%|   0:00:11.0| 2253.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.634|   -3.634|-4023.124|-4065.782|    78.47%|   0:00:06.0| 2253.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.634|   -3.634|-4023.095|-4065.753|    78.47%|   0:00:05.0| 2253.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.634|   -3.634|-4023.073|-4065.730|    78.47%|   0:00:02.0| 2253.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.633|   -3.633|-4023.003|-4065.661|    78.49%|   0:00:01.0| 2253.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
Dumping Information for Job 1022 **WARN: (IMPESI-3014):	The RC network is incomplete for net n10400. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net n10400. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -3.633|   -3.633|-4022.847|-4065.505|    78.51%|   0:00:16.0| 2234.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.632|   -3.632|-4022.688|-4065.346|    78.52%|   0:00:01.0| 2234.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.631|   -3.631|-4022.621|-4065.279|    78.52%|   0:00:03.0| 2234.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.630|   -3.630|-4022.678|-4065.336|    78.54%|   0:00:07.0| 2234.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.629|   -3.629|-4022.574|-4065.232|    78.54%|   0:00:13.0| 2234.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.629|   -3.629|-4022.532|-4065.190|    78.54%|   0:00:02.0| 2253.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.629|   -3.629|-4022.525|-4065.183|    78.54%|   0:00:00.0| 2253.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.629|   -3.629|-4022.435|-4065.093|    78.57%|   0:00:02.0| 2253.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.629|   -3.629|-4022.090|-4064.748|    78.59%|   0:00:02.0| 2253.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.629|   -3.629|-4022.046|-4064.704|    78.59%|   0:00:02.0| 2253.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.629|   -3.629|-4022.010|-4064.668|    78.60%|   0:00:01.0| 2253.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.628|   -3.628|-4021.994|-4064.652|    78.60%|   0:00:00.0| 2253.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.626|   -3.626|-4021.861|-4064.519|    78.60%|   0:00:01.0| 2253.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.626|   -3.626|-4021.790|-4064.448|    78.60%|   0:00:07.0| 2253.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.625|   -3.625|-4021.755|-4064.413|    78.61%|   0:00:01.0| 2253.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.625|   -3.625|-4021.729|-4064.387|    78.61%|   0:00:06.0| 2235.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.627|   -3.627|-4021.622|-4064.280|    79.05%|   0:00:49.0| 2229.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.627|   -3.627|-4021.519|-4064.177|    79.05%|   0:00:09.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.627|   -3.627|-4021.464|-4064.122|    79.05%|   0:00:04.0| 2228.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.627|   -3.627|-4021.367|-4064.025|    79.05%|   0:00:02.0| 2249.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.627|   -3.627|-4021.323|-4063.980|    79.05%|   0:00:00.0| 2249.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.627|   -3.627|-4021.319|-4063.977|    79.10%|   0:00:19.0| 2249.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.628|   -3.628|-4021.263|-4063.921|    79.15%|   0:00:08.0| 2249.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.628|   -3.628|-4021.263|-4063.921|    79.15%|   0:00:01.0| 2232.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:21:09 real=0:21:08 mem=2232.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.164|   -3.628| -42.658|-4063.921|    79.15%|   0:00:00.0| 2232.1M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_139_/D       |
|  -0.158|   -3.628| -40.720|-4061.983|    79.15%|   0:00:00.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_139_/D       |
|  -0.108|   -3.628| -39.725|-4060.988|    79.15%|   0:00:01.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_119_/D       |
|  -0.095|   -3.628| -30.080|-4051.344|    79.15%|   0:00:00.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_99_/D        |
|  -0.089|   -3.628| -28.781|-4050.044|    79.15%|   0:00:00.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_137_/D       |
|  -0.079|   -3.628| -27.043|-4048.306|    79.15%|   0:00:00.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_119_/D       |
|  -0.072|   -3.628| -26.155|-4047.418|    79.15%|   0:00:00.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_99_/D        |
|  -0.069|   -3.628| -27.626|-4048.889|    79.15%|   0:00:01.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_119_/D       |
|  -0.061|   -3.628| -27.598|-4048.861|    79.15%|   0:00:00.0| 2289.3M|   WC_VIEW|  default| core_instance_qmem_instance_memory8_reg_86_/E      |
|  -0.052|   -3.628| -25.346|-4046.609|    79.15%|   0:00:00.0| 2289.3M|   WC_VIEW|  default| core_instance_qmem_instance_memory8_reg_86_/E      |
|  -0.049|   -3.628| -16.177|-4037.440|    79.16%|   0:00:00.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_131_/D       |
|  -0.039|   -3.628| -15.606|-4036.869|    79.16%|   0:00:01.0| 2289.3M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_74_/E                           |
|  -0.031|   -3.628|  -5.855|-4027.118|    79.16%|   0:00:01.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_9_/D         |
|  -0.024|   -3.628|  -4.110|-4025.373|    79.16%|   0:00:01.0| 2289.3M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_cnt_q_reg_1_/E                              |
|  -0.015|   -3.628|  -2.608|-4023.871|    79.16%|   0:00:01.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory12_reg_122_/ |
|        |         |        |         |          |            |        |          |         | E                                                  |
|  -0.008|   -3.628|  -0.480|-4021.743|    79.17%|   0:00:01.0| 2289.3M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_116_/D           |
|  -0.008|   -3.628|  -0.055|-4021.318|    79.17%|   0:00:01.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_101_/D       |
|   0.000|   -3.628|   0.000|-4021.263|    79.18%|   0:00:01.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_38_/D        |
|   0.006|   -3.628|   0.000|-4021.263|    79.18%|   0:00:02.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory2_reg_123_/E |
|   0.009|   -3.628|   0.000|-4021.263|    79.19%|   0:00:02.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_52_/D        |
|   0.015|   -3.628|   0.000|-4021.263|    79.19%|   0:00:01.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_149_/D       |
|   0.015|   -3.628|   0.000|-4021.263|    79.19%|   0:00:00.0| 2289.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_149_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.8 real=0:00:14.0 mem=2289.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:21:23 real=0:21:22 mem=2289.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.015|    0.000|
|reg2reg   |-3.628|-4021.263|
|HEPG      |-3.628|-4021.263|
|All Paths |-3.628|-4021.263|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.628 TNS Slack -4021.263 Density 79.19
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:29:13.3/1:29:20.8 (1.0), mem = 2289.3M
(I,S,L,T): WC_VIEW: 197.938, 95.0678, 2.698, 295.704
Reclaim Optimization WNS Slack -3.628  TNS Slack -4021.263 Density 79.19
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    79.19%|        -|  -3.628|-4021.263|   0:00:00.0| 2289.3M|
|    79.09%|      245|  -3.639|-4019.776|   0:00:09.0| 2289.3M|
|    78.55%|     2556|  -3.619|-4009.132|   0:00:36.0| 2289.3M|
|    78.54%|       30|  -3.619|-4009.115|   0:00:01.0| 2289.3M|
|    78.54%|        0|  -3.619|-4009.115|   0:00:01.0| 2289.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.619  TNS Slack -4009.114 Density 78.54
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 628 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:49.7) (real = 0:00:50.0) **
(I,S,L,T): WC_VIEW: 196.727, 94.1079, 2.66436, 293.499
*** AreaOpt [finish] : cpu/real = 0:00:50.2/0:00:50.1 (1.0), totSession cpu/real = 1:30:03.5/1:30:10.9 (1.0), mem = 2289.3M
End: Area Reclaim Optimization (cpu=0:00:50, real=0:00:50, mem=2232.30M, totSessionCpu=1:30:04).
*** Starting refinePlace (1:30:04 mem=2232.3M) ***
Total net bbox length = 1.313e+06 (5.813e+05 7.318e+05) (ext = 4.678e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 70284 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 20525 insts, mean move: 2.83 um, max move: 31.40 um
	Max move on inst (FE_RC_7112_0): (527.00, 232.20) --> (540.40, 250.20)
	Runtime: CPU: 0:00:11.7 REAL: 0:00:12.0 MEM: 2440.8MB
Move report: Detail placement moves 14675 insts, mean move: 0.48 um, max move: 5.00 um
	Max move on inst (FE_RC_6635_0): (356.40, 28.80) --> (353.20, 27.00)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2440.8MB
Summary Report:
Instances move: 25124 (out of 70284 movable)
Instances flipped: 368
Mean displacement: 2.46 um
Max displacement: 31.40 um (Instance: FE_RC_7112_0) (527, 232.2) -> (540.4, 250.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.321e+06 (5.885e+05 7.325e+05) (ext = 4.684e+04)
Runtime: CPU: 0:00:13.6 REAL: 0:00:13.0 MEM: 2440.8MB
*** Finished refinePlace (1:30:18 mem=2440.8M) ***
Finished re-routing un-routed nets (0:00:00.1 2440.8M)


Density : 0.7854
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:16.0 real=0:00:16.0 mem=2440.8M) ***
** GigaOpt Optimizer WNS Slack -3.618 TNS Slack -4009.212 Density 78.54
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.004|    0.000|
|reg2reg   |-3.618|-4009.212|
|HEPG      |-3.618|-4009.212|
|All Paths |-3.618|-4009.212|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.618|   -3.618|-4009.212|-4009.212|    78.54%|   0:00:00.0| 2440.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.616|   -3.616|-4008.998|-4008.998|    78.55%|   0:00:05.0| 2440.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.611|   -3.611|-4008.545|-4008.545|    78.55%|   0:00:15.0| 2459.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.609|   -3.609|-4008.134|-4008.134|    78.55%|   0:01:18.0| 2456.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.607|   -3.607|-4007.883|-4007.883|    78.56%|   0:00:14.0| 2456.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.607|   -3.607|-4007.590|-4007.590|    78.56%|   0:00:43.0| 2473.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.607|   -3.607|-4007.549|-4007.549|    78.56%|   0:00:04.0| 2473.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.601|   -3.601|-4006.942|-4006.942|    78.60%|   0:00:01.0| 2473.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.598|   -3.598|-4006.808|-4006.808|    78.60%|   0:00:32.0| 2473.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.598|   -3.598|-4006.660|-4006.660|    78.61%|   0:01:20.0| 2469.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.598|   -3.598|-4006.652|-4006.652|    78.61%|   0:00:10.0| 2469.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_10_/D |
|  -3.592|   -3.592|-4005.950|-4005.950|    78.65%|   0:00:02.0| 2469.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.591|   -3.591|-4005.816|-4005.816|    78.66%|   0:01:17.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.591|   -3.591|-4005.790|-4005.790|    78.66%|   0:00:24.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.589|   -3.589|-4004.844|-4004.844|    78.75%|   0:00:05.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.586|   -3.586|-4004.716|-4004.716|    78.75%|   0:00:13.0| 2455.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.580|   -3.580|-4004.057|-4004.057|    78.79%|   0:00:05.0| 2455.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_1_/D  |
|  -3.580|   -3.580|-4004.042|-4004.042|    78.80%|   0:00:05.0| 2406.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_1_/D  |
|  -3.575|   -3.575|-4003.177|-4003.177|    78.88%|   0:00:03.0| 2406.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.573|   -3.573|-4003.092|-4003.092|    78.88%|   0:00:05.0| 2373.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_1_/D  |
|  -3.573|   -3.573|-4003.069|-4003.069|    78.88%|   0:00:07.0| 2321.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_1_/D  |
|  -3.573|   -3.573|-4002.802|-4002.802|    79.03%|   0:00:05.0| 2321.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.570|   -3.570|-4002.454|-4002.454|    79.07%|   0:00:02.0| 2321.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.568|   -3.568|-4002.408|-4002.408|    79.07%|   0:00:02.0| 2321.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.568|   -3.568|-4002.406|-4002.406|    79.07%|   0:00:03.0| 2322.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.568|   -3.568|-4002.396|-4002.396|    79.07%|   0:00:01.0| 2322.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.567|   -3.567|-4001.646|-4001.646|    79.14%|   0:00:04.0| 2328.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.567|   -3.567|-4001.598|-4001.598|    79.15%|   0:00:02.0| 2328.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.562|   -3.562|-4001.309|-4001.309|    79.17%|   0:00:02.0| 2349.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.562|   -3.562|-4001.228|-4001.228|    79.18%|   0:00:05.0| 2331.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.562|   -3.562|-4000.689|-4000.689|    79.24%|   0:00:06.0| 2350.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.556|   -3.556|-4000.573|-4000.573|    79.25%|   0:00:01.0| 2350.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.556|   -3.556|-4000.569|-4000.569|    79.25%|   0:00:05.0| 2350.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.556|   -3.556|-4000.559|-4000.559|    79.25%|   0:00:00.0| 2350.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.556|   -3.556|-4000.509|-4000.509|    79.33%|   0:00:12.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.555|   -3.555|-4000.081|-4000.081|    79.37%|   0:00:04.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_15_/D |
|  -3.553|   -3.553|-3999.935|-3999.935|    79.45%|   0:00:08.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_1_/D  |
|  -3.553|   -3.553|-3999.906|-3999.906|    79.45%|   0:00:02.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_1_/D  |
|  -3.553|   -3.553|-3999.793|-3999.793|    79.48%|   0:00:03.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_15_/D |
|  -3.553|   -3.553|-3999.691|-3999.691|    79.48%|   0:00:01.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_15_/D |
|  -3.552|   -3.552|-3999.561|-3999.561|    79.50%|   0:00:08.0| 2381.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.551|   -3.551|-3999.391|-3999.391|    79.51%|   0:00:04.0| 2381.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.551|   -3.551|-3999.380|-3999.380|    79.51%|   0:00:01.0| 2381.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.550|   -3.550|-3999.011|-3999.011|    79.54%|   0:00:08.0| 2408.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.546|   -3.546|-3998.867|-3998.867|    79.55%|   0:00:03.0| 2408.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_7_/D  |
|  -3.543|   -3.543|-3998.496|-3998.496|    79.61%|   0:00:09.0| 2406.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.542|   -3.542|-3998.443|-3998.443|    79.61%|   0:00:03.0| 2387.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.542|   -3.542|-3998.432|-3998.432|    79.61%|   0:00:03.0| 2352.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.542|   -3.542|-3998.295|-3998.295|    79.69%|   0:00:35.0| 2391.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_17_/D |
|  -3.541|   -3.541|-3997.930|-3997.930|    79.72%|   0:00:03.0| 2391.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.539|   -3.539|-3997.858|-3997.858|    79.73%|   0:00:00.0| 2391.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_1_/D  |
|  -3.539|   -3.539|-3997.854|-3997.854|    79.73%|   0:00:03.0| 2391.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_1_/D  |
|  -3.541|   -3.541|-3997.717|-3997.717|    79.77%|   0:00:07.0| 2372.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_10_/D |
|  -3.539|   -3.539|-3997.458|-3997.458|    79.78%|   0:00:01.0| 2372.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.538|   -3.538|-3997.277|-3997.277|    79.79%|   0:00:03.0| 2372.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.538|   -3.538|-3997.268|-3997.268|    79.79%|   0:00:02.0| 2372.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.536|   -3.536|-3997.089|-3997.089|    79.81%|   0:00:03.0| 2372.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.536|   -3.536|-3997.069|-3997.069|    79.81%|   0:00:05.0| 2372.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.536|   -3.536|-3996.751|-3996.751|    79.83%|   0:00:14.0| 2372.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.535|   -3.535|-3996.708|-3996.708|    79.83%|   0:00:03.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.535|   -3.535|-3996.638|-3996.638|    79.83%|   0:00:02.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.533|   -3.533|-3996.610|-3996.610|    79.85%|   0:00:07.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.533|   -3.533|-3996.427|-3996.427|    79.87%|   0:00:09.0| 2372.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.533|   -3.533|-3996.411|-3996.411|    79.89%|   0:00:06.0| 2372.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.532|   -3.532|-3996.385|-3996.385|    79.90%|   0:00:04.0| 2372.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.532|   -3.532|-3996.380|-3996.380|    79.90%|   0:00:01.0| 2372.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.531|   -3.531|-3996.295|-3996.295|    79.91%|   0:00:05.0| 2372.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.531|   -3.531|-3996.217|-3996.217|    79.91%|   0:00:01.0| 2372.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.531|   -3.531|-3996.214|-3996.214|    79.91%|   0:00:00.0| 2372.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.542|   -3.542|-3997.298|-3997.298|    80.42%|   0:01:02.0| 2384.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.545|   -3.545|-3997.590|-3997.590|    80.55%|   0:00:10.0| 2384.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:12:01 real=0:12:01 mem=2384.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -3.545|   0.000|-3997.590|    80.55%|   0:00:00.0| 2384.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_23_/D        |
|   0.012|   -3.545|   0.000|-3997.590|    80.55%|   0:00:00.0| 2384.2M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_16_/E                                      |
|   0.015|   -3.545|   0.000|-3997.590|    80.55%|   0:00:01.0| 2420.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_149_/D       |
|   0.015|   -3.545|   0.000|-3997.590|    80.55%|   0:00:00.0| 2420.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_149_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2420.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:12:03 real=0:12:02 mem=2420.3M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.015|    0.000|
|reg2reg   |-3.545|-3997.590|
|HEPG      |-3.545|-3997.590|
|All Paths |-3.545|-3997.590|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.545 TNS Slack -3997.590 Density 80.55
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:42:23.5/1:42:30.1 (1.0), mem = 2420.3M
(I,S,L,T): WC_VIEW: 201.595, 98.1507, 2.7575, 302.503
Reclaim Optimization WNS Slack -3.545  TNS Slack -3997.590 Density 80.55
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    80.55%|        -|  -3.545|-3997.590|   0:00:00.0| 2420.3M|
|    80.46%|      217|  -3.545|-3997.631|   0:00:10.0| 2420.3M|
|    80.08%|     2135|  -3.526|-3995.140|   0:00:32.0| 2420.3M|
|    80.07%|        8|  -3.526|-3995.140|   0:00:01.0| 2420.3M|
|    80.07%|        0|  -3.526|-3995.140|   0:00:01.0| 2420.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.526  TNS Slack -3995.140 Density 80.07
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 718 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:46.9) (real = 0:00:47.0) **
(I,S,L,T): WC_VIEW: 200.478, 97.3561, 2.73145, 300.565
*** AreaOpt [finish] : cpu/real = 0:00:47.4/0:00:47.3 (1.0), totSession cpu/real = 1:43:10.8/1:43:17.4 (1.0), mem = 2420.3M
End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:48, mem=2364.32M, totSessionCpu=1:43:11).
*** Starting refinePlace (1:43:12 mem=2364.3M) ***
Total net bbox length = 1.325e+06 (5.910e+05 7.342e+05) (ext = 4.685e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 71257 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 33286 insts, mean move: 4.93 um, max move: 66.60 um
	Max move on inst (FE_RC_7804_0): (553.80, 81.00) --> (588.00, 48.60)
	Runtime: CPU: 0:00:19.1 REAL: 0:00:19.0 MEM: 2589.1MB
Move report: Detail placement moves 18836 insts, mean move: 0.52 um, max move: 7.40 um
	Max move on inst (U38954): (584.00, 131.40) --> (582.00, 126.00)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2589.1MB
Summary Report:
Instances move: 33426 (out of 71257 movable)
Instances flipped: 66
Mean displacement: 4.97 um
Max displacement: 66.60 um (Instance: FE_RC_7804_0) (553.8, 81) -> (588, 48.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 1.332e+06 (5.974e+05 7.346e+05) (ext = 4.685e+04)
Runtime: CPU: 0:00:21.1 REAL: 0:00:21.0 MEM: 2589.1MB
*** Finished refinePlace (1:43:33 mem=2589.1M) ***
Finished re-routing un-routed nets (0:00:00.2 2589.1M)


Density : 0.8007
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:25.0 real=0:00:25.0 mem=2589.1M) ***
** GigaOpt Optimizer WNS Slack -3.565 TNS Slack -3998.828 Density 80.07
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.009|   -0.009|
|reg2reg   |-3.565|-3998.818|
|HEPG      |-3.565|-3998.818|
|All Paths |-3.565|-3998.828|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.565|   -3.565|-3998.818|-3998.828|    80.07%|   0:00:00.0| 2589.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_3_/D  |
|  -3.538|   -3.538|-3997.664|-3997.673|    80.10%|   0:01:11.0| 2608.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.538|   -3.538|-3997.655|-3997.664|    80.10%|   0:00:04.0| 2602.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.531|   -3.531|-3997.404|-3997.414|    80.12%|   0:00:01.0| 2602.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.531|   -3.531|-3997.354|-3997.364|    80.12%|   0:00:32.0| 2602.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.531|   -3.531|-3997.328|-3997.338|    80.13%|   0:00:04.0| 2602.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.528|   -3.528|-3997.446|-3997.455|    80.17%|   0:00:02.0| 2602.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -3.526|   -3.526|-3997.061|-3997.070|    80.17%|   0:00:51.0| 2602.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.525|   -3.525|-3996.994|-3997.004|    80.18%|   0:01:09.0| 2621.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.525|   -3.525|-3996.955|-3996.965|    80.18%|   0:00:11.0| 2621.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.525|   -3.525|-3996.945|-3996.954|    80.18%|   0:00:08.0| 2614.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.525|   -3.525|-3996.929|-3996.938|    80.18%|   0:00:03.0| 2614.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.522|   -3.522|-3996.399|-3996.408|    80.25%|   0:00:03.0| 2614.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.521|   -3.521|-3996.249|-3996.258|    80.25%|   0:00:10.0| 2614.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.521|   -3.521|-3996.222|-3996.231|    80.25%|   0:00:02.0| 2611.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.518|   -3.518|-3995.730|-3995.740|    80.32%|   0:00:04.0| 2611.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.516|   -3.516|-3995.428|-3995.437|    80.32%|   0:00:04.0| 2611.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.516|   -3.516|-3995.234|-3995.243|    80.32%|   0:00:03.0| 2600.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.516|   -3.516|-3995.218|-3995.227|    80.32%|   0:00:00.0| 2600.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.516|   -3.516|-3994.981|-3994.990|    80.35%|   0:00:03.0| 2600.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.511|   -3.511|-3994.803|-3994.812|    80.37%|   0:00:01.0| 2600.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.511|   -3.511|-3994.797|-3994.806|    80.37%|   0:00:04.0| 2579.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.512|   -3.512|-3994.776|-3994.785|    80.43%|   0:00:05.0| 2565.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.512|   -3.512|-3994.629|-3994.639|    80.45%|   0:00:02.0| 2565.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.507|   -3.507|-3994.481|-3994.491|    80.45%|   0:00:00.0| 2565.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.507|   -3.507|-3994.466|-3994.475|    80.45%|   0:00:07.0| 2535.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.503|   -3.503|-3994.015|-3994.024|    80.54%|   0:00:10.0| 2554.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.503|   -3.503|-3993.915|-3993.925|    80.54%|   0:00:07.0| 2554.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.504|   -3.504|-3993.535|-3993.545|    80.60%|   0:00:07.0| 2546.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.501|   -3.501|-3993.280|-3993.289|    80.61%|   0:00:01.0| 2546.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.501|   -3.501|-3993.206|-3993.215|    80.61%|   0:00:02.0| 2546.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.507|   -3.507|-3993.875|-3993.884|    81.17%|   0:02:03.0| 2505.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.505|   -3.505|-3993.761|-3993.770|    81.18%|   0:00:01.0| 2505.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_7_/D  |
|  -3.503|   -3.503|-3993.354|-3993.363|    81.18%|   0:00:13.0| 2486.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.505|   -3.505|-3993.335|-3993.344|    81.19%|   0:00:29.0| 2486.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.504|   -3.504|-3993.383|-3993.392|    81.20%|   0:00:02.0| 2486.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.504|   -3.504|-3993.226|-3993.235|    81.20%|   0:00:02.0| 2486.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.505|   -3.505|-3993.380|-3993.389|    81.38%|   0:00:15.0| 2486.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:36 real=0:08:36 mem=2486.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.009|   -3.505|  -0.009|-3993.389|    81.38%|   0:00:00.0| 2486.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_148_/D       |
|   0.002|   -3.505|   0.000|-3993.380|    81.38%|   0:00:00.0| 2486.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_159_/D       |
|   0.002|   -3.505|   0.000|-3993.380|    81.38%|   0:00:00.0| 2486.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_133_/D       |
|   0.011|   -3.505|   0.000|-3993.380|    81.38%|   0:00:00.0| 2486.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_124_/E                          |
|   0.011|   -3.505|   0.000|-3993.380|    81.38%|   0:00:00.0| 2486.7M|   WC_VIEW|  default| core_instance_sfp_instance_fifo_inst_int_q9_reg_10 |
|        |         |        |         |          |            |        |          |         | _/E                                                |
|   0.019|   -3.505|   0.000|-3993.380|    81.38%|   0:00:00.0| 2486.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_143_/D       |
|   0.018|   -3.505|   0.000|-3993.380|    81.38%|   0:00:00.0| 2486.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_143_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=2486.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:37 real=0:08:37 mem=2486.7M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.018|    0.000|
|reg2reg   |-3.505|-3993.380|
|HEPG      |-3.505|-3993.380|
|All Paths |-3.505|-3993.380|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.505 TNS Slack -3993.380 Density 81.38
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:52:14.5/1:52:20.4 (1.0), mem = 2486.7M
(I,S,L,T): WC_VIEW: 203.723, 100.297, 2.79294, 306.813
Reclaim Optimization WNS Slack -3.505  TNS Slack -3993.380 Density 81.38
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    81.38%|        -|  -3.505|-3993.380|   0:00:00.0| 2486.7M|
|    81.29%|      211|  -3.505|-3993.386|   0:00:10.0| 2486.7M|
|    80.91%|     2031|  -3.491|-3991.204|   0:00:30.0| 2486.7M|
|    80.91%|       14|  -3.491|-3991.204|   0:00:01.0| 2486.7M|
|    80.91%|        1|  -3.491|-3991.204|   0:00:01.0| 2486.7M|
|    80.91%|        0|  -3.491|-3991.204|   0:00:01.0| 2486.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.491  TNS Slack -3991.204 Density 80.91
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 754 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:45.3) (real = 0:00:45.0) **
(I,S,L,T): WC_VIEW: 202.662, 99.5327, 2.76811, 304.963
*** AreaOpt [finish] : cpu/real = 0:00:45.8/0:00:45.7 (1.0), totSession cpu/real = 1:53:00.3/1:53:06.1 (1.0), mem = 2486.7M
End: Area Reclaim Optimization (cpu=0:00:46, real=0:00:45, mem=2450.68M, totSessionCpu=1:53:00).
*** Starting refinePlace (1:53:01 mem=2450.7M) ***
Total net bbox length = 1.335e+06 (5.995e+05 7.360e+05) (ext = 4.685e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 71625 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 36404 insts, mean move: 4.50 um, max move: 69.40 um
	Max move on inst (FE_RC_8045_0): (524.20, 131.40) --> (561.20, 163.80)
	Runtime: CPU: 0:00:19.8 REAL: 0:00:20.0 MEM: 2677.1MB
Move report: Detail placement moves 21768 insts, mean move: 0.58 um, max move: 5.80 um
	Max move on inst (core_instance_psum_mem_instance_memory7_reg_98_): (287.00, 216.00) --> (283.00, 217.80)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2677.1MB
Summary Report:
Instances move: 36518 (out of 71625 movable)
Instances flipped: 19
Mean displacement: 4.55 um
Max displacement: 67.80 um (Instance: FE_RC_8045_0) (524.2, 131.4) -> (559.6, 163.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 1.338e+06 (6.023e+05 7.359e+05) (ext = 4.694e+04)
Runtime: CPU: 0:00:21.7 REAL: 0:00:22.0 MEM: 2677.1MB
*** Finished refinePlace (1:53:23 mem=2677.1M) ***
Finished re-routing un-routed nets (0:00:00.4 2677.1M)


Density : 0.8091
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:27.6 real=0:00:28.0 mem=2677.1M) ***
** GigaOpt Optimizer WNS Slack -3.576 TNS Slack -3996.681 Density 80.91
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.008|   -0.009|
|reg2reg   |-3.576|-3996.672|
|HEPG      |-3.576|-3996.672|
|All Paths |-3.576|-3996.681|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.576|   -3.576|-3996.672|-3996.681|    80.91%|   0:00:01.0| 2677.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_1_/D  |
|  -3.532|   -3.532|-3995.675|-3995.684|    80.92%|   0:00:36.0| 2715.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.533|   -3.533|-3995.213|-3995.222|    80.92%|   0:00:06.0| 2734.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.524|   -3.524|-3995.292|-3995.301|    80.92%|   0:00:01.0| 2734.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.524|   -3.524|-3995.014|-3995.024|    80.92%|   0:00:46.0| 2732.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_18_/D |
|  -3.525|   -3.525|-3994.953|-3994.962|    80.92%|   0:00:05.0| 2732.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_18_/D |
|  -3.518|   -3.518|-3994.714|-3994.723|    80.94%|   0:00:01.0| 2732.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_18_/D |
|  -3.518|   -3.518|-3994.371|-3994.381|    80.94%|   0:01:01.0| 2726.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_18_/D |
|  -3.518|   -3.518|-3994.152|-3994.161|    80.95%|   0:00:28.0| 2726.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.518|   -3.518|-3994.151|-3994.160|    80.95%|   0:00:00.0| 2726.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.516|   -3.516|-3994.078|-3994.087|    80.98%|   0:00:03.0| 2726.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_18_/D |
|  -3.516|   -3.516|-3993.864|-3993.873|    80.98%|   0:00:08.0| 2724.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.516|   -3.516|-3993.847|-3993.857|    80.98%|   0:00:02.0| 2724.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.514|   -3.514|-3993.573|-3993.583|    81.01%|   0:00:01.0| 2724.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.509|   -3.509|-3993.431|-3993.441|    81.01%|   0:00:02.0| 2724.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_19_/D |
|  -3.509|   -3.509|-3993.371|-3993.381|    81.01%|   0:00:05.0| 2724.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_19_/D |
|  -3.509|   -3.509|-3993.316|-3993.325|    81.01%|   0:00:01.0| 2724.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_19_/D |
|  -3.508|   -3.508|-3992.972|-3992.981|    81.09%|   0:00:03.0| 2724.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.508|   -3.508|-3992.850|-3992.859|    81.09%|   0:00:02.0| 2714.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.508|   -3.508|-3992.788|-3992.798|    81.09%|   0:00:00.0| 2714.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.507|   -3.507|-3992.880|-3992.889|    81.11%|   0:00:03.0| 2714.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.505|   -3.505|-3992.729|-3992.738|    81.11%|   0:00:03.0| 2705.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.506|   -3.506|-3992.696|-3992.705|    81.11%|   0:00:01.0| 2705.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.503|   -3.503|-3992.325|-3992.334|    81.15%|   0:00:03.0| 2705.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.503|   -3.503|-3992.316|-3992.325|    81.15%|   0:00:02.0| 2694.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.503|   -3.503|-3992.120|-3992.129|    81.21%|   0:00:03.0| 2694.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_18_/D |
|  -3.500|   -3.500|-3991.908|-3991.917|    81.24%|   0:00:05.0| 2694.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_18_/D |
|  -3.501|   -3.501|-3991.901|-3991.910|    81.24%|   0:00:05.0| 2694.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_18_/D |
|  -3.500|   -3.500|-3991.551|-3991.560|    81.28%|   0:00:03.0| 2694.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.500|   -3.500|-3991.436|-3991.445|    81.30%|   0:00:04.0| 2694.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.500|   -3.500|-3991.525|-3991.534|    81.82%|   0:01:29.0| 2601.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.499|   -3.499|-3991.498|-3991.507|    81.82%|   0:00:27.0| 2575.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.498|   -3.498|-3991.298|-3991.307|    81.84%|   0:00:04.0| 2575.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.498|   -3.498|-3991.280|-3991.289|    81.84%|   0:00:15.0| 2575.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.497|   -3.497|-3991.179|-3991.189|    81.85%|   0:00:01.0| 2575.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.496|   -3.496|-3991.106|-3991.115|    81.85%|   0:00:27.0| 2575.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.496|   -3.496|-3991.052|-3991.061|    81.85%|   0:00:05.0| 2575.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.494|   -3.494|-3990.944|-3990.953|    81.86%|   0:00:00.0| 2575.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.494|   -3.494|-3990.943|-3990.952|    81.86%|   0:00:09.0| 2519.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.494|   -3.494|-3990.839|-3990.848|    81.88%|   0:00:01.0| 2519.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.493|   -3.493|-3990.754|-3990.763|    81.89%|   0:00:07.0| 2539.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.494|   -3.494|-3990.715|-3990.724|    81.88%|   0:00:38.0| 2585.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.493|   -3.493|-3990.720|-3990.729|    81.88%|   0:00:06.0| 2585.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.492|   -3.492|-3990.553|-3990.562|    81.90%|   0:00:03.0| 2585.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.492|   -3.492|-3990.510|-3990.519|    81.90%|   0:00:04.0| 2585.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.491|   -3.491|-3990.417|-3990.427|    81.91%|   0:00:09.0| 2585.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.492|   -3.492|-3990.361|-3990.370|    82.08%|   0:00:21.0| 2554.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.493|   -3.493|-3990.258|-3990.267|    82.18%|   0:00:12.0| 2573.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.493|   -3.493|-3990.182|-3990.192|    82.19%|   0:00:01.0| 2573.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.493|   -3.493|-3990.138|-3990.148|    82.19%|   0:00:01.0| 2573.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.493|   -3.493|-3990.120|-3990.130|    82.19%|   0:00:00.0| 2573.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.493|   -3.493|-3990.184|-3990.193|    82.23%|   0:00:02.0| 2573.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.493|   -3.493|-3990.193|-3990.202|    82.24%|   0:00:02.0| 2573.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:48 real=0:08:48 mem=2573.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.008|   -3.493|  -0.009|-3990.202|    82.24%|   0:00:01.0| 2573.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_151_/D       |
|   0.000|   -3.493|   0.000|-3990.193|    82.24%|   0:00:00.0| 2573.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_150_/D       |
|   0.009|   -3.493|   0.000|-3990.193|    82.24%|   0:00:00.0| 2592.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory7_reg_118_/E |
|   0.011|   -3.493|   0.000|-3990.193|    82.25%|   0:00:01.0| 2592.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_80_/D        |
|   0.017|   -3.493|   0.000|-3990.193|    82.25%|   0:00:00.0| 2611.9M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_147_/D       |
|   0.017|   -3.493|   0.000|-3990.193|    82.25%|   0:00:00.0| 2611.9M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_147_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2611.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:51 real=0:08:50 mem=2611.9M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.017|    0.000|
|reg2reg   |-3.493|-3990.193|
|HEPG      |-3.493|-3990.193|
|All Paths |-3.493|-3990.193|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.493 TNS Slack -3990.193 Density 82.25
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:02:19.9/2:02:25.1 (1.0), mem = 2611.9M
(I,S,L,T): WC_VIEW: 206.058, 102.498, 2.83127, 311.387
Reclaim Optimization WNS Slack -3.493  TNS Slack -3990.193 Density 82.25
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    82.25%|        -|  -3.493|-3990.193|   0:00:00.0| 2611.9M|
|    82.17%|      182|  -3.493|-3990.007|   0:00:10.0| 2611.9M|
|    81.73%|     2266|  -3.475|-3987.389|   0:00:33.0| 2611.9M|
|    81.73%|        9|  -3.475|-3987.388|   0:00:01.0| 2611.9M|
|    81.73%|        0|  -3.475|-3987.388|   0:00:01.0| 2611.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.475  TNS Slack -3987.388 Density 81.73
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 795 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:47.5) (real = 0:00:48.0) **
(I,S,L,T): WC_VIEW: 204.797, 101.559, 2.80415, 309.161
*** AreaOpt [finish] : cpu/real = 0:00:47.9/0:00:47.9 (1.0), totSession cpu/real = 2:03:07.9/2:03:13.0 (1.0), mem = 2611.9M
End: Area Reclaim Optimization (cpu=0:00:48, real=0:00:48, mem=2551.85M, totSessionCpu=2:03:08).
*** Starting refinePlace (2:03:09 mem=2551.9M) ***
Total net bbox length = 1.341e+06 (6.038e+05 7.373e+05) (ext = 4.694e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 71976 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 39719 insts, mean move: 3.85 um, max move: 48.60 um
	Max move on inst (FE_RC_8457_0): (541.40, 271.80) --> (563.00, 298.80)
	Runtime: CPU: 0:00:20.9 REAL: 0:00:21.0 MEM: 2774.5MB
Move report: Detail placement moves 24446 insts, mean move: 0.64 um, max move: 7.00 um
	Max move on inst (U30836): (607.20, 59.40) --> (603.80, 55.80)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2774.5MB
Summary Report:
Instances move: 39854 (out of 71976 movable)
Instances flipped: 38
Mean displacement: 3.95 um
Max displacement: 48.80 um (Instance: FE_RC_8457_0) (541.4, 271.8) -> (563.2, 298.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.344e+06 (6.063e+05 7.375e+05) (ext = 4.685e+04)
Runtime: CPU: 0:00:22.8 REAL: 0:00:23.0 MEM: 2774.6MB
*** Finished refinePlace (2:03:32 mem=2774.6M) ***
Finished re-routing un-routed nets (0:00:00.4 2774.5M)


Density : 0.8173
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:28.5 real=0:00:29.0 mem=2774.5M) ***
** GigaOpt Optimizer WNS Slack -3.536 TNS Slack -3998.431 Density 81.73
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.020|   -0.026|
|reg2reg   |-3.536|-3998.404|
|HEPG      |-3.536|-3998.404|
|All Paths |-3.536|-3998.431|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.536|   -3.536|-3998.404|-3998.431|    81.73%|   0:00:00.0| 2774.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_0_/D  |
|  -3.517|   -3.517|-3997.757|-3997.784|    81.73%|   0:00:09.0| 2774.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.516|   -3.516|-3997.362|-3997.388|    81.73%|   0:00:24.0| 2774.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.515|   -3.515|-3997.438|-3997.464|    81.74%|   0:00:14.0| 2793.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -3.515|   -3.515|-3997.358|-3997.384|    81.74%|   0:00:06.0| 2793.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -3.507|   -3.507|-3996.937|-3996.963|    81.75%|   0:00:02.0| 2793.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_19_/D |
|  -3.506|   -3.506|-3996.714|-3996.740|    81.75%|   0:00:34.0| 2793.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_19_/D |
|  -3.506|   -3.506|-3996.679|-3996.705|    81.75%|   0:00:10.0| 2793.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_19_/D |
|  -3.506|   -3.506|-3996.674|-3996.701|    81.75%|   0:00:00.0| 2793.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_19_/D |
|  -3.505|   -3.505|-3996.477|-3996.504|    81.78%|   0:00:01.0| 2793.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_8_/D  |
|  -3.501|   -3.501|-3996.379|-3996.406|    81.80%|   0:00:13.0| 2789.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_8_/D  |
|  -3.501|   -3.501|-3996.206|-3996.233|    81.80%|   0:00:43.0| 2785.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_8_/D  |
|  -3.501|   -3.501|-3996.206|-3996.232|    81.83%|   0:00:06.0| 2785.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_8_/D  |
|  -3.497|   -3.497|-3995.794|-3995.821|    81.85%|   0:00:04.0| 2785.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_8_/D  |
|  -3.497|   -3.497|-3995.320|-3995.346|    81.85%|   0:00:25.0| 2780.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_8_/D  |
|  -3.492|   -3.492|-3995.003|-3995.029|    81.86%|   0:00:01.0| 2780.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.492|   -3.492|-3994.852|-3994.878|    81.86%|   0:00:33.0| 2780.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.492|   -3.492|-3994.794|-3994.820|    81.86%|   0:00:02.0| 2780.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.489|   -3.489|-3994.645|-3994.671|    81.90%|   0:00:01.0| 2780.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.490|   -3.490|-3994.628|-3994.655|    81.90%|   0:00:06.0| 2772.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.492|   -3.492|-3994.356|-3994.383|    81.96%|   0:00:05.0| 2772.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.486|   -3.486|-3994.061|-3994.087|    81.97%|   0:00:00.0| 2772.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.485|   -3.485|-3993.960|-3993.987|    81.97%|   0:00:04.0| 2772.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.485|   -3.485|-3993.934|-3993.960|    81.97%|   0:00:02.0| 2763.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.484|   -3.484|-3993.543|-3993.569|    82.02%|   0:00:03.0| 2763.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.484|   -3.484|-3993.445|-3993.472|    82.01%|   0:00:02.0| 2763.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.481|   -3.481|-3993.417|-3993.444|    82.03%|   0:00:04.0| 2761.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_8_/D  |
|  -3.481|   -3.481|-3993.326|-3993.352|    82.03%|   0:00:03.0| 2748.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_8_/D  |
|  -3.479|   -3.479|-3993.001|-3993.027|    82.08%|   0:00:09.0| 2748.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.477|   -3.477|-3992.759|-3992.785|    82.12%|   0:00:12.0| 2748.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.477|   -3.477|-3992.755|-3992.781|    82.11%|   0:00:03.0| 2733.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.476|   -3.476|-3992.515|-3992.542|    82.15%|   0:00:07.0| 2733.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_8_/D  |
|  -3.476|   -3.476|-3992.416|-3992.442|    82.15%|   0:00:02.0| 2733.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_8_/D  |
|  -3.475|   -3.475|-3992.361|-3992.387|    82.18%|   0:00:03.0| 2733.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_8_/D  |
|  -3.475|   -3.475|-3992.359|-3992.385|    82.18%|   0:00:02.0| 2733.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_8_/D  |
|  -3.474|   -3.474|-3992.232|-3992.259|    82.20%|   0:00:20.0| 2733.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -3.474|   -3.474|-3992.228|-3992.255|    82.20%|   0:00:01.0| 2718.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -3.473|   -3.473|-3992.159|-3992.185|    82.21%|   0:00:10.0| 2718.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -3.473|   -3.473|-3991.871|-3991.898|    82.25%|   0:00:12.0| 2701.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -3.473|   -3.473|-3991.866|-3991.892|    82.26%|   0:00:03.0| 2701.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -3.491|   -3.491|-3993.652|-3993.679|    82.76%|   0:00:50.0| 2701.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:31 real=0:06:31 mem=2701.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.020|   -3.491|  -0.026|-3993.679|    82.76%|   0:00:00.0| 2701.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_130_/D       |
|   0.002|   -3.491|   0.000|-3993.652|    82.76%|   0:00:01.0| 2701.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_134_/D       |
|   0.009|   -3.491|   0.000|-3993.652|    82.76%|   0:00:00.0| 2701.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_137_/D       |
|   0.016|   -3.491|   0.000|-3993.652|    82.77%|   0:00:00.0| 2701.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_85_/D        |
|   0.016|   -3.491|   0.000|-3993.652|    82.77%|   0:00:00.0| 2701.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_85_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2701.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:33 real=0:06:32 mem=2701.6M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.016|    0.000|
|reg2reg   |-3.491|-3993.652|
|HEPG      |-3.491|-3993.652|
|All Paths |-3.491|-3993.652|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.491 TNS Slack -3993.652 Density 82.77
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:10.7/2:10:15.3 (1.0), mem = 2701.6M
(I,S,L,T): WC_VIEW: 207.278, 103.929, 2.85371, 314.061
Reclaim Optimization WNS Slack -3.491  TNS Slack -3993.652 Density 82.77
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    82.77%|        -|  -3.491|-3993.652|   0:00:00.0| 2701.6M|
|    82.71%|      114|  -3.491|-3993.932|   0:00:10.0| 2701.6M|
|    82.30%|     2251|  -3.476|-3991.736|   0:00:35.0| 2701.6M|
|    82.29%|       10|  -3.476|-3991.737|   0:00:02.0| 2701.6M|
|    82.29%|        0|  -3.476|-3991.737|   0:00:01.0| 2701.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.476  TNS Slack -3991.737 Density 82.29
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 818 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:50.1) (real = 0:00:50.0) **
(I,S,L,T): WC_VIEW: 206.167, 103.085, 2.82879, 312.081
*** AreaOpt [finish] : cpu/real = 0:00:50.5/0:00:50.5 (1.0), totSession cpu/real = 2:11:01.3/2:11:05.9 (1.0), mem = 2701.6M
End: Area Reclaim Optimization (cpu=0:00:51, real=0:00:50, mem=2610.62M, totSessionCpu=2:11:01).
*** Starting refinePlace (2:11:02 mem=2610.6M) ***
Total net bbox length = 1.346e+06 (6.071e+05 7.386e+05) (ext = 4.685e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 72088 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 43910 insts, mean move: 4.83 um, max move: 68.80 um
	Max move on inst (FE_RC_8457_0): (563.20, 298.80) --> (587.00, 343.80)
	Runtime: CPU: 0:00:26.8 REAL: 0:00:27.0 MEM: 2845.2MB
Move report: Detail placement moves 25598 insts, mean move: 0.62 um, max move: 5.40 um
	Max move on inst (U32000): (569.40, 468.00) --> (573.00, 466.20)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2845.2MB
Summary Report:
Instances move: 44074 (out of 72088 movable)
Instances flipped: 44
Mean displacement: 4.88 um
Max displacement: 68.80 um (Instance: FE_RC_8457_0) (563.2, 298.8) -> (587, 343.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.347e+06 (6.099e+05 7.367e+05) (ext = 4.694e+04)
Runtime: CPU: 0:00:28.8 REAL: 0:00:29.0 MEM: 2845.2MB
*** Finished refinePlace (2:11:31 mem=2845.2M) ***
Finished re-routing un-routed nets (0:00:00.5 2845.2M)


Density : 0.8229
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:36.6 real=0:00:37.0 mem=2845.2M) ***
** GigaOpt Optimizer WNS Slack -3.532 TNS Slack -4007.122 Density 82.29
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.010|   -0.010|
|reg2reg   |-3.532|-4007.111|
|HEPG      |-3.532|-4007.111|
|All Paths |-3.532|-4007.122|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.532|   -3.532|-4007.111|-4007.122|    82.29%|   0:00:00.0| 2845.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_18_/D |
|  -3.516|   -3.516|-4006.944|-4006.955|    82.29%|   0:00:22.0| 2845.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.513|   -3.513|-4006.402|-4006.412|    82.30%|   0:00:29.0| 2845.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.511|   -3.511|-4006.364|-4006.374|    82.30%|   0:00:25.0| 2841.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.511|   -3.511|-4006.309|-4006.319|    82.30%|   0:00:15.0| 2841.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.506|   -3.506|-4006.061|-4006.071|    82.33%|   0:00:07.0| 2837.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.506|   -3.506|-4005.544|-4005.555|    82.33%|   0:00:11.0| 2837.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.506|   -3.506|-4005.473|-4005.484|    82.33%|   0:00:00.0| 2837.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.503|   -3.503|-4005.743|-4005.754|    82.34%|   0:00:01.0| 2837.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.500|   -3.500|-4005.112|-4005.122|    82.34%|   0:00:21.0| 2837.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.500|   -3.500|-4004.966|-4004.977|    82.34%|   0:00:10.0| 2835.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.500|   -3.500|-4004.664|-4004.675|    82.36%|   0:00:04.0| 2835.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.495|   -3.495|-4004.658|-4004.668|    82.36%|   0:00:02.0| 2835.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.495|   -3.495|-4004.612|-4004.622|    82.37%|   0:00:47.0| 2826.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.493|   -3.493|-4004.403|-4004.414|    82.41%|   0:00:09.0| 2826.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_7_/D  |
|  -3.493|   -3.493|-4004.399|-4004.409|    82.41%|   0:00:03.0| 2826.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_7_/D  |
|  -3.493|   -3.493|-4004.387|-4004.397|    82.41%|   0:00:00.0| 2826.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_7_/D  |
|  -3.490|   -3.490|-4004.124|-4004.135|    82.43%|   0:00:06.0| 2845.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.490|   -3.490|-4004.097|-4004.108|    82.43%|   0:00:03.0| 2845.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.489|   -3.489|-4003.693|-4003.704|    82.48%|   0:00:09.0| 2845.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_8_/D  |
|  -3.489|   -3.489|-4003.666|-4003.677|    82.48%|   0:00:01.0| 2845.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_8_/D  |
|  -3.488|   -3.488|-4003.635|-4003.645|    82.50%|   0:00:06.0| 2845.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_8_/D  |
|  -3.487|   -3.487|-4003.527|-4003.537|    82.50%|   0:00:02.0| 2845.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_8_/D  |
|  -3.483|   -3.483|-4003.288|-4003.298|    82.53%|   0:00:07.0| 2845.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.483|   -3.483|-4003.276|-4003.286|    82.53%|   0:00:05.0| 2830.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.483|   -3.483|-4003.273|-4003.283|    82.53%|   0:00:01.0| 2830.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.484|   -3.484|-4003.074|-4003.084|    82.58%|   0:00:24.0| 2830.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.483|   -3.483|-4003.002|-4003.012|    82.59%|   0:00:03.0| 2830.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.483|   -3.483|-4002.885|-4002.896|    82.59%|   0:00:02.0| 2830.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.482|   -3.482|-4002.917|-4002.927|    82.61%|   0:00:04.0| 2830.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.482|   -3.482|-4002.906|-4002.916|    82.61%|   0:00:01.0| 2830.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.482|   -3.482|-4002.860|-4002.870|    82.61%|   0:00:00.0| 2830.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_152_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -3.459|   -3.459|-3998.958|-4004.531|    83.03%|   0:00:55.0| 2820.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.455|   -3.455|-3998.546|-4004.120|    83.03%|   0:00:09.0| 2817.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_5_/D  |
|  -3.452|   -3.452|-3998.046|-4003.620|    83.03%|   0:00:03.0| 2817.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.451|   -3.451|-3997.881|-4003.455|    83.03%|   0:00:02.0| 2815.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.450|   -3.450|-3997.611|-4003.185|    83.03%|   0:00:29.0| 2787.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.449|   -3.449|-3997.581|-4003.155|    83.03%|   0:00:06.0| 2787.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.448|   -3.448|-3997.431|-4003.004|    83.03%|   0:00:22.0| 2787.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_5_/D  |
|  -3.447|   -3.447|-3997.184|-4002.757|    83.03%|   0:00:34.0| 2755.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.444|   -3.444|-3996.716|-4002.290|    83.04%|   0:00:05.0| 2755.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.443|   -3.443|-3996.666|-4002.240|    83.03%|   0:00:04.0| 2755.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_2_/D  |
|  -3.441|   -3.441|-3996.257|-4001.830|    83.03%|   0:00:26.0| 2724.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.441|   -3.441|-3996.110|-4001.684|    83.03%|   0:00:11.0| 2708.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.441|   -3.441|-3996.072|-4001.646|    83.03%|   0:00:01.0| 2708.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.434|   -3.434|-3995.369|-4000.943|    83.04%|   0:00:00.0| 2708.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.433|   -3.433|-3994.756|-4000.330|    83.04%|   0:00:05.0| 2691.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.433|   -3.433|-3994.663|-4000.237|    83.04%|   0:00:06.0| 2710.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.433|   -3.433|-3994.563|-4000.136|    83.04%|   0:00:00.0| 2710.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.425|   -3.425|-3993.951|-3999.525|    83.05%|   0:00:01.0| 2710.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.425|   -3.425|-3993.429|-3999.003|    83.05%|   0:00:12.0| 2715.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.417|   -3.417|-3992.604|-3998.178|    83.06%|   0:00:01.0| 2715.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.416|   -3.416|-3992.294|-3997.868|    83.06%|   0:00:04.0| 2715.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.417|   -3.417|-3992.196|-3997.770|    83.06%|   0:00:02.0| 2715.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.412|   -3.412|-3991.545|-3997.118|    83.08%|   0:00:01.0| 2715.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.412|   -3.412|-3991.265|-3996.838|    83.08%|   0:00:02.0| 2715.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.409|   -3.409|-3990.902|-3996.476|    83.09%|   0:00:01.0| 2696.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.409|   -3.409|-3990.746|-3996.320|    83.09%|   0:00:06.0| 2695.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.409|   -3.409|-3990.401|-3995.974|    83.10%|   0:00:01.0| 2695.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.409|   -3.409|-3990.373|-3995.946|    83.10%|   0:00:00.0| 2695.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.408|   -3.408|-3990.286|-3995.859|    83.18%|   0:00:22.0| 2698.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.408|   -3.408|-3990.246|-3995.820|    83.18%|   0:00:01.0| 2698.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.408|   -3.408|-3990.284|-3995.857|    83.23%|   0:00:07.0| 2700.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.409|   -3.409|-3990.279|-3995.853|    83.25%|   0:00:04.0| 2700.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.408|   -3.408|-3990.255|-3995.829|    83.25%|   0:00:01.0| 2700.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.408|   -3.408|-3990.245|-3995.819|    83.25%|   0:00:00.0| 2700.1M|   WC_VIEW|  default| core_instance_sfp_instance_fifo_inst_int_q11_reg_9 |
|        |         |         |         |          |            |        |          |         | _/Q                                                |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_152_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_152_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_152_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_q11_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -3.377|   -3.377|-3985.914|-4013.191|    83.26%|   0:00:05.0| 2715.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_6_/D  |
|  -3.376|   -3.376|-3985.565|-4012.843|    83.26%|   0:00:15.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.372|   -3.372|-3985.122|-4012.399|    83.26%|   0:00:06.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_6_/D  |
|  -3.370|   -3.370|-3984.836|-4012.119|    83.26%|   0:00:02.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.369|   -3.369|-3984.599|-4011.885|    83.28%|   0:00:02.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.367|   -3.367|-3984.232|-4011.518|    83.28%|   0:00:02.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.367|   -3.367|-3984.130|-4011.417|    83.28%|   0:00:01.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.367|   -3.367|-3984.115|-4011.400|    83.28%|   0:00:00.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.363|   -3.363|-3983.610|-4010.896|    83.28%|   0:00:01.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.362|   -3.362|-3983.576|-4010.862|    83.29%|   0:00:05.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.362|   -3.362|-3983.434|-4010.720|    83.29%|   0:00:02.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.359|   -3.359|-3982.864|-4010.149|    83.30%|   0:00:01.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.359|   -3.359|-3982.862|-4010.147|    83.30%|   0:00:01.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.359|   -3.359|-3982.561|-4009.848|    83.31%|   0:00:01.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.359|   -3.359|-3982.416|-4009.703|    83.31%|   0:00:00.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_q11_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_152_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_144_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_q11_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_152_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_144_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_q11_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_152_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_144_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -3.332|   -3.332|-3977.224|-4024.244|    83.37%|   0:00:12.0| 2734.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.331|   -3.331|-3977.226|-4024.246|    83.37%|   0:00:14.0| 2750.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.331|   -3.331|-3977.154|-4024.174|    83.37%|   0:00:04.0| 2750.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.331|   -3.331|-3976.873|-4023.894|    83.38%|   0:00:01.0| 2750.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.331|   -3.331|-3976.685|-4023.708|    83.38%|   0:00:01.0| 2750.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.331|   -3.331|-3976.554|-4023.596|    83.41%|   0:00:02.0| 2750.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_q11_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_152_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_q11_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_152_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_q11_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_152_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -3.319|   -3.319|-3974.760|-4039.318|    83.41%|   0:00:02.0| 2769.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.317|   -3.317|-3974.688|-4039.245|    83.41%|   0:00:00.0| 2769.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.313|   -3.313|-3974.364|-4038.921|    83.41%|   0:00:01.0| 2769.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.311|   -3.311|-3973.442|-4037.999|    83.41%|   0:00:00.0| 2769.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.307|   -3.307|-3973.292|-4037.849|    83.41%|   0:00:01.0| 2769.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.304|   -3.304|-3973.066|-4037.623|    83.41%|   0:00:02.0| 2769.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.303|   -3.303|-3972.932|-4037.490|    83.41%|   0:00:05.0| 2767.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.303|   -3.303|-3972.802|-4037.359|    83.41%|   0:00:02.0| 2763.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.303|   -3.303|-3972.788|-4037.345|    83.41%|   0:00:00.0| 2763.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.303|   -3.303|-3972.574|-4037.131|    83.42%|   0:00:01.0| 2763.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.301|   -3.301|-3972.622|-4037.180|    83.42%|   0:00:02.0| 2763.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.300|   -3.300|-3972.498|-4037.056|    83.42%|   0:00:00.0| 2746.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.300|   -3.300|-3972.350|-4036.908|    83.42%|   0:00:05.0| 2746.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.299|   -3.299|-3972.042|-4036.600|    83.43%|   0:00:00.0| 2746.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.298|   -3.298|-3972.089|-4036.646|    83.43%|   0:00:01.0| 2746.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.298|   -3.298|-3971.987|-4036.544|    83.43%|   0:00:02.0| 2746.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.298|   -3.298|-3971.972|-4036.531|    83.49%|   0:00:09.0| 2746.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.298|   -3.298|-3971.956|-4036.515|    83.50%|   0:00:00.0| 2746.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -3.298|   -3.298|-3970.319|-4045.760|    83.50%|   0:00:01.0| 2746.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.298|   -3.298|-3970.214|-4045.655|    83.51%|   0:00:02.0| 2746.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.298|   -3.298|-3970.216|-4045.658|    83.52%|   0:00:01.0| 2746.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.298|   -3.298|-3970.216|-4045.658|    83.52%|   0:00:00.0| 2746.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:20 real=0:11:19 mem=2746.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.210|   -3.298| -76.159|-4045.658|    83.52%|   0:00:01.0| 2746.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_95_/D        |
|  -0.196|   -3.298| -70.672|-4040.171|    83.52%|   0:00:00.0| 2804.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_147_/D       |
|  -0.187|   -3.298| -70.173|-4039.672|    83.52%|   0:00:01.0| 2804.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_94_/D        |
|  -0.182|   -3.298| -69.708|-4039.207|    83.52%|   0:00:00.0| 2804.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_147_/D       |
|  -0.182|   -3.298| -69.281|-4038.781|    83.52%|   0:00:02.0| 2804.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_147_/D       |
|  -0.178|   -3.298| -69.201|-4038.700|    83.53%|   0:00:00.0| 2804.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_139_/D       |
|  -0.178|   -3.298| -68.878|-4038.377|    83.53%|   0:00:00.0| 2804.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_139_/D       |
|  -0.178|   -3.298| -68.815|-4038.314|    83.53%|   0:00:01.0| 2804.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_139_/D       |
|  -0.173|   -3.298| -68.730|-4038.229|    83.53%|   0:00:00.0| 2823.1M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.173|   -3.298| -68.185|-4037.684|    83.53%|   0:00:01.0| 2821.1M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.173|   -3.298| -67.990|-4037.489|    83.53%|   0:00:01.0| 2821.1M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.171|   -3.298| -67.763|-4037.263|    83.53%|   0:00:01.0| 2821.1M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_82_/D        |
|  -0.171|   -3.298| -65.634|-4035.133|    83.53%|   0:00:00.0| 2808.1M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_82_/D        |
|  -0.171|   -3.298| -65.488|-4034.987|    83.53%|   0:00:01.0| 2808.1M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_82_/D        |
|  -0.167|   -3.298| -64.813|-4034.312|    83.54%|   0:00:00.0| 2808.1M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_151_/D       |
|  -0.165|   -3.298| -62.312|-4031.811|    83.54%|   0:00:01.0| 2808.1M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_85_/D        |
|  -0.162|   -3.298| -62.167|-4031.667|    83.54%|   0:00:01.0| 2808.1M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_137_/D       |
|  -0.161|   -3.298| -58.421|-4027.920|    83.54%|   0:00:00.0| 2808.1M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_121_/D       |
|  -0.161|   -3.298| -58.384|-4027.884|    83.54%|   0:00:01.0| 2808.1M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_121_/D       |
|  -0.157|   -3.298| -58.290|-4027.789|    83.54%|   0:00:04.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_122_/D       |
|  -0.154|   -3.298| -57.931|-4027.430|    83.55%|   0:00:00.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_82_/D        |
|  -0.147|   -3.298| -55.017|-4024.516|    83.55%|   0:00:01.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_140_/D       |
|  -0.146|   -3.298| -52.257|-4021.744|    83.55%|   0:00:01.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_121_/D       |
|  -0.146|   -3.298| -52.200|-4021.686|    83.55%|   0:00:00.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_121_/D       |
|  -0.146|   -3.298| -52.157|-4021.643|    83.55%|   0:00:00.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_121_/D       |
|  -0.141|   -3.298| -52.044|-4021.531|    83.55%|   0:00:00.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_17_/D        |
|  -0.137|   -3.298| -51.731|-4021.217|    83.55%|   0:00:01.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_7_/D         |
|  -0.138|   -3.298| -50.329|-4019.815|    83.56%|   0:00:01.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_139_/D       |
|  -0.132|   -3.298| -50.174|-4019.661|    83.56%|   0:00:01.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_142_/D       |
|  -0.125|   -3.298| -45.362|-4014.849|    83.56%|   0:00:00.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_139_/D       |
|  -0.123|   -3.298| -44.353|-4013.840|    83.56%|   0:00:01.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_10_/D        |
|  -0.119|   -3.298| -43.245|-4012.731|    83.56%|   0:00:01.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_142_/D       |
|  -0.117|   -3.298| -41.804|-4011.291|    83.56%|   0:00:01.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_142_/D       |
|  -0.115|   -3.298| -41.483|-4010.970|    83.57%|   0:00:02.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_87_/D        |
|  -0.114|   -3.298| -36.464|-4005.951|    83.57%|   0:00:00.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.112|   -3.298| -36.237|-4005.723|    83.57%|   0:00:01.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_153_/D       |
|  -0.109|   -3.298| -33.379|-4002.866|    83.57%|   0:00:01.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_124_/D       |
|  -0.108|   -3.298| -32.983|-4002.469|    83.57%|   0:00:00.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_104_/D       |
|  -0.102|   -3.298| -32.653|-4002.139|    83.57%|   0:00:01.0| 2827.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_86_/D        |
|  -0.101|   -3.298| -30.287|-3999.773|    83.57%|   0:00:05.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_123_/D       |
|  -0.100|   -3.298| -29.694|-3999.181|    83.57%|   0:00:00.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_139_/D       |
|  -0.097|   -3.298| -28.901|-3998.388|    83.57%|   0:00:00.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_124_/D       |
|  -0.094|   -3.298| -28.349|-3997.836|    83.58%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_122_/D       |
|  -0.091|   -3.298| -27.680|-3997.167|    83.58%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_122_/D       |
|  -0.090|   -3.298| -27.448|-3996.935|    83.58%|   0:00:00.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.087|   -3.298| -27.145|-3996.632|    83.58%|   0:00:00.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_123_/D       |
|  -0.085|   -3.298| -25.092|-3994.579|    83.58%|   0:00:02.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_153_/D       |
|  -0.084|   -3.298| -24.928|-3994.415|    83.58%|   0:00:00.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_115_/D       |
|  -0.082|   -3.298| -24.766|-3994.253|    83.58%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_133_/D       |
|  -0.081|   -3.298| -24.550|-3994.036|    83.58%|   0:00:03.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_120_/D       |
|  -0.079|   -3.298| -23.019|-3992.505|    83.58%|   0:00:06.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_130_/D       |
|  -0.077|   -3.298| -22.742|-3992.229|    83.58%|   0:00:00.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_126_/D       |
|  -0.077|   -3.298| -21.205|-3990.692|    83.59%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_131_/D       |
|  -0.076|   -3.298| -21.053|-3990.539|    83.59%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_139_/D       |
|  -0.073|   -3.298| -21.043|-3990.530|    83.59%|   0:00:00.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.073|   -3.298| -20.795|-3990.282|    83.59%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_15_/D        |
|  -0.073|   -3.298| -20.598|-3990.085|    83.59%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_15_/D        |
|  -0.068|   -3.298| -20.584|-3990.071|    83.59%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_129_/D       |
|  -0.067|   -3.298| -17.538|-3987.024|    83.59%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_113_/D       |
|  -0.066|   -3.298| -17.413|-3986.899|    83.59%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_149_/D       |
|  -0.066|   -3.298| -17.257|-3986.744|    83.59%|   0:00:00.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_149_/D       |
|  -0.065|   -3.298| -17.222|-3986.708|    83.59%|   0:00:00.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_85_/D        |
|  -0.065|   -3.298| -17.170|-3986.656|    83.59%|   0:00:02.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.065|   -3.298| -17.144|-3986.630|    83.59%|   0:00:00.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.065|   -3.298| -17.121|-3986.607|    83.59%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.065|   -3.298| -16.893|-3986.380|    83.60%|   0:00:00.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.063|   -3.298| -16.730|-3986.217|    83.60%|   0:00:00.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.058|   -3.298| -16.419|-3985.906|    83.60%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_75_/D        |
|  -0.057|   -3.298| -14.807|-3984.438|    83.61%|   0:00:01.0| 2846.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_136_/D       |
|  -0.056|   -3.298| -14.039|-3983.670|    83.61%|   0:00:00.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_128_/D       |
|  -0.054|   -3.298| -14.018|-3983.630|    83.61%|   0:00:01.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_126_/D       |
|  -0.052|   -3.298| -12.420|-3982.032|    83.61%|   0:00:01.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_158_/D       |
|  -0.051|   -3.298| -12.234|-3981.846|    83.61%|   0:00:02.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_141_/D       |
|  -0.051|   -3.298| -11.453|-3981.065|    83.61%|   0:00:01.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_109_/D       |
|  -0.050|   -3.298| -11.394|-3981.006|    83.61%|   0:00:00.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.050|   -3.298| -11.272|-3980.884|    83.61%|   0:00:05.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.050|   -3.298| -11.254|-3980.865|    83.61%|   0:00:00.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.046|   -3.298| -10.943|-3980.554|    83.62%|   0:00:00.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_114_/D       |
|  -0.045|   -3.298| -10.111|-3979.723|    83.62%|   0:00:05.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.045|   -3.298|  -9.565|-3979.146|    83.62%|   0:00:01.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.045|   -3.298|  -9.539|-3979.120|    83.62%|   0:00:00.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.042|   -3.298|  -9.403|-3978.983|    83.63%|   0:00:00.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_91_/D        |
|  -0.041|   -3.298|  -6.864|-3976.445|    83.63%|   0:00:01.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_141_/D       |
|  -0.041|   -3.298|  -6.759|-3976.340|    83.63%|   0:00:01.0| 2843.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_82_/D        |
|  -0.040|   -3.298|  -6.663|-3976.244|    83.63%|   0:00:06.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.040|   -3.298|  -6.569|-3976.150|    83.63%|   0:00:00.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.038|   -3.298|  -6.528|-3976.109|    83.63%|   0:00:00.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_119_/D       |
|  -0.038|   -3.298|  -5.987|-3975.568|    83.63%|   0:00:01.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_112_/D       |
|  -0.038|   -3.298|  -5.690|-3975.271|    83.63%|   0:00:05.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.038|   -3.298|  -5.631|-3975.212|    83.63%|   0:00:00.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|  -0.035|   -3.298|  -5.465|-3975.046|    83.64%|   0:00:00.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_109_/D       |
|  -0.032|   -3.298|  -5.266|-3974.847|    83.64%|   0:00:01.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_108_/D       |
|  -0.033|   -3.298|  -4.387|-3973.969|    83.64%|   0:00:08.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_82_/D        |
|  -0.032|   -3.298|  -4.359|-3973.940|    83.64%|   0:00:01.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_126_/D       |
|  -0.032|   -3.298|  -4.322|-3973.903|    83.64%|   0:00:01.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_126_/D       |
|  -0.031|   -3.298|  -4.225|-3973.806|    83.65%|   0:00:00.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_136_/D       |
|  -0.030|   -3.298|  -3.966|-3973.547|    83.65%|   0:00:01.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_136_/D       |
|  -0.030|   -3.298|  -3.136|-3972.717|    83.65%|   0:00:00.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_136_/D       |
|  -0.030|   -3.298|  -3.133|-3972.714|    83.65%|   0:00:01.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_136_/D       |
|  -0.028|   -3.298|  -3.108|-3972.688|    83.66%|   0:00:00.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.027|   -3.298|  -2.978|-3972.559|    83.66%|   0:00:01.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_153_/D       |
|  -0.028|   -3.298|  -2.863|-3972.444|    83.66%|   0:00:03.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_153_/D       |
|  -0.027|   -3.298|  -2.676|-3972.257|    83.66%|   0:00:00.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_87_/D        |
|  -0.027|   -3.298|  -2.571|-3972.152|    83.67%|   0:00:01.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_87_/D        |
|  -0.025|   -3.298|  -2.550|-3972.131|    83.67%|   0:00:00.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_89_/D        |
|  -0.024|   -3.298|  -2.412|-3971.993|    83.67%|   0:00:01.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_87_/D        |
|  -0.023|   -3.298|  -2.315|-3971.896|    83.67%|   0:00:01.0| 2862.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_112_/D       |
|  -0.023|   -3.298|  -2.229|-3971.810|    83.67%|   0:00:06.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_112_/D       |
|  -0.020|   -3.298|  -2.209|-3971.790|    83.67%|   0:00:00.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_114_/D       |
|  -0.020|   -3.298|  -1.824|-3971.303|    83.67%|   0:00:09.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_128_/D       |
|  -0.020|   -3.298|  -1.798|-3971.277|    83.67%|   0:00:03.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_128_/D       |
|  -0.020|   -3.298|  -1.782|-3971.261|    83.67%|   0:00:04.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_128_/D       |
|  -0.021|   -3.298|  -1.611|-3971.090|    83.68%|   0:00:01.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_39_/D        |
|  -0.020|   -3.298|  -1.533|-3971.012|    83.69%|   0:00:00.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.020|   -3.298|  -1.511|-3970.990|    83.69%|   0:00:01.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.023|   -3.298|  -1.159|-3970.638|    83.72%|   0:00:05.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.027|   -3.298|  -1.010|-3970.489|    83.75%|   0:00:02.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.021|   -3.298|  -0.884|-3970.363|    83.75%|   0:00:00.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_145_/D       |
|  -0.019|   -3.298|  -0.874|-3970.353|    83.75%|   0:00:00.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_121_/D       |
|  -0.017|   -3.298|  -0.858|-3970.337|    83.76%|   0:00:00.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_128_/D       |
|  -0.016|   -3.298|  -0.836|-3970.315|    83.76%|   0:00:00.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_145_/D       |
|  -0.016|   -3.298|  -0.819|-3970.298|    83.76%|   0:00:00.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_145_/D       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.015|   -3.298|  -0.706|-3970.185|    83.76%|   0:00:01.0| 2878.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.015|   -3.298|  -0.700|-3970.179|    83.76%|   0:00:02.0| 2873.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_126_/D       |
|  -0.015|   -3.298|  -0.691|-3970.170|    83.76%|   0:00:01.0| 2873.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.016|   -3.298|  -0.623|-3970.103|    83.77%|   0:00:00.0| 2873.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.017|   -3.298|  -0.451|-3969.930|    83.77%|   0:00:01.0| 2873.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.013|   -3.298|  -0.423|-3969.902|    83.77%|   0:00:00.0| 2873.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_154_/D       |
|  -0.012|   -3.298|  -0.319|-3969.798|    83.77%|   0:00:05.0| 2873.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_73_/D        |
|  -0.011|   -3.298|  -0.292|-3969.771|    83.77%|   0:00:02.0| 2873.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.011|   -3.298|  -0.220|-3969.699|    83.77%|   0:00:01.0| 2873.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.010|   -3.298|  -0.183|-3969.663|    83.78%|   0:00:02.0| 2873.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_94_/D        |
|  -0.009|   -3.298|  -0.137|-3969.616|    83.78%|   0:00:01.0| 2892.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_122_/D       |
|  -0.009|   -3.298|  -0.083|-3969.562|    83.78%|   0:00:02.0| 2892.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_142_/D       |
|  -0.009|   -3.298|  -0.064|-3969.543|    83.78%|   0:00:00.0| 2892.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_142_/D       |
|  -0.008|   -3.298|  -0.041|-3969.520|    83.79%|   0:00:01.0| 2892.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_53_/D        |
|  -0.007|   -3.298|  -0.030|-3969.509|    83.79%|   0:00:01.0| 2892.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_130_/D       |
|  -0.004|   -3.298|  -0.021|-3969.500|    83.79%|   0:00:02.0| 2892.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_128_/D       |
|  -0.004|   -3.298|  -0.021|-3969.500|    83.79%|   0:00:04.0| 2892.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_41_/D        |
|  -0.004|   -3.298|  -0.014|-3969.493|    83.79%|   0:00:05.0| 2892.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.004|   -3.298|  -0.010|-3969.489|    83.80%|   0:00:01.0| 2892.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|  -0.002|   -3.298|  -0.004|-3969.483|    83.80%|   0:00:01.0| 2892.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_141_/D       |
|  -0.001|   -3.298|  -0.001|-3969.480|    83.80%|   0:00:08.0| 2876.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_153_/D       |
|   0.000|   -3.298|   0.000|-3969.479|    83.82%|   0:00:02.0| 2876.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_140_/D       |
|   0.003|   -3.298|   0.000|-3969.479|    83.83%|   0:00:07.0| 2876.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|   0.003|   -3.298|   0.000|-3969.479|    83.86%|   0:00:05.0| 2876.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_82_/D        |
|   0.004|   -3.298|   0.000|-3969.479|    83.87%|   0:00:03.0| 2876.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_88_/D        |
|   0.006|   -3.298|   0.000|-3969.479|    83.88%|   0:00:00.0| 2876.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_115_/D       |
|   0.006|   -3.298|   0.000|-3969.479|    83.90%|   0:00:04.0| 2876.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_109_/D       |
|   0.009|   -3.298|   0.000|-3969.479|    83.90%|   0:00:00.0| 2876.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_104_/D       |
|   0.009|   -3.298|   0.000|-3969.479|    83.91%|   0:00:12.0| 2876.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_123_/D       |
|   0.009|   -3.298|   0.000|-3969.479|    83.93%|   0:00:01.0| 2876.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_100_/D       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_153_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|   0.009|   -3.298|   0.000|-3969.479|    84.00%|   0:00:05.0| 2876.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_100_/D       |
|   0.008|   -3.298|   0.000|-3969.479|    84.01%|   0:00:01.0| 2876.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_100_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:43 real=0:03:43 mem=2876.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:15:03 real=0:15:02 mem=2876.5M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.008|    0.000|
|reg2reg   |-3.298|-3969.479|
|HEPG      |-3.298|-3969.479|
|All Paths |-3.298|-3969.479|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.298 TNS Slack -3969.479 Density 84.01
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:26:42.8/2:26:46.2 (1.0), mem = 2876.5M
(I,S,L,T): WC_VIEW: 209.352, 105.771, 2.93245, 318.055
Reclaim Optimization WNS Slack -3.298  TNS Slack -3969.479 Density 84.01
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    84.01%|        -|  -3.298|-3969.479|   0:00:00.0| 2876.5M|
|    83.94%|      171|  -3.298|-3969.329|   0:00:11.0| 2876.5M|
|    83.23%|     3064|  -3.280|-3967.649|   0:00:38.0| 2876.5M|
|    83.22%|       62|  -3.280|-3967.649|   0:00:02.0| 2876.5M|
|    83.22%|        3|  -3.280|-3967.649|   0:00:01.0| 2876.5M|
|    83.22%|        0|  -3.280|-3967.649|   0:00:01.0| 2876.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.280  TNS Slack -3967.649 Density 83.22
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 901 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:55.6) (real = 0:00:56.0) **
(I,S,L,T): WC_VIEW: 207.982, 104.7, 2.89122, 315.573
*** AreaOpt [finish] : cpu/real = 0:00:56.0/0:00:55.9 (1.0), totSession cpu/real = 2:27:38.8/2:27:42.1 (1.0), mem = 2876.5M
End: Area Reclaim Optimization (cpu=0:00:56, real=0:00:56, mem=2765.49M, totSessionCpu=2:27:39).
*** Starting refinePlace (2:27:40 mem=2765.5M) ***
Total net bbox length = 1.351e+06 (6.122e+05 7.389e+05) (ext = 4.695e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 72458 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 42302 insts, mean move: 2.72 um, max move: 51.20 um
	Max move on inst (FE_RC_9523_0): (430.00, 311.40) --> (456.00, 336.60)
	Runtime: CPU: 0:00:21.6 REAL: 0:00:22.0 MEM: 2994.6MB
Move report: Detail placement moves 27912 insts, mean move: 0.71 um, max move: 6.40 um
	Max move on inst (U8013): (358.00, 18.00) --> (360.80, 21.60)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2994.6MB
Summary Report:
Instances move: 42613 (out of 72458 movable)
Instances flipped: 71
Mean displacement: 2.86 um
Max displacement: 51.40 um (Instance: FE_RC_9523_0) (430, 311.4) -> (456.2, 336.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.352e+06 (6.140e+05 7.379e+05) (ext = 4.690e+04)
Runtime: CPU: 0:00:23.6 REAL: 0:00:24.0 MEM: 2994.6MB
*** Finished refinePlace (2:28:03 mem=2994.6M) ***
Finished re-routing un-routed nets (0:00:00.3 2994.6M)


Density : 0.8322
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:28.1 real=0:00:28.0 mem=2994.6M) ***
** GigaOpt Optimizer WNS Slack -3.305 TNS Slack -3970.691 Density 83.22
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.002|   -0.003|
|reg2reg   |-3.305|-3970.688|
|HEPG      |-3.305|-3970.688|
|All Paths |-3.305|-3970.691|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.305|   -3.305|-3970.688|-3970.691|    83.22%|   0:00:00.0| 2994.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_9_/D  |
|  -3.292|   -3.292|-3969.964|-3969.967|    83.22%|   0:00:28.0| 2992.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.289|   -3.289|-3969.525|-3969.528|    83.22%|   0:00:54.0| 3009.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.289|   -3.289|-3969.350|-3969.353|    83.22%|   0:00:24.0| 3009.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.285|   -3.285|-3969.083|-3969.086|    83.26%|   0:00:02.0| 3009.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.285|   -3.285|-3968.893|-3968.896|    83.25%|   0:00:32.0| 3009.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.285|   -3.285|-3968.890|-3968.893|    83.25%|   0:00:00.0| 3009.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.284|   -3.284|-3968.837|-3968.840|    83.29%|   0:00:02.0| 3009.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.285|   -3.285|-3968.635|-3968.637|    83.29%|   0:00:31.0| 3009.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.280|   -3.280|-3968.302|-3968.305|    83.32%|   0:00:02.0| 3009.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.280|   -3.280|-3968.281|-3968.284|    83.32%|   0:00:20.0| 3007.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.278|   -3.278|-3967.900|-3967.903|    83.38%|   0:00:10.0| 3007.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.278|   -3.278|-3967.773|-3967.776|    83.38%|   0:00:10.0| 3007.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.275|   -3.275|-3967.685|-3967.688|    83.42%|   0:00:13.0| 3026.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.276|   -3.276|-3967.588|-3967.591|    83.41%|   0:01:09.0| 3019.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.276|   -3.276|-3967.587|-3967.590|    83.41%|   0:00:03.0| 3019.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.277|   -3.277|-3967.471|-3967.474|    83.45%|   0:00:13.0| 3019.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.276|   -3.276|-3967.486|-3967.489|    83.48%|   0:00:09.0| 3019.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.275|   -3.275|-3967.452|-3967.455|    83.49%|   0:00:04.0| 3019.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_8_/D  |
|  -3.274|   -3.274|-3967.388|-3967.391|    83.49%|   0:00:01.0| 3019.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.273|   -3.273|-3967.256|-3967.259|    83.52%|   0:00:20.0| 3019.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.273|   -3.273|-3967.250|-3967.253|    83.52%|   0:00:01.0| 3019.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_140_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -3.283|   -3.283|-3968.134|-3968.246|    84.04%|   0:00:55.0| 3012.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.283|   -3.283|-3968.134|-3968.246|    84.04%|   0:00:00.0| 3012.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:43 real=0:06:43 mem=3012.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.109|   -3.283|  -0.112|-3968.246|    84.04%|   0:00:00.0| 3012.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_38_/D        |
|   0.001|   -3.283|   0.000|-3968.134|    84.05%|   0:00:06.0| 3012.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_100_/D       |
|   0.002|   -3.283|   0.000|-3968.134|    84.05%|   0:00:12.0| 3006.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_140_/D       |
|   0.004|   -3.283|   0.000|-3968.134|    84.07%|   0:00:02.0| 3006.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_126_/D       |
|   0.007|   -3.283|   0.000|-3968.134|    84.09%|   0:00:23.0| 3012.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_130_/D       |
|   0.007|   -3.283|   0.000|-3968.134|    84.11%|   0:00:17.0| 3031.9M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_123_/D       |
|   0.012|   -3.283|   0.000|-3968.134|    84.12%|   0:00:01.0| 3031.9M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_134_/D       |
|   0.013|   -3.283|   0.000|-3968.125|    84.13%|   0:00:29.0| 3051.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_82_/D        |
|   0.013|   -3.283|   0.000|-3968.125|    84.15%|   0:00:17.0| 3051.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_82_/D        |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_145_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_154_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|   0.013|   -3.283|   0.000|-3968.125|    84.21%|   0:00:08.0| 3051.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_82_/D        |
|   0.013|   -3.283|   0.000|-3968.125|    84.21%|   0:00:01.0| 3051.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_82_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:56 real=0:01:56 mem=3051.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:39 real=0:08:39 mem=3051.0M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.013|    0.000|
|reg2reg   |-3.283|-3968.125|
|HEPG      |-3.283|-3968.125|
|All Paths |-3.283|-3968.125|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.283 TNS Slack -3968.125 Density 84.21
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:36:47.9/2:36:50.6 (1.0), mem = 3051.0M
(I,S,L,T): WC_VIEW: 210.117, 106.674, 2.93935, 319.73
Reclaim Optimization WNS Slack -3.283  TNS Slack -3968.125 Density 84.21
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    84.21%|        -|  -3.283|-3968.125|   0:00:00.0| 3051.0M|
|    84.16%|      114|  -3.283|-3968.163|   0:00:10.0| 3051.0M|
|    83.55%|     2678|  -3.266|-3966.448|   0:00:35.0| 3051.0M|
|    83.54%|       39|  -3.266|-3966.448|   0:00:02.0| 3051.0M|
|    83.54%|        0|  -3.266|-3966.448|   0:00:01.0| 3051.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.266  TNS Slack -3966.448 Density 83.54
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 904 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:51.1) (real = 0:00:51.0) **
(I,S,L,T): WC_VIEW: 208.882, 105.673, 2.90622, 317.462
*** AreaOpt [finish] : cpu/real = 0:00:51.6/0:00:51.6 (1.0), totSession cpu/real = 2:37:39.5/2:37:42.1 (1.0), mem = 3051.0M
End: Area Reclaim Optimization (cpu=0:00:52, real=0:00:51, mem=2862.99M, totSessionCpu=2:37:40).
*** Starting refinePlace (2:37:40 mem=2863.0M) ***
Total net bbox length = 1.354e+06 (6.146e+05 7.390e+05) (ext = 4.690e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 72508 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 49115 insts, mean move: 3.18 um, max move: 51.00 um
	Max move on inst (FE_RC_9471_0): (470.60, 178.20) --> (496.40, 203.40)
	Runtime: CPU: 0:00:27.5 REAL: 0:00:28.0 MEM: 3092.4MB
Move report: Detail placement moves 29581 insts, mean move: 0.68 um, max move: 6.00 um
	Max move on inst (FE_RC_6585_0): (509.40, 108.00) --> (507.00, 111.60)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3092.4MB
Summary Report:
Instances move: 49473 (out of 72508 movable)
Instances flipped: 65
Mean displacement: 3.28 um
Max displacement: 51.00 um (Instance: FE_RC_9471_0) (470.6, 178.2) -> (496.4, 203.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.356e+06 (6.182e+05 7.373e+05) (ext = 4.683e+04)
Runtime: CPU: 0:00:29.6 REAL: 0:00:30.0 MEM: 3092.4MB
*** Finished refinePlace (2:38:10 mem=3092.4M) ***
Finished re-routing un-routed nets (0:00:00.4 3092.4M)


Density : 0.8354
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:36.2 real=0:00:37.0 mem=3092.4M) ***
** GigaOpt Optimizer WNS Slack -3.297 TNS Slack -3976.282 Density 83.54
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 7
OptDebug: Start of Optimizer WNS Pass 7:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.008|   -0.021|
|reg2reg   |-3.297|-3976.262|
|HEPG      |-3.297|-3976.262|
|All Paths |-3.297|-3976.282|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.297|   -3.297|-3976.262|-3976.282|    83.54%|   0:00:01.0| 3092.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_7_/D  |
|  -3.286|   -3.286|-3975.558|-3975.579|    83.54%|   0:00:24.0| 3092.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_18_/D |
|  -3.285|   -3.285|-3975.369|-3975.390|    83.54%|   0:00:55.0| 3092.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_18_/D |
|  -3.285|   -3.285|-3975.305|-3975.326|    83.54%|   0:00:02.0| 3092.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_18_/D |
|  -3.285|   -3.285|-3975.229|-3975.250|    83.56%|   0:00:01.0| 3092.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_16_/D |
|  -3.280|   -3.280|-3975.358|-3975.379|    83.57%|   0:00:01.0| 3092.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.277|   -3.277|-3974.769|-3974.789|    83.57%|   0:01:05.0| 3092.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_1_/D  |
|  -3.277|   -3.277|-3974.604|-3974.625|    83.57%|   0:00:50.0| 3090.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.277|   -3.277|-3974.562|-3974.583|    83.62%|   0:00:23.0| 3090.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.278|   -3.278|-3974.476|-3974.496|    83.67%|   0:00:16.0| 3090.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_6_/D  |
|  -3.274|   -3.274|-3974.337|-3974.357|    83.68%|   0:00:12.0| 3085.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.274|   -3.274|-3974.225|-3974.245|    83.68%|   0:01:13.0| 3085.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.273|   -3.273|-3974.164|-3974.184|    83.68%|   0:00:06.0| 3085.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.273|   -3.273|-3974.162|-3974.182|    83.68%|   0:00:04.0| 3079.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.272|   -3.272|-3974.116|-3974.137|    83.76%|   0:00:20.0| 3069.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.272|   -3.272|-3974.099|-3974.120|    83.76%|   0:00:30.0| 3069.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.272|   -3.272|-3974.088|-3974.108|    83.76%|   0:00:03.0| 3069.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.273|   -3.273|-3973.920|-3973.940|    83.80%|   0:00:08.0| 3069.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.273|   -3.273|-3973.844|-3973.864|    83.82%|   0:00:09.0| 3062.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.273|   -3.273|-3973.807|-3973.828|    83.82%|   0:00:01.0| 3062.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_142_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_146_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_psum_mem_instance_Q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -3.284|   -3.284|-3974.556|-3974.675|    84.33%|   0:04:32.0| 3062.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:17 real=0:11:16 mem=3062.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.099|   -3.284|  -0.119|-3974.675|    84.33%|   0:00:00.0| 3062.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_18_/D        |
|   0.002|   -3.284|   0.000|-3974.556|    84.34%|   0:00:12.0| 3062.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_130_/D       |
|   0.003|   -3.284|   0.000|-3974.556|    84.35%|   0:00:05.0| 3062.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_130_/D       |
|   0.005|   -3.284|   0.000|-3974.557|    84.35%|   0:00:08.0| 3081.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_130_/D       |
|   0.006|   -3.284|   0.000|-3974.557|    84.35%|   0:00:06.0| 3081.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_130_/D       |
|   0.008|   -3.284|   0.000|-3974.557|    84.36%|   0:00:11.0| 3081.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_140_/D       |
|   0.009|   -3.284|   0.000|-3974.557|    84.38%|   0:00:17.0| 3100.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_113_/D       |
|   0.012|   -3.284|   0.000|-3974.557|    84.38%|   0:00:01.0| 3100.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_113_/D       |
|   0.018|   -3.284|   0.000|-3974.559|    84.40%|   0:00:02.0| 3100.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_136_/D       |
|   0.018|   -3.284|   0.000|-3974.559|    84.40%|   0:00:00.0| 3100.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_136_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:02 real=0:01:02 mem=3100.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:12:19 real=0:12:19 mem=3100.6M) ***
OptDebug: End of Optimizer WNS Pass 7:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.018|    0.000|
|reg2reg   |-3.284|-3974.559|
|HEPG      |-3.284|-3974.559|
|All Paths |-3.284|-3974.559|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.284 TNS Slack -3974.559 Density 84.40
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:50:37.2/2:50:38.7 (1.0), mem = 3100.6M
(I,S,L,T): WC_VIEW: 210.41, 107.802, 2.94282, 321.155
Reclaim Optimization WNS Slack -3.284  TNS Slack -3974.559 Density 84.40
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    84.40%|        -|  -3.284|-3974.559|   0:00:00.0| 3100.6M|
|    84.35%|      119|  -3.284|-3974.549|   0:00:10.0| 3100.6M|
|    83.80%|     2559|  -3.262|-3971.902|   0:00:38.0| 3100.6M|
|    83.80%|       21|  -3.262|-3971.887|   0:00:01.0| 3100.6M|
|    83.80%|        0|  -3.262|-3971.887|   0:00:01.0| 3100.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.262  TNS Slack -3971.887 Density 83.80
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 909 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:53.1) (real = 0:00:53.0) **
(I,S,L,T): WC_VIEW: 209.118, 106.768, 2.91258, 318.798
*** AreaOpt [finish] : cpu/real = 0:00:53.6/0:00:53.5 (1.0), totSession cpu/real = 2:51:30.7/2:51:32.2 (1.0), mem = 3100.6M
End: Area Reclaim Optimization (cpu=0:00:54, real=0:00:53, mem=2991.65M, totSessionCpu=2:51:31).
*** Starting refinePlace (2:51:32 mem=2991.6M) ***
Total net bbox length = 1.359e+06 (6.200e+05 7.392e+05) (ext = 4.683e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 72898 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 44888 insts, mean move: 2.36 um, max move: 34.60 um
	Max move on inst (FE_RC_10568_0): (543.40, 43.20) --> (563.60, 57.60)
	Runtime: CPU: 0:00:22.1 REAL: 0:00:23.0 MEM: 3229.0MB
Move report: Detail placement moves 33932 insts, mean move: 1.17 um, max move: 9.00 um
	Max move on inst (FE_RC_10103_0): (580.80, 104.40) --> (589.80, 104.40)
	Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 3229.0MB
Summary Report:
Instances move: 47061 (out of 72898 movable)
Instances flipped: 3805
Mean displacement: 2.64 um
Max displacement: 42.80 um (Instance: FE_RC_10568_0) (543.4, 43.2) -> (570, 59.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.325e+06 (5.864e+05 7.384e+05) (ext = 4.698e+04)
Runtime: CPU: 0:00:32.5 REAL: 0:00:33.0 MEM: 3229.0MB
*** Finished refinePlace (2:52:04 mem=3229.0M) ***
Finished re-routing un-routed nets (0:00:00.3 3229.0M)


Density : 0.8380
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:38.1 real=0:00:39.0 mem=3229.0M) ***
** GigaOpt Optimizer WNS Slack -3.293 TNS Slack -3968.005 Density 83.80
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.293|   -3.293|-3966.791|-3968.005|    83.80%|   0:00:01.0| 3229.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.279|   -3.279|-3967.177|-3968.391|    83.80%|   0:00:39.0| 3229.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.279|   -3.279|-3967.177|-3968.391|    83.80%|   0:00:00.0| 3229.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.5 real=0:00:40.0 mem=3229.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.026|   -3.279|  -1.214|-3968.391|    83.80%|   0:00:00.0| 3229.0M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_105_/E                          |
|  -0.009|   -3.279|  -0.012|-3967.189|    83.80%|   0:00:00.0| 3229.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_128_/D       |
|  -0.000|   -3.279|  -0.000|-3967.177|    83.80%|   0:00:01.0| 3229.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_128_/D       |
|   0.007|   -3.279|   0.000|-3967.177|    83.81%|   0:00:05.0| 3229.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_159_/D       |
|   0.009|   -3.279|   0.000|-3967.177|    83.83%|   0:00:16.0| 3229.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_120_/D       |
|   0.008|   -3.279|   0.000|-3967.177|    83.84%|   0:00:10.0| 3229.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_120_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.7 real=0:00:32.0 mem=3229.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:11 real=0:01:12 mem=3229.0M) ***
*** Starting refinePlace (2:53:23 mem=3229.0M) ***
Total net bbox length = 1.325e+06 (5.868e+05 7.387e+05) (ext = 4.698e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 72929 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3229.0MB
Summary Report:
Instances move: 0 (out of 72929 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.325e+06 (5.868e+05 7.387e+05) (ext = 4.698e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3229.0MB
*** Finished refinePlace (2:53:25 mem=3229.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3229.0M)


Density : 0.8384
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.0 real=0:00:04.0 mem=3229.0M) ***
** GigaOpt Optimizer WNS Slack -3.279 TNS Slack -3967.177 Density 83.84
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.008|    0.000|
|reg2reg   |-3.279|-3967.177|
|HEPG      |-3.279|-3967.177|
|All Paths |-3.279|-3967.177|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 915 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=1:45:38 real=1:45:30 mem=3229.0M) ***

(I,S,L,T): WC_VIEW: 209.14, 106.638, 2.91485, 318.693
*** SetupOpt [finish] : cpu/real = 1:45:49.8/1:45:42.6 (1.0), totSession cpu/real = 2:53:28.0/2:53:29.3 (1.0), mem = 3193.9M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -3.279
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:53:29.1/2:53:30.5 (1.0), mem = 2938.9M
(I,S,L,T): WC_VIEW: 209.14, 106.638, 2.91485, 318.693
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.279 TNS Slack -3967.177 Density 83.84
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.008|    0.000|
|reg2reg   |-3.279|-3967.177|
|HEPG      |-3.279|-3967.177|
|All Paths |-3.279|-3967.177|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.279|   -3.279|-3967.177|-3967.177|    83.84%|   0:00:00.0| 2978.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.276|   -3.276|-3966.684|-3966.684|    83.85%|   0:01:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.276|   -3.276|-3966.493|-3966.493|    83.85%|   0:01:21.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.275|   -3.275|-3966.577|-3966.577|    83.87%|   0:00:05.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.275|   -3.275|-3966.524|-3966.524|    83.87%|   0:00:24.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.275|   -3.275|-3966.453|-3966.453|    83.88%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.275|   -3.275|-3966.327|-3966.327|    83.88%|   0:00:41.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_7_/D  |
|  -3.275|   -3.275|-3966.327|-3966.327|    83.88%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_7_/D  |
|  -3.275|   -3.275|-3966.085|-3966.085|    83.89%|   0:00:05.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_7_/D  |
|  -3.275|   -3.275|-3966.069|-3966.069|    83.90%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_6_/D  |
|  -3.275|   -3.275|-3966.063|-3966.063|    83.90%|   0:00:18.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_6_/D  |
|  -3.275|   -3.275|-3966.025|-3966.025|    83.91%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_6_/D  |
|  -3.275|   -3.275|-3965.895|-3965.895|    83.90%|   0:00:15.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_17_/D |
|  -3.275|   -3.275|-3965.769|-3965.769|    83.91%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_3_/D  |
|  -3.275|   -3.275|-3965.752|-3965.752|    83.91%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_3_/D  |
|  -3.275|   -3.275|-3965.745|-3965.745|    83.91%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_3_/D  |
|  -3.275|   -3.275|-3965.708|-3965.708|    83.91%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
|  -3.275|   -3.275|-3965.669|-3965.669|    83.91%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
|  -3.275|   -3.275|-3965.653|-3965.653|    83.91%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
|  -3.275|   -3.275|-3965.646|-3965.646|    83.91%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
|  -3.275|   -3.275|-3965.520|-3965.520|    83.91%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_9_/D  |
|  -3.275|   -3.275|-3965.510|-3965.510|    83.91%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_9_/D  |
|  -3.275|   -3.275|-3965.508|-3965.508|    83.91%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_9_/D  |
|  -3.275|   -3.275|-3965.502|-3965.502|    83.91%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_11_/D |
|  -3.275|   -3.275|-3964.058|-3964.058|    83.91%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3959.236|-3959.236|    83.91%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3953.673|-3953.673|    83.92%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3943.092|-3943.092|    83.92%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3933.723|-3933.723|    83.92%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3925.180|-3925.180|    83.92%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3915.375|-3915.375|    83.93%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3907.404|-3907.404|    83.93%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3902.981|-3902.981|    83.94%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3898.844|-3898.844|    83.94%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3891.819|-3891.819|    83.94%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3886.274|-3886.274|    83.95%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3880.141|-3880.141|    83.96%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3878.331|-3878.331|    83.96%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3877.774|-3877.774|    83.96%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3871.496|-3871.496|    83.96%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3870.096|-3870.096|    83.96%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -3.275|   -3.275|-3869.256|-3869.256|    83.96%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -3.275|   -3.275|-3866.950|-3866.950|    83.97%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3862.690|-3862.690|    83.97%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -3.275|   -3.275|-3858.352|-3858.352|    83.98%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -3.275|   -3.275|-3857.475|-3857.475|    83.98%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3851.999|-3851.999|    84.00%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3847.614|-3847.614|    84.00%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3846.969|-3846.969|    84.00%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -3.275|   -3.275|-3844.951|-3844.951|    84.00%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3841.924|-3841.924|    84.01%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3839.627|-3839.627|    84.01%|   0:00:05.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3833.234|-3833.234|    84.01%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -3.275|   -3.275|-3827.373|-3827.373|    84.01%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -3.275|   -3.275|-3825.823|-3825.823|    84.02%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -3.275|   -3.275|-3825.693|-3825.693|    84.02%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3822.142|-3822.142|    84.02%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -3.275|   -3.275|-3816.098|-3816.098|    84.03%|   0:00:05.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3815.829|-3815.829|    84.03%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3813.731|-3813.731|    84.03%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -3.275|   -3.275|-3809.198|-3809.198|    84.04%|   0:00:25.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -3.275|   -3.275|-3805.353|-3805.353|    84.05%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -3.275|   -3.275|-3801.474|-3801.474|    84.05%|   0:00:16.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3798.219|-3798.219|    84.06%|   0:00:09.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3794.721|-3794.721|    84.06%|   0:00:18.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3787.784|-3787.784|    84.07%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3785.512|-3785.512|    84.08%|   0:00:24.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3779.859|-3779.859|    84.09%|   0:00:05.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3778.362|-3778.362|    84.09%|   0:00:05.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3777.319|-3777.319|    84.09%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.275|   -3.275|-3775.766|-3775.766|    84.10%|   0:00:18.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3775.361|-3775.361|    84.10%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3774.768|-3774.768|    84.10%|   0:00:10.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3773.181|-3773.181|    84.11%|   0:00:14.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3769.523|-3769.523|    84.12%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3768.859|-3768.859|    84.12%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3768.294|-3768.294|    84.12%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -3.275|   -3.275|-3767.392|-3767.392|    84.12%|   0:00:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3766.288|-3766.288|    84.13%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3765.000|-3765.000|    84.13%|   0:00:09.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -3.275|   -3.275|-3762.499|-3762.499|    84.13%|   0:00:09.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3760.709|-3760.709|    84.13%|   0:00:18.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3759.518|-3759.518|    84.14%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3757.454|-3757.454|    84.14%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3756.098|-3756.098|    84.14%|   0:00:17.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3753.722|-3753.722|    84.15%|   0:00:09.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3751.690|-3751.690|    84.15%|   0:00:16.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3748.058|-3748.058|    84.20%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3746.474|-3746.474|    84.21%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3742.203|-3742.203|    84.22%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3741.242|-3741.242|    84.22%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3740.486|-3740.486|    84.22%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -3.275|   -3.275|-3739.296|-3739.296|    84.23%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3738.380|-3738.380|    84.23%|   0:00:16.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3736.221|-3736.221|    84.24%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -3.275|   -3.275|-3735.720|-3735.720|    84.24%|   0:00:15.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3734.543|-3734.543|    84.24%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3733.445|-3733.445|    84.25%|   0:00:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3733.436|-3733.436|    84.25%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3728.828|-3728.828|    84.31%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -3.275|   -3.275|-3723.652|-3723.652|    84.32%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -3.275|   -3.275|-3722.513|-3722.513|    84.33%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -3.275|   -3.275|-3721.631|-3721.631|    84.33%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -3.275|   -3.275|-3719.428|-3719.428|    84.33%|   0:00:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3719.045|-3719.045|    84.33%|   0:00:05.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -3.275|   -3.275|-3717.973|-3717.973|    84.34%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -3.275|   -3.275|-3713.912|-3713.912|    84.37%|   0:00:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -3.275|   -3.275|-3710.486|-3710.486|    84.38%|   0:00:20.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -3.275|   -3.275|-3709.183|-3709.183|    84.38%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -3.275|   -3.275|-3708.074|-3708.074|    84.39%|   0:00:10.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3707.476|-3707.476|    84.39%|   0:00:09.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -3.275|   -3.275|-3706.665|-3706.665|    84.40%|   0:00:14.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3705.060|-3705.060|    84.40%|   0:00:16.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3704.041|-3704.041|    84.40%|   0:00:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3701.881|-3701.881|    84.40%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3701.572|-3701.572|    84.41%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -3.275|   -3.275|-3699.302|-3699.302|    84.41%|   0:00:10.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3697.093|-3697.093|    84.42%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -3.275|   -3.275|-3693.514|-3693.514|    84.43%|   0:00:17.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -3.275|   -3.275|-3691.987|-3691.987|    84.44%|   0:00:13.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3690.934|-3690.934|    84.44%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3688.708|-3688.708|    84.44%|   0:00:12.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -3.275|   -3.275|-3687.497|-3687.497|    84.44%|   0:00:12.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -3.275|   -3.275|-3686.144|-3686.144|    84.45%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -3.275|   -3.275|-3684.413|-3684.413|    84.46%|   0:00:21.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3683.217|-3683.217|    84.46%|   0:00:05.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3680.798|-3680.798|    84.47%|   0:00:18.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3679.741|-3679.741|    84.47%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3678.432|-3678.432|    84.47%|   0:00:19.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -3.275|   -3.275|-3678.413|-3678.413|    84.47%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -3.275|   -3.275|-3677.901|-3677.901|    84.48%|   0:00:16.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -3.275|   -3.275|-3675.212|-3675.212|    84.53%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3672.179|-3672.179|    84.54%|   0:00:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3670.352|-3670.352|    84.54%|   0:00:12.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3669.979|-3669.979|    84.54%|   0:00:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3669.311|-3669.311|    84.55%|   0:00:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3667.322|-3667.322|    84.55%|   0:00:13.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3666.494|-3666.494|    84.55%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3665.523|-3665.523|    84.55%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -3.275|   -3.275|-3663.158|-3663.158|    84.56%|   0:00:20.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -3.275|   -3.275|-3661.411|-3661.411|    84.60%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3658.663|-3658.663|    84.61%|   0:00:05.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3657.854|-3657.854|    84.61%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3657.220|-3657.220|    84.62%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3656.450|-3656.450|    84.62%|   0:00:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3655.608|-3655.608|    84.62%|   0:00:10.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3655.250|-3655.250|    84.62%|   0:00:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3654.953|-3654.953|    84.62%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3653.379|-3653.379|    84.63%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3652.595|-3652.595|    84.63%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3651.448|-3651.448|    84.63%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3649.635|-3649.635|    84.63%|   0:00:09.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3649.535|-3649.535|    84.64%|   0:00:10.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3646.494|-3646.494|    84.67%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3645.788|-3645.788|    84.67%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3644.792|-3644.792|    84.68%|   0:00:14.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3644.294|-3644.294|    84.68%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3644.042|-3644.042|    84.68%|   0:00:17.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3643.728|-3643.728|    84.68%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3643.298|-3643.298|    84.69%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3643.167|-3643.167|    84.69%|   0:00:10.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3642.646|-3642.646|    84.69%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3642.518|-3642.518|    84.69%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3640.466|-3640.466|    84.73%|   0:00:05.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3639.356|-3639.356|    84.74%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3636.891|-3636.891|    84.74%|   0:00:14.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.275|   -3.275|-3635.145|-3635.145|    84.75%|   0:00:09.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3633.828|-3633.828|    84.75%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3633.679|-3633.679|    84.75%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3632.271|-3632.271|    84.75%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3631.545|-3631.545|    84.78%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3631.362|-3631.362|    84.78%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3630.945|-3630.945|    84.78%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3630.108|-3630.108|    84.82%|   0:00:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3629.974|-3629.974|    84.82%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3629.868|-3629.868|    84.82%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3629.136|-3629.136|    84.82%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3627.782|-3627.782|    84.83%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3626.046|-3626.046|    84.83%|   0:00:09.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.275|   -3.275|-3625.450|-3625.450|    84.83%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -3.275|   -3.275|-3624.760|-3624.760|    84.83%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.275|   -3.275|-3624.646|-3624.646|    84.84%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.275|   -3.275|-3623.793|-3623.793|    84.84%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.275|   -3.275|-3623.341|-3623.341|    84.84%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.275|   -3.275|-3622.178|-3622.178|    84.84%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.275|   -3.275|-3621.467|-3621.467|    84.84%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -3.275|   -3.275|-3619.129|-3619.129|    84.84%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -3.275|   -3.275|-3619.082|-3619.082|    84.84%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -3.275|   -3.275|-3617.985|-3617.985|    84.86%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -3.275|   -3.275|-3617.725|-3617.725|    84.86%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -3.275|   -3.275|-3617.355|-3617.355|    84.86%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -3.275|   -3.275|-3617.056|-3617.056|    84.86%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -3.275|   -3.275|-3616.192|-3616.192|    84.88%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -3.275|   -3.275|-3616.037|-3616.037|    84.88%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -3.275|   -3.275|-3615.324|-3615.324|    84.89%|   0:00:16.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.275|   -3.275|-3613.417|-3613.417|    84.89%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.275|   -3.275|-3610.404|-3610.404|    84.90%|   0:00:12.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -3.275|   -3.275|-3608.218|-3608.218|    84.91%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3607.933|-3607.933|    84.91%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -3.275|   -3.275|-3607.672|-3607.672|    84.91%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -3.275|   -3.275|-3606.004|-3606.004|    84.91%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3605.858|-3605.858|    84.91%|   0:00:05.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3605.762|-3605.762|    84.91%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3605.722|-3605.722|    84.91%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3604.687|-3604.687|    84.92%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3603.879|-3603.879|    84.93%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -3.275|   -3.275|-3603.090|-3603.090|    84.93%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3602.850|-3602.850|    84.93%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3602.494|-3602.494|    84.94%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3602.482|-3602.482|    84.94%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3601.677|-3601.677|    84.98%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3601.379|-3601.379|    84.98%|   0:00:10.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3600.664|-3600.664|    85.00%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -3.275|   -3.275|-3600.024|-3600.024|    85.00%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3598.916|-3598.916|    85.00%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3597.930|-3597.930|    85.03%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3595.731|-3595.731|    85.03%|   0:00:09.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3593.994|-3593.994|    85.04%|   0:00:15.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3593.457|-3593.457|    85.04%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3593.348|-3593.348|    85.04%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3592.533|-3592.533|    85.06%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3592.491|-3592.491|    85.06%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3591.515|-3591.515|    85.09%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3590.367|-3590.367|    85.09%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3590.171|-3590.171|    85.10%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.275|   -3.275|-3589.833|-3589.833|    85.10%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.275|   -3.275|-3588.905|-3588.905|    85.10%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3588.593|-3588.593|    85.10%|   0:00:11.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3588.502|-3588.502|    85.10%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3588.476|-3588.476|    85.10%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3585.930|-3585.930|    85.13%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3584.676|-3584.676|    85.13%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3583.219|-3583.219|    85.16%|   0:00:03.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3582.561|-3582.561|    85.16%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3582.152|-3582.152|    85.17%|   0:00:07.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3581.589|-3581.589|    85.21%|   0:00:06.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3581.467|-3581.467|    85.21%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3581.367|-3581.367|    85.21%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3580.670|-3580.670|    85.21%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -3.275|   -3.275|-3578.562|-3578.562|    85.21%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3578.227|-3578.227|    85.21%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3578.114|-3578.114|    85.21%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3577.946|-3577.946|    85.21%|   0:00:02.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3576.860|-3576.860|    85.22%|   0:00:01.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3576.810|-3576.810|    85.22%|   0:00:10.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3575.904|-3575.904|    85.22%|   0:00:04.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3575.150|-3575.150|    85.22%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -3.275|   -3.275|-3574.316|-3574.316|    85.22%|   0:00:08.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3573.181|-3573.181|    85.23%|   0:00:12.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3573.074|-3573.074|    85.23%|   0:00:00.0| 3035.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3572.641|-3572.641|    85.26%|   0:00:09.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3572.166|-3572.166|    85.26%|   0:00:14.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3571.540|-3571.540|    85.27%|   0:00:13.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3570.463|-3570.463|    85.27%|   0:00:10.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3569.722|-3569.722|    85.29%|   0:00:09.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3568.401|-3568.401|    85.29%|   0:00:11.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3568.391|-3568.391|    85.29%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3567.862|-3567.862|    85.33%|   0:00:04.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3567.621|-3567.621|    85.33%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3567.358|-3567.358|    85.33%|   0:00:07.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3566.550|-3566.550|    85.35%|   0:00:04.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3566.034|-3566.034|    85.35%|   0:00:04.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3565.719|-3565.719|    85.36%|   0:00:08.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3565.401|-3565.401|    85.36%|   0:00:19.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3563.875|-3563.875|    85.44%|   0:00:07.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3563.823|-3563.823|    85.44%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3563.298|-3563.298|    85.44%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3562.665|-3562.665|    85.46%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3561.180|-3561.180|    85.46%|   0:00:20.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3561.115|-3561.115|    85.46%|   0:00:09.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3560.918|-3560.918|    85.47%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3559.674|-3559.674|    85.47%|   0:00:05.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3559.629|-3559.629|    85.47%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3559.266|-3559.266|    85.49%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3559.098|-3559.098|    85.50%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3558.530|-3558.530|    85.50%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3558.292|-3558.292|    85.51%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3558.202|-3558.202|    85.51%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.275|   -3.275|-3557.069|-3557.069|    85.51%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.275|   -3.275|-3557.067|-3557.067|    85.51%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.275|   -3.275|-3557.037|-3557.037|    85.51%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.275|   -3.275|-3556.533|-3556.533|    85.53%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.275|   -3.275|-3556.317|-3556.317|    85.54%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.275|   -3.275|-3555.949|-3555.949|    85.54%|   0:00:15.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.275|   -3.275|-3555.455|-3555.455|    85.58%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.275|   -3.275|-3554.379|-3554.379|    85.59%|   0:00:04.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.275|   -3.275|-3553.322|-3553.322|    85.59%|   0:00:13.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -3.275|   -3.275|-3553.141|-3553.141|    85.59%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.275|   -3.275|-3552.909|-3552.909|    85.59%|   0:00:06.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.275|   -3.275|-3552.036|-3552.036|    85.59%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.275|   -3.275|-3551.457|-3551.457|    85.60%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -3.275|   -3.275|-3551.067|-3551.067|    85.60%|   0:00:13.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.275|   -3.275|-3550.347|-3550.347|    85.62%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.275|   -3.275|-3550.321|-3550.321|    85.63%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.275|   -3.275|-3550.119|-3550.119|    85.63%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.275|   -3.275|-3550.106|-3550.106|    85.63%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.275|   -3.275|-3549.939|-3549.939|    85.63%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_21_/D         |
|  -3.275|   -3.275|-3549.747|-3549.747|    85.63%|   0:00:08.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3548.964|-3548.964|    85.63%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3548.711|-3548.711|    85.63%|   0:00:07.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3548.618|-3548.618|    85.63%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3548.305|-3548.305|    85.65%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -3.275|   -3.275|-3546.172|-3546.172|    85.65%|   0:00:05.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3545.736|-3545.736|    85.65%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3545.576|-3545.576|    85.65%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3544.847|-3544.847|    85.65%|   0:00:06.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3544.337|-3544.337|    85.65%|   0:00:10.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3543.635|-3543.635|    85.65%|   0:00:07.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3542.542|-3542.542|    85.66%|   0:00:18.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3542.367|-3542.367|    85.66%|   0:00:22.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3541.609|-3541.609|    85.66%|   0:00:05.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3541.332|-3541.332|    85.66%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3540.893|-3540.893|    85.66%|   0:00:06.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3540.849|-3540.849|    85.66%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3539.953|-3539.953|    85.67%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3539.443|-3539.443|    85.67%|   0:00:07.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3539.395|-3539.395|    85.68%|   0:00:12.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3538.552|-3538.552|    85.68%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3538.288|-3538.288|    85.68%|   0:00:10.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3537.104|-3537.104|    85.70%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3536.198|-3536.198|    85.70%|   0:00:06.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3535.628|-3535.628|    85.70%|   0:00:06.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3534.890|-3534.890|    85.70%|   0:00:12.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3534.430|-3534.430|    85.70%|   0:00:12.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3533.696|-3533.696|    85.71%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3533.502|-3533.502|    85.71%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3533.348|-3533.348|    85.72%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3532.309|-3532.309|    85.72%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3531.228|-3531.228|    85.72%|   0:00:15.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3530.759|-3530.759|    85.72%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3529.907|-3529.907|    85.73%|   0:00:16.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3529.707|-3529.707|    85.73%|   0:00:07.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3529.558|-3529.558|    85.73%|   0:00:09.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3529.299|-3529.299|    85.73%|   0:00:14.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3528.226|-3528.226|    85.73%|   0:00:22.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3528.110|-3528.110|    85.73%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3527.514|-3527.514|    85.78%|   0:00:11.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3527.402|-3527.402|    85.78%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3526.666|-3526.666|    85.78%|   0:00:11.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3526.362|-3526.362|    85.78%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3525.858|-3525.858|    85.78%|   0:00:11.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3525.606|-3525.606|    85.82%|   0:00:04.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3525.386|-3525.386|    85.83%|   0:00:09.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3524.892|-3524.892|    85.83%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3524.210|-3524.210|    85.83%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3523.955|-3523.955|    85.83%|   0:00:04.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3523.937|-3523.937|    85.83%|   0:00:08.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3523.560|-3523.560|    85.85%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3523.353|-3523.353|    85.85%|   0:00:06.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3522.847|-3522.847|    85.87%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3522.656|-3522.656|    85.88%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3522.086|-3522.086|    85.88%|   0:00:14.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3522.079|-3522.079|    85.88%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3521.649|-3521.649|    85.90%|   0:00:04.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3521.494|-3521.494|    85.90%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3521.238|-3521.238|    85.91%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.275|   -3.275|-3520.535|-3520.535|    85.91%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -3.275|   -3.275|-3520.418|-3520.418|    85.91%|   0:00:04.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -3.275|   -3.275|-3520.285|-3520.285|    85.91%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -3.275|   -3.275|-3519.664|-3519.664|    85.92%|   0:00:05.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3519.646|-3519.646|    85.92%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3519.321|-3519.321|    85.93%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -3.275|   -3.275|-3518.690|-3518.690|    85.93%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3518.571|-3518.571|    85.93%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3518.569|-3518.569|    85.94%|   0:00:00.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3518.494|-3518.494|    85.94%|   0:00:02.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.275|   -3.275|-3518.220|-3518.220|    85.94%|   0:00:01.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.275|   -3.275|-3518.032|-3518.032|    85.94%|   0:00:03.0| 3016.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -3.275|   -3.275|-3517.553|-3517.553|    85.94%|   0:00:02.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_22_/D         |
|  -3.275|   -3.275|-3517.035|-3517.035|    85.94%|   0:00:02.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -3.275|   -3.275|-3516.708|-3516.708|    85.94%|   0:00:05.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -3.275|   -3.275|-3516.492|-3516.492|    85.94%|   0:00:05.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.275|   -3.275|-3515.892|-3515.892|    85.96%|   0:00:05.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.275|   -3.275|-3515.752|-3515.752|    85.96%|   0:00:02.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.275|   -3.275|-3515.444|-3515.444|    85.96%|   0:00:01.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.275|   -3.275|-3515.011|-3515.011|    85.97%|   0:00:01.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.275|   -3.275|-3514.543|-3514.543|    85.97%|   0:00:03.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -3.275|   -3.275|-3514.411|-3514.411|    85.97%|   0:00:01.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -3.275|   -3.275|-3513.718|-3513.718|    85.97%|   0:00:02.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -3.275|   -3.275|-3512.847|-3512.847|    85.99%|   0:00:01.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -3.275|   -3.275|-3512.719|-3512.719|    85.99%|   0:00:01.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -3.275|   -3.275|-3512.670|-3512.670|    85.99%|   0:00:00.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -3.275|   -3.275|-3511.967|-3511.967|    86.01%|   0:00:05.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -3.275|   -3.275|-3511.716|-3511.716|    86.01%|   0:00:07.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3511.539|-3511.539|    86.01%|   0:00:07.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_22_/D         |
|  -3.275|   -3.275|-3511.167|-3511.167|    86.01%|   0:00:06.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_22_/D         |
|  -3.275|   -3.275|-3510.713|-3510.713|    86.02%|   0:00:00.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3510.592|-3510.592|    86.02%|   0:00:10.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3510.197|-3510.197|    86.03%|   0:00:00.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3510.068|-3510.068|    86.04%|   0:00:01.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3510.062|-3510.062|    86.04%|   0:00:00.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3510.051|-3510.051|    86.04%|   0:00:00.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3509.877|-3509.877|    86.04%|   0:00:01.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_22_/D         |
|  -3.275|   -3.275|-3509.692|-3509.692|    86.04%|   0:00:09.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_22_/D         |
|  -3.275|   -3.275|-3509.635|-3509.635|    86.04%|   0:00:00.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -3.275|   -3.275|-3509.363|-3509.363|    86.04%|   0:00:00.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -3.275|   -3.275|-3509.020|-3509.020|    86.04%|   0:00:01.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_22_/D         |
|  -3.275|   -3.275|-3508.678|-3508.678|    86.04%|   0:00:01.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3507.283|-3507.283|    86.06%|   0:00:05.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3506.799|-3506.799|    86.06%|   0:00:02.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3506.787|-3506.787|    86.07%|   0:00:11.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3506.569|-3506.569|    86.07%|   0:00:03.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3506.419|-3506.419|    86.07%|   0:00:01.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3506.409|-3506.409|    86.07%|   0:00:00.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3506.274|-3506.274|    86.08%|   0:00:01.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3505.672|-3505.672|    86.08%|   0:00:00.0| 3035.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3505.101|-3505.101|    86.08%|   0:00:02.0| 3017.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3505.021|-3505.021|    86.08%|   0:00:01.0| 3017.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3504.964|-3504.964|    86.08%|   0:00:04.0| 3017.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3504.417|-3504.417|    86.10%|   0:00:03.0| 3017.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3503.371|-3503.371|    86.10%|   0:00:04.0| 3017.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3502.997|-3502.997|    86.10%|   0:00:07.0| 3017.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3502.956|-3502.956|    86.12%|   0:00:07.0| 3017.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3502.500|-3502.500|    86.12%|   0:00:00.0| 3017.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3501.908|-3501.908|    86.13%|   0:00:09.0| 3017.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3501.826|-3501.826|    86.13%|   0:00:04.0| 3017.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3501.648|-3501.648|    86.14%|   0:00:01.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3501.589|-3501.589|    86.14%|   0:00:00.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3501.266|-3501.266|    86.14%|   0:00:01.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.275|   -3.275|-3501.087|-3501.087|    86.14%|   0:00:03.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -3.275|   -3.275|-3501.028|-3501.028|    86.14%|   0:00:01.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -3.275|   -3.275|-3500.994|-3500.994|    86.14%|   0:00:00.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -3.275|   -3.275|-3500.959|-3500.959|    86.14%|   0:00:00.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -3.275|   -3.275|-3500.773|-3500.773|    86.14%|   0:00:05.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_20_/D         |
|  -3.275|   -3.275|-3500.750|-3500.750|    86.14%|   0:00:00.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_20_/D         |
|  -3.275|   -3.275|-3500.738|-3500.738|    86.14%|   0:00:01.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_20_/D         |
|  -3.275|   -3.275|-3500.659|-3500.659|    86.15%|   0:00:00.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -3.275|   -3.275|-3500.458|-3500.458|    86.15%|   0:00:01.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -3.275|   -3.275|-3500.200|-3500.200|    86.15%|   0:00:00.0| 3018.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_20_/D         |
|  -3.275|   -3.275|-3500.187|-3500.187|    86.15%|   0:00:01.0| 3019.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_20_/D         |
|  -3.275|   -3.275|-3500.143|-3500.143|    86.15%|   0:00:02.0| 3019.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_20_/D         |
|  -3.275|   -3.275|-3500.022|-3500.022|    86.15%|   0:00:01.0| 3019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -3.275|   -3.275|-3499.863|-3499.863|    86.16%|   0:00:01.0| 3019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -3.275|   -3.275|-3499.707|-3499.707|    86.16%|   0:00:01.0| 3019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -3.275|   -3.275|-3499.410|-3499.410|    86.16%|   0:00:00.0| 3019.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_20_/D         |
|  -3.275|   -3.275|-3499.404|-3499.404|    86.16%|   0:00:02.0| 3019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -3.275|   -3.275|-3499.394|-3499.394|    86.16%|   0:00:00.0| 3019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -3.275|   -3.275|-3498.894|-3498.894|    86.17%|   0:00:02.0| 3019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3498.583|-3498.583|    86.17%|   0:00:01.0| 3019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3497.917|-3497.917|    86.17%|   0:00:01.0| 3019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -3.275|   -3.275|-3497.471|-3497.471|    86.17%|   0:00:04.0| 3019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3496.739|-3496.739|    86.19%|   0:00:03.0| 3019.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3496.309|-3496.309|    86.20%|   0:00:02.0| 3019.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3495.748|-3495.748|    86.20%|   0:00:07.0| 3020.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3495.641|-3495.641|    86.20%|   0:00:03.0| 3021.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -3.275|   -3.275|-3494.999|-3494.999|    86.21%|   0:00:05.0| 3021.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3494.563|-3494.563|    86.23%|   0:00:01.0| 3021.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3494.418|-3494.418|    86.23%|   0:00:00.0| 3021.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3494.067|-3494.067|    86.23%|   0:00:10.0| 3021.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3493.960|-3493.960|    86.23%|   0:00:04.0| 3021.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3493.922|-3493.922|    86.23%|   0:00:01.0| 3022.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3492.737|-3492.737|    86.24%|   0:00:01.0| 3021.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3492.571|-3492.571|    86.24%|   0:00:04.0| 3021.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3492.482|-3492.482|    86.24%|   0:00:01.0| 3021.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3492.056|-3492.056|    86.25%|   0:00:00.0| 3021.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3491.854|-3491.854|    86.25%|   0:00:00.0| 3021.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3491.580|-3491.580|    86.25%|   0:00:11.0| 3021.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3490.996|-3490.996|    86.25%|   0:00:16.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3490.897|-3490.897|    86.25%|   0:00:01.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3490.831|-3490.831|    86.25%|   0:00:00.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3490.254|-3490.254|    86.27%|   0:00:02.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3489.780|-3489.780|    86.27%|   0:00:06.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3489.681|-3489.681|    86.27%|   0:00:02.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3489.656|-3489.656|    86.29%|   0:00:00.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3489.352|-3489.352|    86.29%|   0:00:02.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_19_/D         |
|  -3.275|   -3.275|-3489.089|-3489.089|    86.29%|   0:00:01.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_19_/D         |
|  -3.275|   -3.275|-3489.062|-3489.062|    86.29%|   0:00:00.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -3.275|   -3.275|-3488.761|-3488.761|    86.29%|   0:00:02.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3488.738|-3488.738|    86.30%|   0:00:08.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3488.713|-3488.713|    86.30%|   0:00:00.0| 3024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3488.654|-3488.654|    86.30%|   0:00:01.0| 3025.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3488.637|-3488.637|    86.30%|   0:00:00.0| 3025.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.275|   -3.275|-3487.954|-3487.954|    86.30%|   0:00:01.0| 3025.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3487.510|-3487.510|    86.31%|   0:00:01.0| 3025.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3487.494|-3487.494|    86.31%|   0:00:01.0| 3026.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3487.216|-3487.216|    86.31%|   0:00:04.0| 3026.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3487.100|-3487.100|    86.31%|   0:00:06.0| 3026.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -3.275|   -3.275|-3486.943|-3486.943|    86.31%|   0:00:00.0| 3026.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3486.663|-3486.663|    86.31%|   0:00:12.0| 3026.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3486.400|-3486.400|    86.31%|   0:00:01.0| 3026.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3486.008|-3486.008|    86.31%|   0:00:01.0| 3026.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.275|   -3.275|-3485.936|-3485.936|    86.32%|   0:00:10.0| 3026.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -3.275|   -3.275|-3485.881|-3485.881|    86.32%|   0:00:00.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -3.275|   -3.275|-3485.573|-3485.573|    86.32%|   0:00:01.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -3.275|   -3.275|-3485.573|-3485.573|    86.32%|   0:00:00.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -3.275|   -3.275|-3485.403|-3485.403|    86.33%|   0:00:02.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -3.275|   -3.275|-3485.318|-3485.318|    86.33%|   0:00:00.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -3.275|   -3.275|-3485.316|-3485.316|    86.33%|   0:00:01.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -3.275|   -3.275|-3485.139|-3485.139|    86.33%|   0:00:00.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -3.275|   -3.275|-3484.909|-3484.909|    86.33%|   0:00:00.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -3.275|   -3.275|-3484.796|-3484.796|    86.33%|   0:00:01.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -3.275|   -3.275|-3484.406|-3484.406|    86.33%|   0:00:01.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -3.275|   -3.275|-3484.286|-3484.286|    86.33%|   0:00:00.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -3.275|   -3.275|-3484.149|-3484.149|    86.33%|   0:00:01.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -3.275|   -3.275|-3484.046|-3484.046|    86.34%|   0:00:01.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -3.275|   -3.275|-3483.806|-3483.806|    86.34%|   0:00:02.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -3.275|   -3.275|-3483.651|-3483.651|    86.34%|   0:00:01.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -3.275|   -3.275|-3483.094|-3483.094|    86.34%|   0:00:00.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_17_/D         |
|  -3.275|   -3.275|-3483.063|-3483.063|    86.34%|   0:00:03.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -3.275|   -3.275|-3483.011|-3483.011|    86.34%|   0:00:03.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -3.275|   -3.275|-3482.506|-3482.506|    86.34%|   0:00:02.0| 3028.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -3.275|   -3.275|-3482.152|-3482.152|    86.34%|   0:00:01.0| 3029.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -3.275|   -3.275|-3481.835|-3481.835|    86.35%|   0:00:02.0| 3029.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -3.275|   -3.275|-3481.544|-3481.544|    86.35%|   0:00:05.0| 3029.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -3.275|   -3.275|-3481.428|-3481.428|    86.36%|   0:00:01.0| 3029.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -3.275|   -3.275|-3481.301|-3481.301|    86.36%|   0:00:02.0| 3029.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -3.275|   -3.275|-3481.192|-3481.192|    86.36%|   0:00:04.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -3.275|   -3.275|-3478.744|-3478.744|    86.36%|   0:00:01.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_16_/D         |
|  -3.275|   -3.275|-3478.715|-3478.715|    86.36%|   0:00:00.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_16_/D         |
|  -3.275|   -3.275|-3478.589|-3478.589|    86.36%|   0:00:01.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_16_/D         |
|  -3.275|   -3.275|-3478.563|-3478.563|    86.37%|   0:00:00.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_16_/D         |
|  -3.275|   -3.275|-3478.487|-3478.487|    86.37%|   0:00:01.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -3.275|   -3.275|-3478.190|-3478.190|    86.37%|   0:00:00.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.275|   -3.275|-3477.974|-3477.974|    86.37%|   0:00:00.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -3.275|   -3.275|-3477.823|-3477.823|    86.37%|   0:00:02.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_16_/D         |
|  -3.275|   -3.275|-3477.674|-3477.674|    86.37%|   0:00:01.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_16_/D         |
|  -3.275|   -3.275|-3477.358|-3477.358|    86.37%|   0:00:00.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.275|   -3.275|-3477.226|-3477.226|    86.37%|   0:00:01.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.275|   -3.275|-3477.085|-3477.085|    86.37%|   0:00:00.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.275|   -3.275|-3476.643|-3476.643|    86.37%|   0:00:03.0| 3030.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.275|   -3.275|-3476.178|-3476.178|    86.37%|   0:00:03.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.275|   -3.275|-3476.004|-3476.004|    86.37%|   0:00:02.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.275|   -3.275|-3475.328|-3475.328|    86.37%|   0:00:00.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -3.275|   -3.275|-3475.198|-3475.198|    86.37%|   0:00:00.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -3.275|   -3.275|-3474.775|-3474.775|    86.37%|   0:00:01.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.275|   -3.275|-3474.240|-3474.240|    86.37%|   0:00:01.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.275|   -3.275|-3474.145|-3474.145|    86.37%|   0:00:00.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.275|   -3.275|-3474.119|-3474.119|    86.37%|   0:00:00.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.275|   -3.275|-3473.995|-3473.995|    86.38%|   0:00:00.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.275|   -3.275|-3473.849|-3473.849|    86.38%|   0:00:02.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.275|   -3.275|-3473.522|-3473.522|    86.38%|   0:00:00.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_15_/D         |
|  -3.275|   -3.275|-3473.513|-3473.513|    86.38%|   0:00:01.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -3.275|   -3.275|-3473.327|-3473.327|    86.38%|   0:00:00.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -3.275|   -3.275|-3473.176|-3473.176|    86.38%|   0:00:00.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.275|   -3.275|-3472.987|-3472.987|    86.38%|   0:00:01.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.275|   -3.275|-3472.819|-3472.819|    86.38%|   0:00:00.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.275|   -3.275|-3471.591|-3471.591|    86.38%|   0:00:01.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_14_/D         |
|  -3.275|   -3.275|-3471.575|-3471.575|    86.38%|   0:00:00.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -3.275|   -3.275|-3471.414|-3471.414|    86.38%|   0:00:00.0| 3031.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3470.942|-3470.942|    86.38%|   0:00:00.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -3.275|   -3.275|-3470.742|-3470.742|    86.38%|   0:00:02.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_14_/D         |
|  -3.275|   -3.275|-3470.722|-3470.722|    86.38%|   0:00:03.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_14_/D         |
|  -3.275|   -3.275|-3470.719|-3470.719|    86.38%|   0:00:00.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_14_/D         |
|  -3.275|   -3.275|-3470.620|-3470.620|    86.39%|   0:00:01.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_14_/D         |
|  -3.275|   -3.275|-3470.493|-3470.493|    86.39%|   0:00:01.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -3.275|   -3.275|-3469.090|-3469.090|    86.39%|   0:00:01.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.275|   -3.275|-3469.047|-3469.047|    86.39%|   0:00:00.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.275|   -3.275|-3468.808|-3468.808|    86.39%|   0:00:01.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -3.275|   -3.275|-3468.787|-3468.787|    86.39%|   0:00:04.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -3.275|   -3.275|-3468.496|-3468.496|    86.39%|   0:00:00.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -3.275|   -3.275|-3468.417|-3468.417|    86.39%|   0:00:02.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -3.275|   -3.275|-3468.389|-3468.389|    86.40%|   0:00:07.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.275|   -3.275|-3468.300|-3468.300|    86.40%|   0:00:04.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.275|   -3.275|-3467.786|-3467.786|    86.40%|   0:00:00.0| 3032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -3.275|   -3.275|-3467.682|-3467.682|    86.40%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -3.275|   -3.275|-3466.429|-3466.429|    86.41%|   0:00:02.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3466.235|-3466.235|    86.41%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3465.754|-3465.754|    86.41%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3465.704|-3465.704|    86.41%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3465.660|-3465.660|    86.41%|   0:00:04.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3465.644|-3465.644|    86.41%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3465.580|-3465.580|    86.42%|   0:00:06.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3464.388|-3464.388|    86.42%|   0:00:02.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3464.210|-3464.210|    86.42%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3464.050|-3464.050|    86.43%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3463.708|-3463.708|    86.43%|   0:00:02.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3463.432|-3463.432|    86.43%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3463.402|-3463.402|    86.43%|   0:00:02.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3463.385|-3463.385|    86.44%|   0:00:04.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -3.275|   -3.275|-3463.263|-3463.263|    86.44%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3462.617|-3462.617|    86.44%|   0:00:06.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -3.275|   -3.275|-3462.442|-3462.442|    86.44%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3462.300|-3462.300|    86.45%|   0:00:08.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.275|   -3.275|-3461.890|-3461.890|    86.45%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -3.275|   -3.275|-3461.270|-3461.270|    86.45%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -3.275|   -3.275|-3461.045|-3461.045|    86.45%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -3.275|   -3.275|-3461.022|-3461.022|    86.45%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -3.275|   -3.275|-3460.490|-3460.490|    86.45%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3459.393|-3459.393|    86.46%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_12_/D         |
|  -3.275|   -3.275|-3458.515|-3458.515|    86.46%|   0:00:03.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -3.275|   -3.275|-3457.686|-3457.686|    86.46%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -3.275|   -3.275|-3457.452|-3457.452|    86.46%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -3.275|   -3.275|-3457.112|-3457.112|    86.46%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_12_/D         |
|  -3.275|   -3.275|-3456.760|-3456.760|    86.47%|   0:00:02.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_12_/D         |
|  -3.275|   -3.275|-3456.504|-3456.504|    86.47%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_12_/D         |
|  -3.275|   -3.275|-3456.421|-3456.421|    86.47%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_12_/D         |
|  -3.275|   -3.275|-3456.187|-3456.187|    86.47%|   0:00:03.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_12_/D         |
|  -3.275|   -3.275|-3456.137|-3456.137|    86.47%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_12_/D         |
|  -3.275|   -3.275|-3455.329|-3455.329|    86.47%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -3.275|   -3.275|-3455.173|-3455.173|    86.47%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3455.140|-3455.140|    86.47%|   0:00:02.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3454.404|-3454.404|    86.47%|   0:00:01.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3453.921|-3453.921|    86.47%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -3.275|   -3.275|-3452.676|-3452.676|    86.47%|   0:00:00.0| 3033.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3452.590|-3452.590|    86.47%|   0:00:00.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3452.556|-3452.556|    86.47%|   0:00:02.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3452.518|-3452.518|    86.47%|   0:00:02.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3452.499|-3452.499|    86.47%|   0:00:00.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3452.479|-3452.479|    86.47%|   0:00:03.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3452.457|-3452.457|    86.48%|   0:00:02.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3452.326|-3452.326|    86.48%|   0:00:00.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3452.252|-3452.252|    86.48%|   0:00:01.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3452.026|-3452.026|    86.48%|   0:00:08.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3451.779|-3451.779|    86.48%|   0:00:00.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3451.711|-3451.711|    86.48%|   0:00:03.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3451.685|-3451.685|    86.48%|   0:00:01.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.275|   -3.275|-3451.670|-3451.670|    86.48%|   0:00:00.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_11_/D         |
|  -3.275|   -3.275|-3451.560|-3451.560|    86.48%|   0:00:00.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_11_/D         |
|  -3.275|   -3.275|-3451.518|-3451.518|    86.48%|   0:00:01.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_11_/D         |
|  -3.275|   -3.275|-3451.349|-3451.349|    86.48%|   0:00:00.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3451.033|-3451.033|    86.48%|   0:00:00.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3450.766|-3450.766|    86.49%|   0:00:00.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3450.410|-3450.410|    86.49%|   0:00:02.0| 3034.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_10_/D         |
|  -3.275|   -3.275|-3450.270|-3450.270|    86.49%|   0:00:00.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_10_/D         |
|  -3.275|   -3.275|-3450.025|-3450.025|    86.49%|   0:00:00.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_10_/D         |
|  -3.275|   -3.275|-3449.101|-3449.101|    86.49%|   0:00:01.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_10_/D         |
|  -3.275|   -3.275|-3448.907|-3448.907|    86.49%|   0:00:00.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3448.049|-3448.049|    86.49%|   0:00:01.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3447.900|-3447.900|    86.49%|   0:00:00.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3447.737|-3447.737|    86.49%|   0:00:00.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3447.681|-3447.681|    86.50%|   0:00:02.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3447.573|-3447.573|    86.50%|   0:00:01.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -3.275|   -3.275|-3447.226|-3447.226|    86.50%|   0:00:00.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3447.095|-3447.095|    86.50%|   0:00:01.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3447.006|-3447.006|    86.50%|   0:00:00.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -3.275|   -3.275|-3446.766|-3446.766|    86.50%|   0:00:01.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3446.532|-3446.532|    86.50%|   0:00:02.0| 3035.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.275|   -3.275|-3446.344|-3446.344|    86.50%|   0:00:03.0| 3036.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3446.053|-3446.053|    86.50%|   0:00:00.0| 3036.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3445.952|-3445.952|    86.50%|   0:00:02.0| 3036.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3445.918|-3445.918|    86.50%|   0:00:00.0| 3036.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.275|   -3.275|-3445.715|-3445.715|    86.50%|   0:00:02.0| 3036.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3445.630|-3445.630|    86.50%|   0:00:00.0| 3036.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3445.045|-3445.045|    86.50%|   0:00:03.0| 3036.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3445.037|-3445.037|    86.51%|   0:00:00.0| 3036.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3444.755|-3444.755|    86.51%|   0:00:01.0| 3036.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -3.275|   -3.275|-3444.583|-3444.583|    86.51%|   0:00:12.0| 3036.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3444.578|-3444.578|    86.51%|   0:00:00.0| 3036.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3444.373|-3444.373|    86.51%|   0:00:01.0| 3036.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3444.032|-3444.032|    86.51%|   0:00:02.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3443.988|-3443.988|    86.51%|   0:00:00.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3443.951|-3443.951|    86.51%|   0:00:00.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3443.515|-3443.515|    86.51%|   0:00:00.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3443.483|-3443.483|    86.51%|   0:00:00.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3443.316|-3443.316|    86.51%|   0:00:00.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3443.195|-3443.195|    86.51%|   0:00:01.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3443.032|-3443.032|    86.51%|   0:00:01.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3442.799|-3442.799|    86.52%|   0:00:02.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3442.694|-3442.694|    86.52%|   0:00:00.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3442.488|-3442.488|    86.52%|   0:00:00.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3442.470|-3442.470|    86.52%|   0:00:00.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.275|   -3.275|-3442.312|-3442.312|    86.52%|   0:00:02.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3442.242|-3442.242|    86.52%|   0:00:04.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.275|   -3.275|-3442.007|-3442.007|    86.52%|   0:00:01.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.275|   -3.275|-3441.995|-3441.995|    86.52%|   0:00:01.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3441.623|-3441.623|    86.52%|   0:00:00.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -3.275|   -3.275|-3441.328|-3441.328|    86.52%|   0:00:00.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.275|   -3.275|-3441.237|-3441.237|    86.52%|   0:00:00.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.275|   -3.275|-3441.116|-3441.116|    86.52%|   0:00:00.0| 3037.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.275|   -3.275|-3440.375|-3440.375|    86.53%|   0:00:01.0| 3038.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3440.023|-3440.023|    86.53%|   0:00:02.0| 3039.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -3.275|   -3.275|-3439.958|-3439.958|    86.53%|   0:00:00.0| 3039.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3439.935|-3439.935|    86.53%|   0:00:01.0| 3039.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3439.906|-3439.906|    86.53%|   0:00:00.0| 3039.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3439.848|-3439.848|    86.53%|   0:00:01.0| 3039.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3439.801|-3439.801|    86.53%|   0:00:00.0| 3039.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3439.621|-3439.621|    86.53%|   0:00:03.0| 3038.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3439.336|-3439.336|    86.53%|   0:00:01.0| 3038.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3439.319|-3439.319|    86.53%|   0:00:00.0| 3038.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3439.102|-3439.102|    86.53%|   0:00:04.0| 3038.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3438.762|-3438.762|    86.54%|   0:00:00.0| 3038.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3438.553|-3438.553|    86.54%|   0:00:01.0| 3038.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3438.508|-3438.508|    86.54%|   0:00:00.0| 3038.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3438.486|-3438.486|    86.54%|   0:00:00.0| 3038.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3438.196|-3438.196|    86.54%|   0:00:01.0| 3038.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -3.275|   -3.275|-3438.093|-3438.093|    86.55%|   0:00:04.0| 3039.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -3.275|   -3.275|-3437.954|-3437.954|    86.56%|   0:00:03.0| 3039.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -3.275|   -3.275|-3437.967|-3437.967|    86.56%|   0:00:03.0| 3039.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_7_/D          |
|  -3.275|   -3.275|-3437.591|-3437.591|    86.56%|   0:00:00.0| 3039.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3437.304|-3437.304|    86.56%|   0:00:00.0| 3039.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.275|   -3.275|-3435.698|-3435.698|    86.56%|   0:00:01.0| 3039.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.275|   -3.275|-3435.642|-3435.642|    86.56%|   0:00:00.0| 3039.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.275|   -3.275|-3434.810|-3434.810|    86.56%|   0:00:00.0| 3039.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.275|   -3.275|-3433.803|-3433.803|    86.56%|   0:00:00.0| 3039.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3432.833|-3432.833|    86.56%|   0:00:01.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3431.922|-3431.922|    86.56%|   0:00:00.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3431.434|-3431.434|    86.56%|   0:00:00.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3430.932|-3430.932|    86.56%|   0:00:01.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.275|   -3.275|-3430.594|-3430.594|    86.56%|   0:00:00.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.275|   -3.275|-3430.418|-3430.418|    86.57%|   0:00:02.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -3.275|   -3.275|-3429.977|-3429.977|    86.57%|   0:00:00.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.275|   -3.275|-3429.476|-3429.476|    86.57%|   0:00:01.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3429.110|-3429.110|    86.57%|   0:00:00.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3428.940|-3428.940|    86.57%|   0:00:02.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3428.889|-3428.889|    86.57%|   0:00:00.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -3.275|   -3.275|-3428.656|-3428.656|    86.57%|   0:00:01.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3428.614|-3428.614|    86.57%|   0:00:00.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3428.265|-3428.265|    86.57%|   0:00:00.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3428.124|-3428.124|    86.57%|   0:00:01.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3427.737|-3427.737|    86.58%|   0:00:00.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3427.487|-3427.487|    86.58%|   0:00:00.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3427.368|-3427.368|    86.58%|   0:00:01.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3427.172|-3427.172|    86.58%|   0:00:00.0| 3041.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.275|   -3.275|-3427.127|-3427.127|    86.58%|   0:00:03.0| 3041.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.275|   -3.275|-3427.076|-3427.076|    86.58%|   0:00:00.0| 3041.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.275|   -3.275|-3426.898|-3426.898|    86.60%|   0:00:02.0| 3041.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -3.275|   -3.275|-3426.677|-3426.677|    86.60%|   0:00:00.0| 3041.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3426.528|-3426.528|    86.60%|   0:00:01.0| 3041.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3426.470|-3426.470|    86.60%|   0:00:02.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3426.408|-3426.408|    86.60%|   0:00:00.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -3.275|   -3.275|-3426.232|-3426.232|    86.60%|   0:00:02.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3426.112|-3426.112|    86.61%|   0:00:00.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3425.903|-3425.903|    86.61%|   0:00:00.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3425.648|-3425.648|    86.61%|   0:00:01.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3425.632|-3425.632|    86.61%|   0:00:00.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3425.596|-3425.596|    86.61%|   0:00:01.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3425.517|-3425.517|    86.61%|   0:00:00.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3425.512|-3425.512|    86.61%|   0:00:00.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.275|   -3.275|-3422.570|-3422.570|    86.61%|   0:00:01.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory13_reg_112_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.275|   -3.275|-3421.656|-3421.656|    86.61%|   0:00:00.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory14_reg_84_/D |
|  -3.275|   -3.275|-3417.226|-3417.226|    86.61%|   0:00:00.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory14_reg_143_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.275|   -3.275|-3414.619|-3414.619|    86.62%|   0:00:01.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/E                                    |
|  -3.275|   -3.275|-3414.567|-3414.567|    86.62%|   0:00:00.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_0_/D                                        |
|  -3.275|   -3.275|-3414.512|-3414.512|    86.63%|   0:00:01.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory13_reg_112_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.275|   -3.275|-3414.514|-3414.514|    86.63%|   0:00:00.0| 3042.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:47:47 real=0:47:43 mem=3042.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.008|   -3.275|   0.000|-3414.514|    86.63%|   0:00:00.0| 3042.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_120_/D       |
|   0.011|   -3.275|   0.000|-3414.514|    86.64%|   0:00:40.0| 3218.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_142_/D       |
|   0.016|   -3.275|   0.000|-3414.514|    86.67%|   0:00:05.0| 3218.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_130_/D       |
|   0.016|   -3.275|   0.000|-3414.514|    86.67%|   0:00:00.0| 3218.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_130_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:45.0 real=0:00:45.0 mem=3218.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:48:32 real=0:48:28 mem=3218.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.016|    0.000|
|reg2reg   |-3.275|-3414.514|
|HEPG      |-3.275|-3414.514|
|All Paths |-3.275|-3414.514|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.275 TNS Slack -3414.514 Density 86.67
*** Starting refinePlace (3:42:14 mem=3218.0M) ***
Total net bbox length = 1.346e+06 (5.982e+05 7.474e+05) (ext = 4.698e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 76500 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 37828 insts, mean move: 3.39 um, max move: 46.80 um
	Max move on inst (FE_RC_13767_0): (189.80, 424.80) --> (211.40, 399.60)
	Runtime: CPU: 0:00:23.6 REAL: 0:00:24.0 MEM: 3264.1MB
Move report: Detail placement moves 29668 insts, mean move: 1.08 um, max move: 9.00 um
	Max move on inst (FE_OCPC10740_core_instance_mac_array_instance_q_temp_773): (392.20, 484.20) --> (401.20, 484.20)
	Runtime: CPU: 0:00:10.7 REAL: 0:00:10.0 MEM: 3264.1MB
Summary Report:
Instances move: 43714 (out of 76500 movable)
Instances flipped: 748
Mean displacement: 3.23 um
Max displacement: 48.20 um (Instance: FE_RC_11759_0) (217.8, 392.4) -> (260.6, 387)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.345e+06 (5.955e+05 7.494e+05) (ext = 4.701e+04)
Runtime: CPU: 0:00:34.5 REAL: 0:00:34.0 MEM: 3264.1MB
*** Finished refinePlace (3:42:49 mem=3264.1M) ***
Finished re-routing un-routed nets (0:00:00.2 3264.1M)


Density : 0.8667
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:41.0 real=0:00:41.0 mem=3264.1M) ***
** GigaOpt Optimizer WNS Slack -3.273 TNS Slack -3437.645 Density 86.67
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.009|    0.000|
|reg2reg   |-3.273|-3437.645|
|HEPG      |-3.273|-3437.645|
|All Paths |-3.273|-3437.645|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1513 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:49:16 real=0:49:12 mem=3264.1M) ***

(I,S,L,T): WC_VIEW: 214.156, 111.461, 3.0662, 328.683
*** SetupOpt [finish] : cpu/real = 0:49:27.7/0:49:23.8 (1.0), totSession cpu/real = 3:42:56.8/3:42:54.3 (1.0), mem = 3229.0M
End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:42:58.7/3:42:56.1 (1.0), mem = 3053.1M
(I,S,L,T): WC_VIEW: 214.156, 111.461, 3.0662, 328.683
Reclaim Optimization WNS Slack -3.273  TNS Slack -3437.645 Density 86.67
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    86.67%|        -|  -3.273|-3437.645|   0:00:00.0| 3053.1M|
|    86.67%|      142|  -3.273|-3437.494|   0:00:03.0| 3091.2M|
|    86.55%|      306|  -3.273|-3435.565|   0:00:12.0| 3091.2M|
|    85.85%|     3269|  -3.264|-3438.748|   0:00:44.0| 3093.5M|
|    85.83%|       55|  -3.264|-3437.932|   0:00:02.0| 3095.7M|
|    85.83%|        2|  -3.264|-3437.932|   0:00:01.0| 3095.7M|
|    85.83%|        0|  -3.264|-3437.932|   0:00:01.0| 3095.7M|
|    85.83%|        4|  -3.264|-3437.932|   0:00:02.0| 3095.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.264  TNS Slack -3437.932 Density 85.83
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1364 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:09) (real = 0:01:09) **
*** Starting refinePlace (3:44:09 mem=3111.7M) ***
Total net bbox length = 1.346e+06 (5.966e+05 7.492e+05) (ext = 4.702e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 76168 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 3111.7MB
Summary Report:
Instances move: 0 (out of 76168 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.346e+06 (5.966e+05 7.492e+05) (ext = 4.702e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3111.7MB
*** Finished refinePlace (3:44:10 mem=3111.7M) ***
Finished re-routing un-routed nets (0:00:00.0 3111.7M)


Density : 0.8583
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.2 real=0:00:05.0 mem=3111.7M) ***
(I,S,L,T): WC_VIEW: 212.637, 110.218, 3.01985, 325.874
*** AreaOpt [finish] : cpu/real = 0:01:13.8/0:01:13.7 (1.0), totSession cpu/real = 3:44:12.5/3:44:09.8 (1.0), mem = 3111.7M
End: Area Reclaim Optimization (cpu=0:01:14, real=0:01:14, mem=3028.65M, totSessionCpu=3:44:13).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:44:14.6/3:44:11.9 (1.0), mem = 3028.7M
(I,S,L,T): WC_VIEW: 212.637, 110.218, 3.01985, 325.874
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    18|   411|    -0.21|    11|    11|    -0.04|     0|     0|     0|     0|    -3.26| -3437.94|       0|       0|       0|  85.83|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.26| -3437.59|       0|       0|      18|  85.84| 0:00:01.0|  3124.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.26| -3437.59|       0|       0|       0|  85.84| 0:00:00.0|  3124.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1364 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=3124.2M) ***

*** Starting refinePlace (3:44:25 mem=3140.2M) ***
Total net bbox length = 1.346e+06 (5.966e+05 7.492e+05) (ext = 4.702e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 76168 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 75 insts, mean move: 3.17 um, max move: 9.80 um
	Max move on inst (U6823): (520.20, 185.40) --> (526.40, 181.80)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3140.2MB
Summary Report:
Instances move: 75 (out of 76168 movable)
Instances flipped: 0
Mean displacement: 3.17 um
Max displacement: 9.80 um (Instance: U6823) (520.2, 185.4) -> (526.4, 181.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.346e+06 (5.967e+05 7.493e+05) (ext = 4.702e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3140.2MB
*** Finished refinePlace (3:44:27 mem=3140.2M) ***
Finished re-routing un-routed nets (0:00:00.1 3140.2M)


Density : 0.8584
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:05.0 mem=3140.2M) ***
(I,S,L,T): WC_VIEW: 212.33, 110.221, 3.02016, 325.571
*** DrvOpt [finish] : cpu/real = 0:00:14.5/0:00:14.4 (1.0), totSession cpu/real = 3:44:29.0/3:44:26.3 (1.0), mem = 3105.1M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 3:31:08, real = 3:30:53, mem = 2664.8M, totSessionCpu=3:44:33 **
**optDesign ... cpu = 3:31:08, real = 3:30:53, mem = 2662.8M, totSessionCpu=3:44:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=3019.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=3019.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3029.1M
** Profile ** DRVs :  cpu=0:00:02.0, mem=3029.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.261  | -3.261  |  0.001  |
|           TNS (ns):| -3437.6 | -3437.6 |  0.000  |
|    Violating Paths:|  2608   |  2608   |    0    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.837%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3029.1M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2666.64MB/4173.64MB/2921.39MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2667.66MB/4173.64MB/2921.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2667.66MB/4173.64MB/2921.39MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 12:47:44 (2022-Mar-14 19:47:44 GMT)
2022-Mar-14 12:47:44 (2022-Mar-14 19:47:44 GMT): 10%
2022-Mar-14 12:47:44 (2022-Mar-14 19:47:44 GMT): 20%
2022-Mar-14 12:47:44 (2022-Mar-14 19:47:44 GMT): 30%
2022-Mar-14 12:47:44 (2022-Mar-14 19:47:44 GMT): 40%
2022-Mar-14 12:47:44 (2022-Mar-14 19:47:44 GMT): 50%
2022-Mar-14 12:47:45 (2022-Mar-14 19:47:45 GMT): 60%
2022-Mar-14 12:47:45 (2022-Mar-14 19:47:45 GMT): 70%
2022-Mar-14 12:47:45 (2022-Mar-14 19:47:45 GMT): 80%
2022-Mar-14 12:47:45 (2022-Mar-14 19:47:45 GMT): 90%

Finished Levelizing
2022-Mar-14 12:47:45 (2022-Mar-14 19:47:45 GMT)

Starting Activity Propagation
2022-Mar-14 12:47:45 (2022-Mar-14 19:47:45 GMT)
2022-Mar-14 12:47:46 (2022-Mar-14 19:47:46 GMT): 10%
2022-Mar-14 12:47:47 (2022-Mar-14 19:47:47 GMT): 20%

Finished Activity Propagation
2022-Mar-14 12:47:48 (2022-Mar-14 19:47:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2671.14MB/4173.64MB/2921.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2022-Mar-14 12:47:48 (2022-Mar-14 19:47:48 GMT)
 ... Calculating switching power
2022-Mar-14 12:47:49 (2022-Mar-14 19:47:49 GMT): 10%
2022-Mar-14 12:47:49 (2022-Mar-14 19:47:49 GMT): 20%
2022-Mar-14 12:47:49 (2022-Mar-14 19:47:49 GMT): 30%
2022-Mar-14 12:47:50 (2022-Mar-14 19:47:50 GMT): 40%
2022-Mar-14 12:47:50 (2022-Mar-14 19:47:50 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 12:47:51 (2022-Mar-14 19:47:51 GMT): 60%
2022-Mar-14 12:47:51 (2022-Mar-14 19:47:51 GMT): 70%
2022-Mar-14 12:47:53 (2022-Mar-14 19:47:53 GMT): 80%
2022-Mar-14 12:47:54 (2022-Mar-14 19:47:54 GMT): 90%

Finished Calculating power
2022-Mar-14 12:47:59 (2022-Mar-14 19:47:59 GMT)
Ended Power Computation: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=2671.14MB/4173.64MB/2921.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2671.14MB/4173.64MB/2921.39MB)

Ended Power Analysis: (cpu=0:00:16, real=0:00:16, mem(process/total/peak)=2671.14MB/4173.64MB/2921.39MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2671.14MB/4173.64MB/2921.39MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 12:47:59 (2022-Mar-14 19:47:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      206.06944764 	   65.0933%
Total Switching Power:     107.37297963 	   33.9170%
Total Leakage Power:         3.13323563 	    0.9897%
Total Power:               316.57566043
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         111.2       4.971      0.8158         117       36.95
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   2.401e-07
Combinational                      94.87       102.4       2.317       199.6       63.05
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              206.1       107.4       3.133       316.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      206.1       107.4       3.133       316.6         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: FE_OFC4790_core_instance_array_out_71 (BUFFD16):          0.09495
*              Highest Leakage Power:              FE_RC_7325_0 (ND3D8):        0.0003021
*                Total Cap:      5.83566e-10 F
*                Total instances in design: 76168
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2698.21MB/4194.64MB/2921.39MB)


Phase 1 finished in (cpu = 0:00:14.5) (real = 0:00:15.0) **
Finished Timing Update in (cpu = 0:00:21.1) (real = 0:00:21.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (3:46:51 mem=3138.6M) ***
Total net bbox length = 1.346e+06 (5.970e+05 7.493e+05) (ext = 4.702e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 76168 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 784 insts, mean move: 2.52 um, max move: 14.60 um
	Max move on inst (FE_RC_8179_0): (357.20, 30.60) --> (353.40, 41.40)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3138.6MB
Summary Report:
Instances move: 784 (out of 76168 movable)
Instances flipped: 0
Mean displacement: 2.52 um
Max displacement: 14.60 um (Instance: FE_RC_8179_0) (357.2, 30.6) -> (353.4, 41.4)
	Length: 22 sites, height: 1 rows, site name: core, cell type: BUFFD12
Total net bbox length = 1.348e+06 (5.978e+05 7.502e+05) (ext = 4.702e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3138.6MB
*** Finished refinePlace (3:46:53 mem=3138.6M) ***
Finished re-routing un-routed nets (0:00:00.1 3138.6M)


Density : 0.8584
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:46:55.7/3:46:52.8 (1.0), mem = 3138.6M
(I,S,L,T): WC_VIEW: 209.311, 107.488, 3.0196, 319.818
Reclaim Optimization WNS Slack -3.265  TNS Slack -3423.214 Density 85.84
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    85.84%|        -|  -3.265|-3423.214|   0:00:00.0| 3138.6M|
|    85.84%|        0|  -3.265|-3423.214|   0:00:01.0| 3138.6M|
|    85.84%|      340|  -3.265|-3424.577|   0:00:22.0| 3176.8M|
|    85.82%|       87|  -3.265|-3424.449|   0:00:14.0| 3176.8M|
|    85.82%|        2|  -3.265|-3424.449|   0:00:02.0| 3176.8M|
|    85.82%|        0|  -3.265|-3424.449|   0:00:20.0| 3176.8M|
|    85.82%|        0|  -3.265|-3424.449|   0:00:21.0| 3191.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.265  TNS Slack -3424.449 Density 85.82
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1364 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:24) (real = 0:01:24) **
(I,S,L,T): WC_VIEW: 209.293, 107.425, 3.01899, 319.737
*** PowerOpt [finish] : cpu/real = 0:01:24.4/0:01:24.4 (1.0), totSession cpu/real = 3:48:20.1/3:48:17.2 (1.0), mem = 3191.4M
*** Starting refinePlace (3:48:21 mem=3191.4M) ***
Total net bbox length = 1.348e+06 (5.978e+05 7.502e+05) (ext = 4.716e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 76063 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 67 insts, mean move: 1.56 um, max move: 6.60 um
	Max move on inst (FE_OFC1773_n23335): (380.20, 171.00) --> (383.20, 167.40)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 3191.4MB
Summary Report:
Instances move: 67 (out of 76063 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 6.60 um (Instance: FE_OFC1773_n23335) (380.2, 171) -> (383.2, 167.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.348e+06 (5.979e+05 7.503e+05) (ext = 4.716e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3191.4MB
*** Finished refinePlace (3:48:23 mem=3191.4M) ***
Finished re-routing un-routed nets (0:00:00.1 3191.4M)


Density : 0.8582
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.1 real=0:00:05.0 mem=3191.4M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:48:28.2/3:48:25.2 (1.0), mem = 3191.4M
(I,S,L,T): WC_VIEW: 209.293, 107.425, 3.01899, 319.737
Info: 1 clock net  excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.265|   -3.265|-3424.446|-3424.446|    85.82%|   0:00:01.0| 3200.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=3220.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=3220.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1364 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 209.293, 107.425, 3.01899, 319.737
*** SetupOpt [finish] : cpu/real = 0:00:11.3/0:00:11.3 (1.0), totSession cpu/real = 3:48:39.5/3:48:36.5 (1.0), mem = 3210.5M
Executing incremental physical updates
*** Starting refinePlace (3:48:40 mem=3210.5M) ***
Total net bbox length = 1.348e+06 (5.979e+05 7.503e+05) (ext = 4.716e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 76063 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3210.5MB
Summary Report:
Instances move: 0 (out of 76063 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.348e+06 (5.979e+05 7.503e+05) (ext = 4.716e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3210.5MB
*** Finished refinePlace (3:48:42 mem=3210.5M) ***
Finished re-routing un-routed nets (0:00:00.0 3210.5M)


Density : 0.8582
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.0 real=0:00:04.0 mem=3210.5M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2753.19MB/4354.98MB/2921.39MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2753.19MB/4354.98MB/2921.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2753.19MB/4354.98MB/2921.39MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 12:51:51 (2022-Mar-14 19:51:51 GMT)
2022-Mar-14 12:51:51 (2022-Mar-14 19:51:51 GMT): 10%
2022-Mar-14 12:51:51 (2022-Mar-14 19:51:51 GMT): 20%
2022-Mar-14 12:51:51 (2022-Mar-14 19:51:51 GMT): 30%
2022-Mar-14 12:51:51 (2022-Mar-14 19:51:51 GMT): 40%
2022-Mar-14 12:51:52 (2022-Mar-14 19:51:52 GMT): 50%
2022-Mar-14 12:51:52 (2022-Mar-14 19:51:52 GMT): 60%
2022-Mar-14 12:51:52 (2022-Mar-14 19:51:52 GMT): 70%
2022-Mar-14 12:51:52 (2022-Mar-14 19:51:52 GMT): 80%
2022-Mar-14 12:51:52 (2022-Mar-14 19:51:52 GMT): 90%

Finished Levelizing
2022-Mar-14 12:51:52 (2022-Mar-14 19:51:52 GMT)

Starting Activity Propagation
2022-Mar-14 12:51:52 (2022-Mar-14 19:51:52 GMT)
2022-Mar-14 12:51:53 (2022-Mar-14 19:51:53 GMT): 10%
2022-Mar-14 12:51:53 (2022-Mar-14 19:51:53 GMT): 20%

Finished Activity Propagation
2022-Mar-14 12:51:55 (2022-Mar-14 19:51:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2754.06MB/4354.98MB/2921.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2022-Mar-14 12:51:55 (2022-Mar-14 19:51:55 GMT)
 ... Calculating switching power
2022-Mar-14 12:51:56 (2022-Mar-14 19:51:56 GMT): 10%
2022-Mar-14 12:51:56 (2022-Mar-14 19:51:56 GMT): 20%
2022-Mar-14 12:51:56 (2022-Mar-14 19:51:56 GMT): 30%
2022-Mar-14 12:51:56 (2022-Mar-14 19:51:56 GMT): 40%
2022-Mar-14 12:51:57 (2022-Mar-14 19:51:57 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 12:51:57 (2022-Mar-14 19:51:57 GMT): 60%
2022-Mar-14 12:51:58 (2022-Mar-14 19:51:58 GMT): 70%
2022-Mar-14 12:51:59 (2022-Mar-14 19:51:59 GMT): 80%
2022-Mar-14 12:52:00 (2022-Mar-14 19:52:00 GMT): 90%

Finished Calculating power
2022-Mar-14 12:52:06 (2022-Mar-14 19:52:06 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2754.07MB/4354.98MB/2921.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2754.07MB/4354.98MB/2921.39MB)

Ended Power Analysis: (cpu=0:00:16, real=0:00:16, mem(process/total/peak)=2754.07MB/4354.98MB/2921.39MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2754.07MB/4354.98MB/2921.39MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 12:52:06 (2022-Mar-14 19:52:06 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      206.22273447 	   65.0970%
Total Switching Power:     107.43982674 	   33.9149%
Total Leakage Power:         3.13020247 	    0.9881%
Total Power:               316.79276125
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         111.2       4.978      0.8159         117       36.94
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   2.399e-07
Combinational                      95.01       102.5       2.314       199.8       63.06
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              206.2       107.4        3.13       316.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      206.2       107.4        3.13       316.8         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: FE_OFC4790_core_instance_array_out_71 (BUFFD16):          0.09495
*              Highest Leakage Power:              FE_RC_7325_0 (ND3D8):        0.0003021
*                Total Cap:      5.8349e-10 F
*                Total instances in design: 76063
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2764.38MB/4354.98MB/2921.39MB)

** Power Reclaim End WNS Slack -3.265  TNS Slack -3424.446 
End: Power Optimization (cpu=0:04:06, real=0:04:06, mem=3017.12M, totSessionCpu=3:49:03).
**optDesign ... cpu = 3:35:38, real = 3:35:23, mem = 2662.6M, totSessionCpu=3:49:03 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=76063 and nets=81200 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2989.602M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:426   (Analysis view: WC_VIEW)
 Advancing count:426, Max:-200.0(ps) Min:-200.0(ps) Total:-85200.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3069.53 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3069.53 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=81177  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 81177 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1364 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.07% V. EstWL: 9.262620e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 79813 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.533321e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         6( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.01%)   ( 0.01%) 
[NR-eGR]      M7  (7)       112( 0.09%)   ( 0.09%) 
[NR-eGR]      M8  (8)        77( 0.06%)   ( 0.06%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total              211( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.71 sec, Real: 1.71 sec, Curr Mem: 3087.49 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3077.49)
Total number of fetched objects 81177
End delay calculation. (MEM=3147.25 CPU=0:00:13.0 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=3147.25 CPU=0:00:16.6 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:20.8 real=0:00:20.0 totSessionCpu=3:49:30 mem=3147.2M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2775.29MB/4291.75MB/2921.39MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2775.29MB/4291.75MB/2921.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2775.29MB/4291.75MB/2921.39MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 12:52:38 (2022-Mar-14 19:52:38 GMT)
2022-Mar-14 12:52:38 (2022-Mar-14 19:52:38 GMT): 10%
2022-Mar-14 12:52:38 (2022-Mar-14 19:52:38 GMT): 20%
2022-Mar-14 12:52:38 (2022-Mar-14 19:52:38 GMT): 30%
2022-Mar-14 12:52:38 (2022-Mar-14 19:52:38 GMT): 40%
2022-Mar-14 12:52:38 (2022-Mar-14 19:52:38 GMT): 50%
2022-Mar-14 12:52:38 (2022-Mar-14 19:52:38 GMT): 60%
2022-Mar-14 12:52:38 (2022-Mar-14 19:52:38 GMT): 70%
2022-Mar-14 12:52:39 (2022-Mar-14 19:52:39 GMT): 80%
2022-Mar-14 12:52:39 (2022-Mar-14 19:52:39 GMT): 90%

Finished Levelizing
2022-Mar-14 12:52:39 (2022-Mar-14 19:52:39 GMT)

Starting Activity Propagation
2022-Mar-14 12:52:39 (2022-Mar-14 19:52:39 GMT)
2022-Mar-14 12:52:40 (2022-Mar-14 19:52:40 GMT): 10%
2022-Mar-14 12:52:40 (2022-Mar-14 19:52:40 GMT): 20%

Finished Activity Propagation
2022-Mar-14 12:52:42 (2022-Mar-14 19:52:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2776.59MB/4291.75MB/2921.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2022-Mar-14 12:52:42 (2022-Mar-14 19:52:42 GMT)
 ... Calculating switching power
2022-Mar-14 12:52:42 (2022-Mar-14 19:52:42 GMT): 10%
2022-Mar-14 12:52:43 (2022-Mar-14 19:52:43 GMT): 20%
2022-Mar-14 12:52:43 (2022-Mar-14 19:52:43 GMT): 30%
2022-Mar-14 12:52:43 (2022-Mar-14 19:52:43 GMT): 40%
2022-Mar-14 12:52:43 (2022-Mar-14 19:52:43 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 12:52:44 (2022-Mar-14 19:52:44 GMT): 60%
2022-Mar-14 12:52:45 (2022-Mar-14 19:52:45 GMT): 70%
2022-Mar-14 12:52:46 (2022-Mar-14 19:52:46 GMT): 80%
2022-Mar-14 12:52:47 (2022-Mar-14 19:52:47 GMT): 90%

Finished Calculating power
2022-Mar-14 12:52:53 (2022-Mar-14 19:52:53 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2776.60MB/4291.75MB/2921.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2776.60MB/4291.75MB/2921.39MB)

Ended Power Analysis: (cpu=0:00:16, real=0:00:16, mem(process/total/peak)=2776.60MB/4291.75MB/2921.39MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2776.60MB/4291.75MB/2921.39MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 12:52:53 (2022-Mar-14 19:52:53 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      206.22263834 	   65.0970%
Total Switching Power:     107.43982674 	   33.9149%
Total Leakage Power:         3.13020247 	    0.9881%
Total Power:               316.79266512
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         111.2       4.978      0.8159         117       36.94
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   2.399e-07
Combinational                      95.01       102.5       2.314       199.8       63.06
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              206.2       107.4        3.13       316.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      206.2       107.4        3.13       316.8         100
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2779.74MB/4291.75MB/2921.39MB)


Output file is ./timingReports/fullchip_preCTS.power.
**optDesign ... cpu = 3:36:25, real = 3:36:09, mem = 2666.1M, totSessionCpu=3:49:49 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 3:36:25, real = 3:36:09, mem = 2658.4M, totSessionCpu=3:49:49 **
** Profile ** Start :  cpu=0:00:00.0, mem=3007.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=3007.3M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3017.3M
** Profile ** Total reports :  cpu=0:00:00.7, mem=3009.3M
** Profile ** DRVs :  cpu=0:00:04.0, mem=3007.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.267  | -3.267  | -0.091  |
|           TNS (ns):| -3423.7 | -3415.1 | -8.644  |
|    Violating Paths:|  3071   |  2608   |   463   |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.816%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3007.3M
**optDesign ... cpu = 3:36:31, real = 3:36:17, mem = 2643.6M, totSessionCpu=3:49:55 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.699' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 3:49:05, real = 3:48:51, mem = 2939.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
WARNING   IMPSP-5140          18  Global net connect rules have not been c...
WARNING   IMPSP-315           18  Found %d instances insts with no PG Term...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665           3  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 47 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/14 12:53:03, mem=2567.7M)
% Begin Save ccopt configuration ... (date=03/14 12:53:03, mem=2567.7M)
% End Save ccopt configuration ... (date=03/14 12:53:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2567.9M, current mem=2567.9M)
% Begin Save netlist data ... (date=03/14 12:53:03, mem=2567.9M)
Writing Binary DB to placement.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 12:53:03, total cpu=0:00:00.3, real=0:00:00.0, peak res=2567.9M, current mem=2567.9M)
Saving congestion map file placement.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 12:53:04, mem=2568.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 12:53:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2568.9M, current mem=2568.9M)
Saving scheduling_file.cts.699 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/14 12:53:05, mem=2569.2M)
% End Save clock tree data ... (date=03/14 12:53:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2569.2M, current mem=2569.2M)
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 12:53:05, mem=2569.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 12:53:06, total cpu=0:00:00.2, real=0:00:01.0, peak res=2569.4M, current mem=2569.4M)
Saving Drc markers ...
... 348 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/14 12:53:06, mem=2569.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 12:53:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2569.4M, current mem=2569.4M)
% Begin Save routing data ... (date=03/14 12:53:06, mem=2569.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=2939.9M) ***
% End Save routing data ... (date=03/14 12:53:07, total cpu=0:00:00.7, real=0:00:01.0, peak res=2569.7M, current mem=2569.7M)
Saving property file placement.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2942.9M) ***
Saving rc congestion map placement.enc.dat/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/14 12:53:08, mem=2569.7M)
% End Save power constraints data ... (date=03/14 12:53:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2569.7M, current mem=2569.7M)
Cmin Cmax
Generated self-contained design placement.enc.dat
#% End save design ... (date=03/14 12:53:09, total cpu=0:00:04.6, real=0:00:06.0, peak res=2569.7M, current mem=2567.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./desdir/constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
** NOTE: Created directory path './desdir/constraints' for file './desdir/constraints/fullchip.ccopt'.
Wrote: ./desdir/constraints/fullchip.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/14 12:53:15, mem=2516.1M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 12285 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 12285 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2953.6M, init mem=2958.0M)
*info: Placed = 76063         
*info: Unplaced = 0           
Placement Density:85.82%(335756/391249)
Placement Density (including fixed std cells):85.82%(335756/391249)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=2953.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.7 real=0:00:00.7)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 391249.440um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       12285
  Delay constrained sinks:     12285
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 12285 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.3)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.0 real=0:00:03.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.0 real=0:00:03.0)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2022-Mar-14 12:53:30 (2022-Mar-14 19:53:30 GMT)
2022-Mar-14 12:53:31 (2022-Mar-14 19:53:31 GMT): 10%
2022-Mar-14 12:53:31 (2022-Mar-14 19:53:31 GMT): 20%

Finished Activity Propagation
2022-Mar-14 12:53:33 (2022-Mar-14 19:53:33 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 426 advancing pin insertion delay (3.468% of 12285 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 12285 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3052.53 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3052.53 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=81177  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 81177 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1364 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.07% V. EstWL: 9.262620e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 79813 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.533321e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         6( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.01%)   ( 0.01%) 
[NR-eGR]      M7  (7)       112( 0.09%)   ( 0.09%) 
[NR-eGR]      M8  (8)        77( 0.06%)   ( 0.06%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total              211( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 274543
[NR-eGR]     M2  (2V) length: 4.805800e+05um, number of vias: 383898
[NR-eGR]     M3  (3H) length: 5.451936e+05um, number of vias: 33470
[NR-eGR]     M4  (4V) length: 2.858142e+05um, number of vias: 13974
[NR-eGR]     M5  (5H) length: 1.247429e+05um, number of vias: 8745
[NR-eGR]     M6  (6V) length: 5.079247e+04um, number of vias: 7484
[NR-eGR]     M7  (7H) length: 3.701100e+04um, number of vias: 9545
[NR-eGR]     M8  (8V) length: 5.988879e+04um, number of vias: 0
[NR-eGR] Total length: 1.584023e+06um, number of vias: 731659
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.096530e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.49 sec, Real: 3.49 sec, Curr Mem: 3003.38 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.7 real=0:00:03.7)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 391249.440um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       12285
  Delay constrained sinks:     12285
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 12285 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.2 real=0:00:02.2)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:09.4 real=0:00:09.4)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1431.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1431.360um^2
      hp wire lengths  : top=0.000um, trunk=4025.000um, leaf=11696.300um, total=15721.300um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 142 
    Bottom-up phase done. (took cpu=0:00:06.7 real=0:00:06.7)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (3:50:44 mem=3079.9M) ***
Total net bbox length = 1.363e+06 (6.052e+05 7.579e+05) (ext = 4.760e+04)
Move report: Detail placement moves 2619 insts, mean move: 1.03 um, max move: 5.80 um
	Max move on inst (core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_5_): (442.40, 482.40) --> (446.40, 484.20)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 3079.9MB
Summary Report:
Instances move: 2619 (out of 76205 movable)
Instances flipped: 0
Mean displacement: 1.03 um
Max displacement: 5.80 um (Instance: core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_5_) (442.4, 482.4) -> (446.4, 484.2)
	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
Total net bbox length = 1.364e+06 (6.060e+05 7.583e+05) (ext = 4.760e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 3079.9MB
*** Finished refinePlace (3:50:47 mem=3079.9M) ***
    Moved 897, flipped 203 and cell swapped 0 of 12427 clock instance(s) during refinement.
    The largest move was 5.8 microns for core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_5_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.6 real=0:00:04.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.2,1.44)              1
    [1.44,1.68)             0
    [1.68,1.92)             1
    [1.92,2.16)             0
    [2.16,2.4)              0
    [2.4,2.64)              0
    [2.64,2.88)             0
    [2.88,3.12)             0
    [3.12,3.36)             1
    [3.36,3.6)              4
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         3.6         (129.200,513.000)    (129.200,509.400)    CTS_ccl_a_buf_00488 (a lib_cell CKBD16) at (129.200,509.400), in power domain auto-default
         3.6         (133.000,181.800)    (133.000,178.200)    CTS_ccl_a_buf_00492 (a lib_cell CKBD16) at (133.000,178.200), in power domain auto-default
         3.6         (210.000,95.400)     (210.000,91.800)     CTS_ccl_a_buf_00490 (a lib_cell CKBD16) at (210.000,91.800), in power domain auto-default
         3.6         (279.000,160.200)    (279.000,156.600)    CTS_ccl_a_buf_00521 (a lib_cell CKBD16) at (279.000,156.600), in power domain auto-default
         3.2         (233.400,95.400)     (236.600,95.400)     CTS_ccl_a_buf_00219 (a lib_cell CKBD16) at (236.600,95.400), in power domain auto-default
         1.8         (336.000,453.600)    (336.000,455.400)    CTS_ccl_a_buf_00484 (a lib_cell CKBD16) at (336.000,455.400), in power domain auto-default
         1.2         (128.200,181.800)    (129.400,181.800)    CTS_ccl_a_buf_00273 (a lib_cell CKBD16) at (129.400,181.800), in power domain auto-default
         0           (353.108,27.718)     (353.108,27.718)     CTS_ccl_a_buf_00421 (a lib_cell CKBD16) at (350.600,27.000), in power domain auto-default
         0           (307.908,160.917)    (307.908,160.917)    CTS_ccl_buf_00518 (a lib_cell CKBD16) at (305.400,160.200), in power domain auto-default
         0           (281.507,157.317)    (281.507,157.317)    CTS_ccl_a_buf_00521 (a lib_cell CKBD16) at (279.000,156.600), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:05.9 real=0:00:05.8)
    Clock DAG stats after 'Clustering':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1431.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1431.360um^2
      cell capacitance : b=0.781pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.781pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.968pF, leaf=7.508pF, total=8.475pF
      wire lengths     : top=0.000um, trunk=6142.798um, leaf=42982.496um, total=49125.294um
      hp wire lengths  : top=0.000um, trunk=4030.800um, leaf=11734.100um, total=15764.900um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=16 avg=0.072ns sd=0.023ns min=0.027ns max=0.098ns {5 <= 0.063ns, 5 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.105ns {0 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 20 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 142 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.371, max=0.417, avg=0.394, sd=0.011], skew [0.046 vs 0.057], 100% {0.371, 0.417} (wid=0.056 ws=0.033) (gid=0.391 gs=0.050)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.371, max=0.417, avg=0.394, sd=0.011], skew [0.046 vs 0.057], 100% {0.371, 0.417} (wid=0.056 ws=0.033) (gid=0.391 gs=0.050)
    Legalizer API calls during this step: 2559 succeeded with high effort: 2559 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:13.1 real=0:00:13.0)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       143 (unrouted=143, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 81199 (unrouted=23, trialRouted=81176, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 143 nets for routing of which 143 have one or more fixed wires.
(ccopt eGR): Start to route 143 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3091.46 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3091.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=81319  numIgnoredNets=81176
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 143 clock nets ( 143 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 143 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 143 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.710420e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 85 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 85 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.526700e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 81 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 81 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.021356e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 40 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 40 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.277424e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 274827
[NR-eGR]     M2  (2V) length: 4.699694e+05um, number of vias: 376206
[NR-eGR]     M3  (3H) length: 5.479546e+05um, number of vias: 39596
[NR-eGR]     M4  (4V) length: 3.002666e+05um, number of vias: 14123
[NR-eGR]     M5  (5H) length: 1.261816e+05um, number of vias: 8745
[NR-eGR]     M6  (6V) length: 5.079247e+04um, number of vias: 7484
[NR-eGR]     M7  (7H) length: 3.701100e+04um, number of vias: 9545
[NR-eGR]     M8  (8V) length: 5.988879e+04um, number of vias: 0
[NR-eGR] Total length: 1.592064e+06um, number of vias: 730526
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.900680e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12569
[NR-eGR]     M2  (2V) length: 1.172300e+04um, number of vias: 14864
[NR-eGR]     M3  (3H) length: 2.133000e+04um, number of vias: 6266
[NR-eGR]     M4  (4V) length: 1.451510e+04um, number of vias: 149
[NR-eGR]     M5  (5H) length: 1.438700e+03um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.900680e+04um, number of vias: 33848
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.900680e+04um, number of vias: 33848
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.50 sec, Real: 1.51 sec, Curr Mem: 3004.46 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/.rgf1YEPyB
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.7 real=0:00:01.7)
    Routing using eGR only done.
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=143, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 81199 (unrouted=23, trialRouted=81176, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3070.34 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3070.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 33526
[NR-eGR] Read numTotalNets=81319  numIgnoredNets=143
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 81176 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1364 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.09% V. EstWL: 9.261720e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 79812 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.496905e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)       110( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M8  (8)       104( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              243( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.68 seconds, mem = 3088.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 274827
[NR-eGR]     M2  (2V) length: 4.547240e+05um, number of vias: 374122
[NR-eGR]     M3  (3H) length: 5.312995e+05um, number of vias: 42423
[NR-eGR]     M4  (4V) length: 3.098953e+05um, number of vias: 15360
[NR-eGR]     M5  (5H) length: 1.435514e+05um, number of vias: 8931
[NR-eGR]     M6  (6V) length: 5.692298e+04um, number of vias: 7495
[NR-eGR]     M7  (7H) length: 3.693960e+04um, number of vias: 9508
[NR-eGR]     M8  (8V) length: 5.953772e+04um, number of vias: 0
[NR-eGR] Total length: 1.592870e+06um, number of vias: 732666
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.80 seconds, mem = 3019.3M
End of congRepair (cpu=0:00:03.6, real=0:00:04.0)
    Congestion Repair done. (took cpu=0:00:03.7 real=0:00:03.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.4 real=0:00:06.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=76205 and nets=81342 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 3006.707M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.1 real=0:00:01.1)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
    cell areas       : b=1431.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1431.360um^2
    cell capacitance : b=0.781pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.781pF
    sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.978pF, leaf=7.615pF, total=8.593pF
    wire lengths     : top=0.000um, trunk=6142.798um, leaf=42982.496um, total=49125.294um
    hp wire lengths  : top=0.000um, trunk=4030.800um, leaf=11734.100um, total=15764.900um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=16 avg=0.072ns sd=0.023ns min=0.028ns max=0.098ns {5 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.105ns {0 <= 0.063ns, 0 <= 0.084ns, 90 <= 0.094ns, 25 <= 0.100ns, 11 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 142 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.372, max=0.418, avg=0.396, sd=0.011], skew [0.046 vs 0.057], 100% {0.372, 0.418} (wid=0.056 ws=0.034) (gid=0.392 gs=0.049)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.372, max=0.418, avg=0.396, sd=0.011], skew [0.046 vs 0.057], 100% {0.372, 0.418} (wid=0.056 ws=0.034) (gid=0.392 gs=0.049)
  CongRepair After Initial Clustering done. (took cpu=0:00:08.7 real=0:00:08.7)
  Stage::Clustering done. (took cpu=0:00:21.9 real=0:00:21.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ..    .60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1443.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1443.600um^2
      cell capacitance : b=0.788pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.788pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.985pF, leaf=7.623pF, total=8.607pF
      wire lengths     : top=0.000um, trunk=6190.399um, leaf=43031.697um, total=49222.096um
      hp wire lengths  : top=0.000um, trunk=4161.400um, leaf=11783.600um, total=15945.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=18 avg=0.069ns sd=0.025ns min=0.028ns max=0.098ns {7 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 142 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.372, max=0.443], skew [0.071 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.372, max=0.443], skew [0.071 vs 0.057*]
    Legalizer API calls during this step: 261 succeeded with high effort: 261 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:03.0 real=0:00:03.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1443.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1443.600um^2
      cell capacitance : b=0.788pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.788pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.985pF, leaf=7.623pF, total=8.607pF
      wire lengths     : top=0.000um, trunk=6190.399um, leaf=43031.697um, total=49222.096um
      hp wire lengths  : top=0.000um, trunk=4161.400um, leaf=11783.600um, total=15945.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=18 avg=0.069ns sd=0.025ns min=0.028ns max=0.098ns {7 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 142 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.372, max=0.443, avg=0.400, sd=0.015], skew [0.071 vs 0.057*], 95.1% {0.372, 0.429} (wid=0.056 ws=0.034) (gid=0.411 gs=0.068)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.372, max=0.443, avg=0.400, sd=0.015], skew [0.071 vs 0.057*], 95.1% {0.372, 0.429} (wid=0.056 ws=0.034) (gid=0.411 gs=0.068)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::DRV Fixing done. (took cpu=0:00:03.4 real=0:00:03.4)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1433.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1433.520um^2
      cell capacitance : b=0.782pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.782pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.982pF, leaf=7.623pF, total=8.605pF
      wire lengths     : top=0.000um, trunk=6194.599um, leaf=43031.697um, total=49226.296um
      hp wire lengths  : top=0.000um, trunk=4105.000um, leaf=11783.600um, total=15888.600um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=17 avg=0.072ns sd=0.022ns min=0.028ns max=0.098ns {6 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 141 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.339, max=0.404], skew [0.066 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.339, max=0.404], skew [0.066 vs 0.057*]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1433.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1433.520um^2
      cell capacitance : b=0.782pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.782pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.982pF, leaf=7.623pF, total=8.605pF
      wire lengths     : top=0.000um, trunk=6194.599um, leaf=43031.697um, total=49226.296um
      hp wire lengths  : top=0.000um, trunk=4105.000um, leaf=11783.600um, total=15888.600um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=17 avg=0.072ns sd=0.022ns min=0.028ns max=0.098ns {6 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 141 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.339, max=0.404], skew [0.066 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.339, max=0.404], skew [0.066 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1433.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1433.520um^2
      cell capacitance : b=0.782pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.782pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.982pF, leaf=7.623pF, total=8.605pF
      wire lengths     : top=0.000um, trunk=6194.599um, leaf=43031.697um, total=49226.296um
      hp wire lengths  : top=0.000um, trunk=4105.000um, leaf=11783.600um, total=15888.600um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=17 avg=0.072ns sd=0.022ns min=0.028ns max=0.098ns {6 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 141 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.339, max=0.404], skew [0.066 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.339, max=0.404], skew [0.066 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1431.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1431.360um^2
      cell capacitance : b=0.781pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.781pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.984pF, leaf=7.623pF, total=8.606pF
      wire lengths     : top=0.000um, trunk=6207.699um, leaf=43031.697um, total=49239.396um
      hp wire lengths  : top=0.000um, trunk=4110.800um, leaf=11783.600um, total=15894.400um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=16 avg=0.074ns sd=0.023ns min=0.037ns max=0.099ns {6 <= 0.063ns, 2 <= 0.084ns, 4 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 142 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.333, max=0.386], skew [0.054 vs 0.057]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.333, max=0.386], skew [0.054 vs 0.057]
    Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.9 real=0:00:00.9)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1431.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1431.360um^2
      cell capacitance : b=0.781pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.781pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.979pF, leaf=7.623pF, total=8.602pF
      wire lengths     : top=0.000um, trunk=6178.000um, leaf=43028.698um, total=49206.698um
      hp wire lengths  : top=0.000um, trunk=4124.400um, leaf=11787.200um, total=15911.600um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=16 avg=0.073ns sd=0.022ns min=0.037ns max=0.099ns {6 <= 0.063ns, 2 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 142 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.333, max=0.383, avg=0.362, sd=0.014], skew [0.050 vs 0.057], 100% {0.333, 0.383} (wid=0.069 ws=0.039) (gid=0.347 gs=0.056)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.333, max=0.383, avg=0.362, sd=0.014], skew [0.050 vs 0.057], 100% {0.333, 0.383} (wid=0.069 ws=0.039) (gid=0.347 gs=0.056)
    Legalizer API calls during this step: 202 succeeded with high effort: 202 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.9 real=0:00:02.9)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:04.4 real=0:00:04.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:29.6 real=0:00:29.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1431.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1431.360um^2
      cell capacitance : b=0.781pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.781pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
      wire lengths     : top=0.000um, trunk=6157.799um, leaf=43028.698um, total=49186.497um
      hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=16 avg=0.073ns sd=0.022ns min=0.037ns max=0.097ns {5 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 142 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.339, max=0.386], skew [0.047 vs 0.057]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.339, max=0.386], skew [0.047 vs 0.057]
    Legalizer API calls during this step: 52 succeeded with high effort: 52 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
      wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
      hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400], skew [0.039 vs 0.057]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400], skew [0.039 vs 0.057]
    Legalizer API calls during this step: 295 succeeded with high effort: 295 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.0 real=0:00:02.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
      wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
      hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400, avg=0.385, sd=0.007], skew [0.039 vs 0.057], 100% {0.361, 0.400} (wid=0.068 ws=0.039) (gid=0.372 gs=0.050)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400, avg=0.385, sd=0.007], skew [0.039 vs 0.057], 100% {0.361, 0.400} (wid=0.068 ws=0.039) (gid=0.372 gs=0.050)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Reducing Power done. (took cpu=0:00:02.9 real=0:00:02.9)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.3 real=0:00:01.3)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 144 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
          cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
          sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
          wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
          hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
          cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
          sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
          wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
          hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.4 real=0:00:01.4)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
          cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
          sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
          wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
          hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
      wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
      hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:03.7 real=0:00:03.7)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
    cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
    cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
    sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
    wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
    hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.361, max=0.400], skew [0.039 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.361, max=0.400], skew [0.039 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
      wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
      hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400], skew [0.039 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400], skew [0.039 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
          cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
          sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
          wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
          hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
      wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
      hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400], skew [0.039 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400], skew [0.039 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:01.1 real=0:00:01.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
      wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
      hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400], skew [0.039 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400], skew [0.039 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
      wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
      hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400, avg=0.385, sd=0.007], skew [0.039 vs 0.057], 100% {0.361, 0.400} (wid=0.068 ws=0.039) (gid=0.372 gs=0.050)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400, avg=0.385, sd=0.007], skew [0.039 vs 0.057], 100% {0.361, 0.400} (wid=0.068 ws=0.039) (gid=0.372 gs=0.050)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Balancing done. (took cpu=0:00:06.0 real=0:00:06.0)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    Tried: 144 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
      wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
      hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400], skew [0.040 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400], skew [0.040 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.8 real=0:00:00.8)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
      wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
      hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400, avg=0.385, sd=0.007], skew [0.040 vs 0.057], 100% {0.361, 0.400} (wid=0.068 ws=0.039) (gid=0.372 gs=0.051)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400, avg=0.385, sd=0.007], skew [0.040 vs 0.057], 100% {0.361, 0.400} (wid=0.068 ws=0.039) (gid=0.372 gs=0.051)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=12.489pF fall=12.294pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
      wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
      hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400, avg=0.385, sd=0.007], skew [0.040 vs 0.057], 100% {0.361, 0.400} (wid=0.068 ws=0.039) (gid=0.372 gs=0.051)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400, avg=0.385, sd=0.007], skew [0.040 vs 0.057], 100% {0.361, 0.400} (wid=0.068 ws=0.039) (gid=0.372 gs=0.051)
    Legalizer API calls during this step: 287 succeeded with high effort: 287 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:02.4 real=0:00:02.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.972pF, leaf=7.623pF, total=8.595pF
      wire lengths     : top=0.000um, trunk=6159.199um, leaf=43028.698um, total=49187.897um
      hp wire lengths  : top=0.000um, trunk=4228.200um, leaf=11787.200um, total=16015.400um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=16 avg=0.083ns sd=0.015ns min=0.035ns max=0.097ns {1 <= 0.063ns, 7 <= 0.084ns, 6 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.086ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400, avg=0.385, sd=0.007], skew [0.040 vs 0.057], 100% {0.361, 0.400} (wid=0.068 ws=0.039) (gid=0.372 gs=0.051)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.361, max=0.400, avg=0.385, sd=0.007], skew [0.040 vs 0.057], 100% {0.361, 0.400} (wid=0.068 ws=0.039) (gid=0.372 gs=0.051)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A0...
        Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=9, resolved=129, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=93, accepted=26
        Max accepted move=111.400um, total accepted move=575.200um, average move=22.123um
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=23, resolved=113, predictFail=9, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=20, ignoredLeafDriver=0, worse=68, accepted=16
        Max accepted move=40.400um, total accepted move=316.000um, average move=19.750um
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=47, resolved=86, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=28, ignoredLeafDriver=0, worse=39, accepted=13
        Max accepted move=31.200um, total accepted move=175.200um, average move=13.476um
        Legalizer API calls during this step: 313 succeeded with high effort: 313 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.4 real=0:00:04.4)
      Global shorten wires A1...
        Legalizer API calls during this step: 66 succeeded with high effort: 66 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=26, resolved=10, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=2, accepted=4
        Max accepted move=19.400um, total accepted move=38.600um, average move=9.650um
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=24, resolved=3, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=1
        Max accepted move=3.200um, total accepted move=3.200um, average move=3.200um
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=15, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.6 real=0:00:01.6)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 639 succeeded with high effort: 639 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.3 real=0:00:01.3)
      Move For Wirelength - branch...
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=0, resolved=20, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=14, accepted=5
        Max accepted move=1.000um, total accepted move=2.400um, average move=0.480um
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=0, resolved=17, predictFail=14, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
        cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
        cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
        sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.851pF, leaf=7.615pF, total=8.466pF
        wire lengths     : top=0.000um, trunk=5395.998um, leaf=42991.993um, total=48387.992um
        hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11917.400um, total=15905.800um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=16 avg=0.079ns sd=0.015ns min=0.035ns max=0.102ns {1 <= 0.063ns, 9 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.087ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 84 <= 0.094ns, 31 <= 0.100ns, 12 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.343, max=0.398, avg=0.371, sd=0.009], skew [0.055 vs 0.057], 100% {0.343, 0.398} (wid=0.065 ws=0.037) (gid=0.369 gs=0.057)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.343, max=0.398, avg=0.371, sd=0.009], skew [0.055 vs 0.057], 100% {0.343, 0.398} (wid=0.065 ws=0.037) (gid=0.369 gs=0.057)
      Legalizer API calls during this step: 1126 succeeded with high effort: 1126 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:08.3 real=0:00:08.3)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 144 , Succeeded = 35 , Wirelength increased = 107 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.4 real=0:00:00.4)
    Optimizing orientation done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.839pF, leaf=7.611pF, total=8.450pF
      wire lengths     : top=0.000um, trunk=5318.099um, leaf=42963.693um, total=48281.792um
      hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11917.400um, total=15905.800um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=16 avg=0.078ns sd=0.015ns min=0.035ns max=0.102ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.004ns min=0.087ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.342, max=0.398, avg=0.369, sd=0.009], skew [0.056 vs 0.057], 100% {0.342, 0.398} (wid=0.064 ws=0.036) (gid=0.369 gs=0.058)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.342, max=0.398, avg=0.369, sd=0.009], skew [0.056 vs 0.057], 100% {0.342, 0.398} (wid=0.064 ws=0.036) (gid=0.369 gs=0.058)
    Legalizer API calls during this step: 1126 succeeded with high effort: 1126 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:09.6 real=0:00:09.6)
  Total capacitance is (rise=20.939pF fall=20.745pF), of which (rise=8.450pF fall=8.450pF) is wire, and (rise=12.489pF fall=12.294pF) is gate.
  Stage::Polishing done. (took cpu=0:00:13.6 real=0:00:13.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (3:51:29 mem=3047.9M) ***
Total net bbox length = 1.364e+06 (6.060e+05 7.584e+05) (ext = 4.753e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3047.9MB
Summary Report:
Instances move: 0 (out of 76205 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.364e+06 (6.060e+05 7.584e+05) (ext = 4.753e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3047.9MB
*** Finished refinePlace (3:51:30 mem=3047.9M) ***
  Moved 0, flipped 0 and cell swapped 0 of 12427 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Updating netlist done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:23.8 real=0:00:23.8)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       143 (unrouted=143, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 81199 (unrouted=23, trialRouted=81176, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 143 nets for routing of which 143 have one or more fixed wires.
(ccopt eGR): Start to route 143 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3073.92 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3073.92 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=81319  numIgnoredNets=81176
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 143 clock nets ( 143 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 143 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 143 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.636620e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 83 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 83 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.355700e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 79 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 79 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.942300e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 39 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 39 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.243206e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 274827
[NR-eGR]     M2  (2V) length: 4.547062e+05um, number of vias: 374111
[NR-eGR]     M3  (3H) length: 5.312203e+05um, number of vias: 42438
[NR-eGR]     M4  (4V) length: 3.098353e+05um, number of vias: 15346
[NR-eGR]     M5  (5H) length: 1.429762e+05um, number of vias: 8931
[NR-eGR]     M6  (6V) length: 5.692298e+04um, number of vias: 7495
[NR-eGR]     M7  (7H) length: 3.693960e+04um, number of vias: 9508
[NR-eGR]     M8  (8V) length: 5.953772e+04um, number of vias: 0
[NR-eGR] Total length: 1.592138e+06um, number of vias: 732656
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.827460e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12569
[NR-eGR]     M2  (2V) length: 1.170520e+04um, number of vias: 14853
[NR-eGR]     M3  (3H) length: 2.125080e+04um, number of vias: 6281
[NR-eGR]     M4  (4V) length: 1.445510e+04um, number of vias: 135
[NR-eGR]     M5  (5H) length: 8.635000e+02um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.827460e+04um, number of vias: 33838
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.827460e+04um, number of vias: 33838
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.54 sec, Real: 1.54 sec, Curr Mem: 3008.92 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/.rgfYtNtWr
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.8)
Set FIXED routing status on 143 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 81199 (unrouted=23, trialRouted=81176, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.1 real=0:00:02.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=76205 and nets=81342 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 3008.918M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.1 real=0:00:01.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.4)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
          cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
          sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.843pF, leaf=7.707pF, total=8.549pF
          wire lengths     : top=0.000um, trunk=5330.100um, leaf=42944.500um, total=48274.600um
          hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11917.400um, total=15905.800um
        Clock DAG net violations eGRPC initial state:
          Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=16 avg=0.078ns sd=0.014ns min=0.036ns max=0.100ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.003ns min=0.087ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 81 <= 0.094ns, 35 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.345, max=0.398, avg=0.370, sd=0.010], skew [0.053 vs 0.057], 100% {0.345, 0.398} (wid=0.063 ws=0.034) (gid=0.370 gs=0.057)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.345, max=0.398, avg=0.370, sd=0.010], skew [0.053 vs 0.057], 100% {0.345, 0.398} (wid=0.063 ws=0.034) (gid=0.370 gs=0.057)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
          cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
          sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.843pF, leaf=7.707pF, total=8.549pF
          wire lengths     : top=0.000um, trunk=5330.100um, leaf=42944.500um, total=48274.600um
          hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11917.400um, total=15905.800um
        Clock DAG net violations eGRPC after moving buffers:
          Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=16 avg=0.078ns sd=0.014ns min=0.036ns max=0.100ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.003ns min=0.087ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 81 <= 0.094ns, 35 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.345, max=0.398, avg=0.370, sd=0.010], skew [0.053 vs 0.057], 100% {0.345, 0.398} (wid=0.063 ws=0.034) (gid=0.370 gs=0.057)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.345, max=0.398, avg=0.370, sd=0.010], skew [0.053 vs 0.057], 100% {0.345, 0.398} (wid=0.063 ws=0.034) (gid=0.370 gs=0.057)
        Moving buffers done. (took cpu=0:00:00.5 real=0:00:00.5)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 359 long paths. The largest offset applied was 0.009ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk/CON       12285      359        2.922%      0.009ns       0.398ns         0.389ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000        14
            0.000        0.005       103
            0.005      and above     242
          -------------------------------
          
          Mean=0.006ns Median=0.006ns Std.Dev=0.003ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 133, numSkippedDueToCloseToSkewTarget = 6
        CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
          cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
          sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.843pF, leaf=7.707pF, total=8.549pF
          wire lengths     : top=0.000um, trunk=5330.100um, leaf=42944.500um, total=48274.600um
          hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11917.400um, total=15905.800um
        Clock DAG net violations eGRPC after downsizing:
          Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=16 avg=0.078ns sd=0.014ns min=0.036ns max=0.100ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.003ns min=0.087ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 81 <= 0.094ns, 35 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.345, max=0.398, avg=0.370, sd=0.010], skew [0.053 vs 0.057], 100% {0.345, 0.398} (wid=0.063 ws=0.034) (gid=0.370 gs=0.057)
        Skew group summary eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.345, max=0.398, avg=0.370, sd=0.010], skew [0.053 vs 0.057], 100% {0.345, 0.398} (wid=0.063 ws=0.034) (gid=0.370 gs=0.057)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.8 real=0:00:00.8)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 143, tested: 143, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
          cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
          sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.843pF, leaf=7.707pF, total=8.549pF
          wire lengths     : top=0.000um, trunk=5330.100um, leaf=42944.500um, total=48274.600um
          hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11917.400um, total=15905.800um
        Clock DAG net violations eGRPC after DRV fixing:
          Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=16 avg=0.078ns sd=0.014ns min=0.036ns max=0.100ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.003ns min=0.087ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 81 <= 0.094ns, 35 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.345, max=0.398, avg=0.370, sd=0.010], skew [0.053 vs 0.057], 100% {0.345, 0.398} (wid=0.063 ws=0.034) (gid=0.370 gs=0.057)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.345, max=0.398, avg=0.370, sd=0.010], skew [0.053 vs 0.057], 100% {0.345, 0.398} (wid=0.063 ws=0.034) (gid=0.370 gs=0.057)
        Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 6 insts, 12 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
          cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
          sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.843pF, leaf=7.707pF, total=8.549pF
          wire lengths     : top=0.000um, trunk=5330.100um, leaf=42944.500um, total=48274.600um
          hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11917.400um, total=15905.800um
        Clock DAG net violations before routing clock trees:
          Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=16 avg=0.078ns sd=0.014ns min=0.036ns max=0.100ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.003ns min=0.087ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 81 <= 0.094ns, 35 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.345, max=0.398, avg=0.370, sd=0.010], skew [0.053 vs 0.057], 100% {0.345, 0.398} (wid=0.063 ws=0.034) (gid=0.370 gs=0.057)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.345, max=0.398, avg=0.370, sd=0.010], skew [0.053 vs 0.057], 100% {0.345, 0.398} (wid=0.063 ws=0.034) (gid=0.370 gs=0.057)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (3:51:37 mem=3047.1M) ***
Total net bbox length = 1.364e+06 (6.060e+05 7.584e+05) (ext = 4.753e+04)
Move report: Detail placement moves 1244 insts, mean move: 0.80 um, max move: 5.00 um
	Max move on inst (U10851): (356.80, 30.60) --> (353.60, 28.80)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 3047.1MB
Summary Report:
Instances move: 1244 (out of 76205 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 5.00 um (Instance: U10851) (356.8, 30.6) -> (353.6, 28.8)
	Length: 24 sites, height: 1 rows, site name: core, cell type: AOI22D4
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.365e+06 (6.063e+05 7.586e+05) (ext = 4.753e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 3047.1MB
*** Finished refinePlace (3:51:41 mem=3047.1M) ***
  Moved 282, flipped 14 and cell swapped 0 of 12427 clock instance(s) during refinement.
  The largest move was 4.4 microns for core_instance_sfp_instance_fifo_inst_int_q1_reg_16_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.0 real=0:00:04.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:10.9 real=0:00:10.9)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 81199 (unrouted=23, trialRouted=81176, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 143 nets for routing of which 143 have one or more fixed wires.
(ccopt eGR): Start to route 143 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3073.07 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3073.07 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=81319  numIgnoredNets=81176
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 143 clock nets ( 143 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 143 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 143 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.634820e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 83 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 83 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.351200e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 79 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 79 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.935820e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 40 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 40 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.248786e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 274827
[NR-eGR]     M2  (2V) length: 4.548108e+05um, number of vias: 374122
[NR-eGR]     M3  (3H) length: 5.311635e+05um, number of vias: 42392
[NR-eGR]     M4  (4V) length: 3.097685e+05um, number of vias: 15341
[NR-eGR]     M5  (5H) length: 1.430186e+05um, number of vias: 8931
[NR-eGR]     M6  (6V) length: 5.692298e+04um, number of vias: 7495
[NR-eGR]     M7  (7H) length: 3.693960e+04um, number of vias: 9508
[NR-eGR]     M8  (8V) length: 5.953772e+04um, number of vias: 0
[NR-eGR] Total length: 1.592162e+06um, number of vias: 732616
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.829800e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12569
[NR-eGR]     M2  (2V) length: 1.180980e+04um, number of vias: 14864
[NR-eGR]     M3  (3H) length: 2.119400e+04um, number of vias: 6235
[NR-eGR]     M4  (4V) length: 1.438830e+04um, number of vias: 130
[NR-eGR]     M5  (5H) length: 9.059000e+02um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.829800e+04um, number of vias: 33798
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.829800e+04um, number of vias: 33798
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.47 sec, Real: 1.47 sec, Curr Mem: 3009.07 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/.rgfYSgjrN
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.7 real=0:00:01.7)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 143 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 143 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/14 12:54:52, mem=2630.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 14 12:54:52 2022
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/acc of net acc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/div of net div because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wr_norm of net wr_norm because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=81342)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar 14 12:54:54 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 81340 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 2713.34 (MB), peak = 2921.39 (MB)
#Merging special wires: starts on Mon Mar 14 12:55:25 2022 with memory = 2713.56 (MB), peak = 2921.39 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB
#reading routing guides ......
#
#Finished routing data preparation on Mon Mar 14 12:55:26 2022
#
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = 37.74 (MB)
#Total memory = 2713.66 (MB)
#Peak memory = 2921.39 (MB)
#
#
#Start global routing on Mon Mar 14 12:55:26 2022
#
#
#Start global routing initialization on Mon Mar 14 12:55:26 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Mar 14 12:55:26 2022
#
#Start routing resource analysis on Mon Mar 14 12:55:26 2022
#
#Routing resource analysis is done on Mon Mar 14 12:55:27 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3122           0       43472    93.95%
#  M2             V        3133           0       43472     0.00%
#  M3             H        3122           0       43472     0.00%
#  M4             V        3133           0       43472     0.00%
#  M5             H        3122           0       43472     0.00%
#  M6             V        3133           0       43472     0.00%
#  M7             H         780           0       43472     0.00%
#  M8             V         782           0       43472     0.00%
#  --------------------------------------------------------------
#  Total                  20327       0.00%      347776    11.74%
#
#  143 nets (0.18%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar 14 12:55:27 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2719.29 (MB), peak = 2921.39 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Mon Mar 14 12:55:27 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2719.69 (MB), peak = 2921.39 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2729.46 (MB), peak = 2921.39 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2731.36 (MB), peak = 2921.39 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 23 (skipped).
#Total number of selected nets for routing = 143.
#Total number of unselected nets (but routable) for routing = 81176 (skipped).
#Total number of nets in the design = 81342.
#
#81176 skipped nets do not have any wires.
#143 routable nets have only global wires.
#143 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                143               0  
#------------------------------------------------
#        Total                143               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                143         1364           79812  
#-------------------------------------------------------------
#        Total                143         1364           79812  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 45702 um.
#Total half perimeter of net bounding box = 16625 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 10265 um.
#Total wire length on LAYER M3 = 20220 um.
#Total wire length on LAYER M4 = 14326 um.
#Total wire length on LAYER M5 = 891 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 26253
#Up-Via Summary (total 26253):
#           
#-----------------------
# M1              12569
# M2               8895
# M3               4666
# M4                123
#-----------------------
#                 26253 
#
#Total number of involved priority nets 143
#Maximum src to sink distance for priority net 466.1
#Average of max src_to_sink distance for priority net 97.8
#Average of ave src_to_sink distance for priority net 54.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 19.52 (MB)
#Total memory = 2733.18 (MB)
#Peak memory = 2921.39 (MB)
#
#Finished global routing on Mon Mar 14 12:55:35 2022
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2725.15 (MB), peak = 2921.39 (MB)
#Start Track Assignment.
#Done with 5637 horizontal wires in 2 hboxes and 6998 vertical wires in 2 hboxes.
#Done with 5512 horizontal wires in 2 hboxes and 6831 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 50138 um.
#Total half perimeter of net bounding box = 16625 um.
#Total wire length on LAYER M1 = 4357 um.
#Total wire length on LAYER M2 = 10165 um.
#Total wire length on LAYER M3 = 19798 um.
#Total wire length on LAYER M4 = 14904 um.
#Total wire length on LAYER M5 = 915 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 26253
#Up-Via Summary (total 26253):
#           
#-----------------------
# M1              12569
# M2               8895
# M3               4666
# M4                123
#-----------------------
#                 26253 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2741.37 (MB), peak = 2921.39 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = 65.67 (MB)
#Total memory = 2741.43 (MB)
#Peak memory = 2921.39 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.7% of the total area was rechecked for DRC, and 58.9% required routing.
#   number of violations = 0
#cpu time = 00:01:02, elapsed time = 00:01:02, memory = 2765.83 (MB), peak = 2921.39 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 48281 um.
#Total half perimeter of net bounding box = 16625 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 931 um.
#Total wire length on LAYER M3 = 22972 um.
#Total wire length on LAYER M4 = 23479 um.
#Total wire length on LAYER M5 = 900 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 38478
#Total number of multi-cut vias = 142 (  0.4%)
#Total number of single cut vias = 38336 ( 99.6%)
#Up-Via Summary (total 38478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12427 ( 98.9%)       142 (  1.1%)      12569
# M2             12556 (100.0%)         0 (  0.0%)      12556
# M3             13226 (100.0%)         0 (  0.0%)      13226
# M4               127 (100.0%)         0 (  0.0%)        127
#-----------------------------------------------------------
#                38336 ( 99.6%)       142 (  0.4%)      38478 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:04
#Elapsed time = 00:01:04
#Increased memory = -11.50 (MB)
#Total memory = 2729.94 (MB)
#Peak memory = 2921.39 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:01:04
#Increased memory = -11.50 (MB)
#Total memory = 2729.94 (MB)
#Peak memory = 2921.39 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:51
#Elapsed time = 00:01:51
#Increased memory = 86.43 (MB)
#Total memory = 2716.66 (MB)
#Peak memory = 2921.39 (MB)
#Number of warnings = 6
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 14 12:56:43 2022
#
% End globalDetailRoute (date=03/14 12:56:43, total cpu=0:01:51, real=0:01:51, peak res=2765.9M, current mem=2715.7M)
        NanoRoute done. (took cpu=0:01:51 real=0:01:51)
      Clock detailed routing done.
Checking guided vs. routed lengths for 143 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000            2
        50.000     100.000          114
       100.000     150.000           10
       150.000     200.000            9
       200.000     250.000            4
       250.000     300.000            1
       300.000     350.000            1
       350.000     400.000            0
       400.000     450.000            1
       450.000     500.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          104
        0.000      2.000           19
        2.000      4.000            5
        4.000      6.000            3
        6.000      8.000            6
        8.000     10.000            1
       10.000     12.000            1
       12.000     14.000            1
       14.000     16.000            2
       16.000     18.000            0
       18.000     20.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_77 (93 terminals)
    Guided length:  max path =    90.000um, total =   300.400um
    Routed length:  max path =    87.400um, total =   372.760um
    Deviation:      max path =    -2.889%,  total =    24.088%

    Net CTS_4 (101 terminals)
    Guided length:  max path =    62.200um, total =   312.400um
    Routed length:  max path =    62.400um, total =   386.550um
    Deviation:      max path =     0.322%,  total =    23.736%

    Net CTS_42 (101 terminals)
    Guided length:  max path =    58.400um, total =   322.098um
    Routed length:  max path =    58.600um, total =   396.855um
    Deviation:      max path =     0.342%,  total =    23.210%

    Net CTS_127 (94 terminals)
    Guided length:  max path =    61.800um, total =   288.300um
    Routed length:  max path =    57.800um, total =   352.530um
    Deviation:      max path =    -6.472%,  total =    22.279%

    Net CTS_67 (101 terminals)
    Guided length:  max path =    80.800um, total =   339.300um
    Routed length:  max path =    79.200um, total =   414.570um
    Deviation:      max path =    -1.980%,  total =    22.184%

    Net CTS_37 (101 terminals)
    Guided length:  max path =    74.200um, total =   327.200um
    Routed length:  max path =    75.800um, total =   398.160um
    Deviation:      max path =     2.156%,  total =    21.687%

    Net CTS_25 (101 terminals)
    Guided length:  max path =    78.401um, total =   325.800um
    Routed length:  max path =    76.200um, total =   395.790um
    Deviation:      max path =    -2.807%,  total =    21.483%

    Net CTS_45 (101 terminals)
    Guided length:  max path =   116.000um, total =   364.399um
    Routed length:  max path =   101.400um, total =   442.020um
    Deviation:      max path =   -12.586%,  total =    21.301%

    Net CTS_119 (101 terminals)
    Guided length:  max path =    66.801um, total =   332.999um
    Routed length:  max path =    75.000um, total =   403.925um
    Deviation:      max path =    12.274%,  total =    21.299%

    Net CTS_132 (101 terminals)
    Guided length:  max path =    77.800um, total =   344.700um
    Routed length:  max path =    75.400um, total =   417.890um
    Deviation:      max path =    -3.085%,  total =    21.233%

Set FIXED routing status on 143 net(s)
Set FIXED placed status on 142 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3048.93 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3119.80 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3119.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 37050
[NR-eGR] Read numTotalNets=81319  numIgnoredNets=143
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 81176 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1364 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.08% V. EstWL: 9.262260e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 79812 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.497379e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         7( 0.01%)   ( 0.01%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        15( 0.01%)   ( 0.01%) 
[NR-eGR]      M7  (7)       109( 0.09%)   ( 0.09%) 
[NR-eGR]      M8  (8)        97( 0.08%)   ( 0.08%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total              232( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 274827
[NR-eGR]     M2  (2V) length: 4.549806e+05um, number of vias: 373398
[NR-eGR]     M3  (3H) length: 5.317246e+05um, number of vias: 47804
[NR-eGR]     M4  (4V) length: 3.068813e+05um, number of vias: 15696
[NR-eGR]     M5  (5H) length: 1.442813e+05um, number of vias: 8949
[NR-eGR]     M6  (6V) length: 5.755401e+04um, number of vias: 7497
[NR-eGR]     M7  (7H) length: 3.734360e+04um, number of vias: 9532
[NR-eGR]     M8  (8V) length: 6.000872e+04um, number of vias: 0
[NR-eGR] Total length: 1.592774e+06um, number of vias: 737703
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.27 sec, Real: 3.27 sec, Curr Mem: 3069.76 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.7 real=0:00:03.7)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 81199 (unrouted=23, trialRouted=81176, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:57 real=0:01:57)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=76205 and nets=81342 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 3052.762M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.1 real=0:00:01.1)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after routing clock trees:
    cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
    cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
    cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
    sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.842pF, leaf=7.692pF, total=8.534pF
    wire lengths     : top=0.000um, trunk=5337.000um, leaf=42944.000um, total=48281.000um
    hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11919.200um, total=15907.600um
  Clock DAG net violations after routing clock trees:
    Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=16 avg=0.078ns sd=0.014ns min=0.036ns max=0.099ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.003ns min=0.085ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 84 <= 0.094ns, 33 <= 0.100ns, 10 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
  CCOpt::Phase::Routing done. (took cpu=0:01:59 real=0:01:59)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 143, tested: 143, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.842pF, leaf=7.692pF, total=8.534pF
      wire lengths     : top=0.000um, trunk=5337.000um, leaf=42944.000um, total=48281.000um
      hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11919.200um, total=15907.600um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=16 avg=0.078ns sd=0.014ns min=0.036ns max=0.099ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.003ns min=0.085ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 84 <= 0.094ns, 33 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
    Upsizing to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.9 real=0:00:00.9)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 143, tested: 143, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.842pF, leaf=7.692pF, total=8.534pF
      wire lengths     : top=0.000um, trunk=5337.000um, leaf=42944.000um, total=48281.000um
      hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11919.200um, total=15907.600um
    Clock DAG net violations PostConditioning after DRV fixing:
      Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=16 avg=0.078ns sd=0.014ns min=0.036ns max=0.099ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.003ns min=0.085ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 84 <= 0.094ns, 33 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
    Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 143, nets tested: 143, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.842pF, leaf=7.692pF, total=8.534pF
      wire lengths     : top=0.000um, trunk=5337.000um, leaf=42944.000um, total=48281.000um
      hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11919.200um, total=15907.600um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=16 avg=0.078ns sd=0.014ns min=0.036ns max=0.099ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.003ns min=0.085ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 84 <= 0.094ns, 33 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
    Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
      cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
      sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.842pF, leaf=7.692pF, total=8.534pF
      wire lengths     : top=0.000um, trunk=5337.000um, leaf=42944.000um, total=48281.000um
      hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11919.200um, total=15907.600um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=16 avg=0.078ns sd=0.014ns min=0.036ns max=0.099ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.003ns min=0.085ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 84 <= 0.094ns, 33 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (3:53:43 mem=3079.4M) ***
Total net bbox length = 1.365e+06 (6.063e+05 7.586e+05) (ext = 4.753e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3079.4MB
Summary Report:
Instances move: 0 (out of 76205 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.365e+06 (6.063e+05 7.586e+05) (ext = 4.753e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3079.4MB
*** Finished refinePlace (3:53:45 mem=3079.4M) ***
    Moved 0, flipped 0 and cell swapped 0 of 12427 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.5 real=0:00:02.5)
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 81199 (unrouted=23, trialRouted=81176, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after post-conditioning:
    cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
    cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
    cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
    sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.842pF, leaf=7.692pF, total=8.534pF
    wire lengths     : top=0.000um, trunk=5337.000um, leaf=42944.000um, total=48281.000um
    hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11919.200um, total=15907.600um
  Clock DAG net violations after post-conditioning:
    Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=16 avg=0.078ns sd=0.014ns min=0.036ns max=0.099ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.003ns min=0.085ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 84 <= 0.094ns, 33 <= 0.100ns, 10 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:06.9 real=0:00:06.9)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        142     1409.040       0.769
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      0        0.000       0.000
  All                            142     1409.040       0.769
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      5337.000
  Leaf      42944.000
  Total     48281.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       3988.400
  Leaf       11919.200
  Total      15907.600
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate      Wire     Total
  ----------------------------------
  Top       0.000    0.000     0.000
  Trunk     0.769    0.842     1.611
  Leaf     11.720    7.692    19.412
  Total    12.489    8.534    21.023
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  12285    11.720     0.001       0.000      0.001    0.001
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------
  Capacitance    pF         1       0.003       0.000      0.003    [0.003]
  -----------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       16      0.078       0.014      0.036    0.099    {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}           -
  Leaf        0.105      127      0.094       0.003      0.085    0.103    {0 <= 0.063ns, 0 <= 0.084ns, 84 <= 0.094ns, 33 <= 0.100ns, 10 <= 0.105ns}         -
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     136      1370.880
  CKBD12    buffer       3        23.760
  CKBD8     buffer       1         5.760
  CKBD6     buffer       2         8.640
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.344     0.398     0.053       0.057         0.034           0.012           0.369        0.010     100% {0.344, 0.398}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.344     0.398     0.053       0.057         0.034           0.012           0.369        0.010     100% {0.344, 0.398}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.5 real=0:00:00.5)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:02.7 real=0:00:02.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
  cell areas       : b=1409.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1409.040um^2
  cell capacitance : b=0.769pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.769pF
  sink capacitance : count=12285, total=11.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.842pF, leaf=7.692pF, total=8.534pF
  wire lengths     : top=0.000um, trunk=5337.000um, leaf=42944.000um, total=48281.000um
  hp wire lengths  : top=0.000um, trunk=3988.400um, leaf=11919.200um, total=15907.600um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=16 avg=0.078ns sd=0.014ns min=0.036ns max=0.099ns {1 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=127 avg=0.094ns sd=0.003ns min=0.085ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 84 <= 0.094ns, 33 <= 0.100ns, 10 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 136 CKBD12: 3 CKBD8: 1 CKBD6: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.344, max=0.398, avg=0.369, sd=0.010], skew [0.053 vs 0.057], 100% {0.344, 0.398} (wid=0.062 ws=0.034) (gid=0.369 gs=0.056)
Logging CTS constraint violations...
  Clock tree clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (0.000,0.200), in power domain auto-default. Achieved capacitance of 0.087pF.
Type 'man IMPCCOPT-1033' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:03.2 real=0:00:03.2)
Runtime done. (took cpu=0:03:44 real=0:03:44)
Runtime Summary
===============
Clock Runtime:  (29%) Core CTS          60.70 (Init 9.03, Construction 17.51, Implementation 22.99, eGRPC 4.10, PostConditioning 4.39, Other 2.69)
Clock Runtime:  (63%) CTS services     131.85 (RefinePlace 11.76, EarlyGlobalClock 6.16, NanoRoute 110.62, ExtractRC 3.31, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS         14.41 (Init 4.36, CongRepair/EGR-DP 7.33, TimingUpdate 2.71, Other 0.00)
Clock Runtime: (100%) Total            206.96

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2701.8M, totSessionCpu=3:53:50 **
**WARN: (IMPOPT-576):	3 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	acc : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	div : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wr_norm : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2706.1M, totSessionCpu=3:54:02 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3063.5M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=3196.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=3200.7M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3200.68)
Total number of fetched objects 81319
End delay calculation. (MEM=3213.2 CPU=0:00:12.9 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=3213.2 CPU=0:00:16.3 REAL=0:00:16.0)
*** Done Building Timing Graph (cpu=0:00:19.8 real=0:00:20.0 totSessionCpu=3:54:25 mem=3213.2M)
** Profile ** Overall slacks :  cpu=0:00:20.6, mem=3213.2M
** Profile ** DRVs :  cpu=0:00:02.2, mem=3213.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.563  | -3.563  | -0.155  |
|           TNS (ns):| -3676.8 | -3676.0 | -0.834  |
|    Violating Paths:|  3062   |  3046   |   16    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.177%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3213.2M
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 2804.6M, totSessionCpu=3:54:28 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 76205

Instance distribution across the VT partitions:

 LVT : inst = 38410 (50.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 38410 (50.4%)

 HVT : inst = 37795 (49.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 37795 (49.6%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 3155.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3155.2M) ***
*** Starting optimizing excluded clock nets MEM= 3155.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3155.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:54:31.8/3:54:31.2 (1.0), mem = 3155.2M
(I,S,L,T): WC_VIEW: 208.46, 111.052, 3.01945, 322.532
(I,S,L,T): WC_VIEW: 208.46, 111.052, 3.01945, 322.532
*** DrvOpt [finish] : cpu/real = 0:00:09.5/0:00:09.5 (1.0), totSession cpu/real = 3:54:41.3/3:54:40.7 (1.0), mem = 3163.2M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -3.563
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:54:44.6/3:54:44.1 (1.0), mem = 3163.2M
(I,S,L,T): WC_VIEW: 208.46, 111.052, 3.01945, 322.532
*info: 143 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.563 TNS Slack -3676.836 Density 86.18
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.155|   -0.834|
|reg2reg   |-3.563|-3676.002|
|HEPG      |-3.563|-3676.002|
|All Paths |-3.563|-3676.836|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -3.563ns TNS -3676.004ns; HEPG WNS -3.563ns TNS -3676.004ns; all paths WNS -3.563ns TNS -3676.839ns; Real time 0:04:50
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.563|   -3.563|-3676.002|-3676.836|    86.18%|   0:00:00.0| 3198.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.547|   -3.547|-3674.823|-3675.657|    86.18%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.534|   -3.534|-3674.486|-3675.321|    86.18%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.522|   -3.522|-3673.780|-3674.614|    86.18%|   0:00:04.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.522|   -3.522|-3673.402|-3674.236|    86.18%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.517|   -3.517|-3673.220|-3674.054|    86.19%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.517|   -3.517|-3672.976|-3673.810|    86.19%|   0:00:03.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.517|   -3.517|-3672.774|-3673.608|    86.20%|   0:00:03.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_2_/D  |
|  -3.517|   -3.517|-3672.722|-3673.556|    86.20%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_2_/D  |
|  -3.517|   -3.517|-3672.334|-3673.168|    86.21%|   0:00:05.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_2_/D  |
|  -3.517|   -3.517|-3671.980|-3672.815|    86.23%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_2_/D  |
|  -3.517|   -3.517|-3671.963|-3672.797|    86.23%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_2_/D  |
|  -3.517|   -3.517|-3671.868|-3672.703|    86.23%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_2_/D  |
|  -3.517|   -3.517|-3671.748|-3672.583|    86.23%|   0:00:02.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_14_/D |
|  -3.517|   -3.517|-3671.593|-3672.427|    86.25%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_14_/D |
|  -3.517|   -3.517|-3671.590|-3672.425|    86.25%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_14_/D |
|  -3.517|   -3.517|-3671.554|-3672.388|    86.25%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_14_/D |
|  -3.517|   -3.517|-3671.424|-3672.258|    86.25%|   0:00:02.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_17_/D |
|  -3.517|   -3.517|-3671.414|-3672.249|    86.26%|   0:00:02.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_11_/D |
|  -3.517|   -3.517|-3671.404|-3672.238|    86.26%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_11_/D |
|  -3.517|   -3.517|-3671.354|-3672.188|    86.26%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_12_/D |
|  -3.517|   -3.517|-3671.344|-3672.178|    86.27%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_12_/D |
|  -3.517|   -3.517|-3671.338|-3672.172|    86.27%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_12_/D |
|  -3.517|   -3.517|-3671.331|-3672.165|    86.27%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_17_/D |
|  -3.517|   -3.517|-3671.325|-3672.159|    86.27%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_17_/D |
|  -3.517|   -3.517|-3671.284|-3672.118|    86.27%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_17_/D |
|  -3.517|   -3.517|-3671.258|-3672.092|    86.27%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_11_/D |
|  -3.517|   -3.517|-3671.252|-3672.086|    86.27%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_11_/D |
|  -3.517|   -3.517|-3671.251|-3672.087|    86.27%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_3_/D  |
|  -3.517|   -3.517|-3666.833|-3667.668|    86.27%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.517|   -3.517|-3662.701|-3663.537|    86.27%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.517|   -3.517|-3659.425|-3660.260|    86.28%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.517|   -3.517|-3652.421|-3653.257|    86.28%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3648.219|-3649.054|    86.28%|   0:00:01.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3646.455|-3647.290|    86.28%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3646.058|-3646.894|    86.28%|   0:00:04.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3644.567|-3645.402|    86.28%|   0:00:00.0| 3236.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3643.709|-3644.545|    86.28%|   0:00:00.0| 3274.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3641.941|-3642.776|    86.29%|   0:00:01.0| 3274.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.517|   -3.517|-3639.148|-3639.983|    86.29%|   0:00:01.0| 3274.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3631.961|-3632.796|    86.29%|   0:00:06.0| 3274.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3631.325|-3632.160|    86.29%|   0:00:00.0| 3274.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3629.565|-3630.400|    86.29%|   0:00:01.0| 3274.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3628.221|-3629.057|    86.30%|   0:00:01.0| 3271.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.517|   -3.517|-3627.946|-3628.781|    86.30%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.517|   -3.517|-3625.960|-3626.795|    86.30%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.517|   -3.517|-3625.674|-3626.509|    86.30%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.517|   -3.517|-3624.738|-3625.573|    86.31%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.517|   -3.517|-3623.125|-3623.960|    86.32%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.517|   -3.517|-3622.829|-3623.665|    86.33%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.517|   -3.517|-3618.297|-3619.132|    86.34%|   0:00:06.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3618.046|-3618.881|    86.34%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3617.141|-3617.976|    86.34%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3616.267|-3617.103|    86.35%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3614.827|-3615.663|    86.35%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.517|   -3.517|-3611.277|-3612.112|    86.35%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -3.517|   -3.517|-3611.133|-3611.969|    86.35%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -3.517|   -3.517|-3608.304|-3609.139|    86.36%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -3.517|   -3.517|-3604.930|-3605.766|    86.36%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -3.517|   -3.517|-3603.134|-3603.969|    86.37%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -3.517|   -3.517|-3602.531|-3603.366|    86.37%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -3.517|   -3.517|-3602.094|-3602.929|    86.37%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -3.517|   -3.517|-3600.653|-3601.488|    86.37%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -3.517|   -3.517|-3598.023|-3598.858|    86.38%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -3.517|   -3.517|-3595.331|-3596.166|    86.39%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.517|   -3.517|-3591.285|-3592.121|    86.39%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -3.517|   -3.517|-3590.976|-3591.812|    86.39%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -3.517|   -3.517|-3589.034|-3589.869|    86.40%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -3.517|   -3.517|-3587.717|-3588.552|    86.40%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -3.517|   -3.517|-3587.290|-3588.125|    86.40%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -3.517|   -3.517|-3579.735|-3580.570|    86.40%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -3.517|   -3.517|-3578.647|-3579.482|    86.41%|   0:00:16.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -3.517|   -3.517|-3578.297|-3579.132|    86.41%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -3.517|   -3.517|-3572.757|-3573.592|    86.47%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -3.517|   -3.517|-3571.369|-3572.205|    86.47%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -3.517|   -3.517|-3570.003|-3570.839|    86.48%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -3.517|   -3.517|-3569.006|-3569.841|    86.48%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -3.517|   -3.517|-3568.655|-3569.490|    86.49%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -3.517|   -3.517|-3567.011|-3567.846|    86.49%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -3.517|   -3.517|-3566.853|-3567.688|    86.50%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -3.517|   -3.517|-3564.989|-3565.824|    86.50%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -3.517|   -3.517|-3564.783|-3565.618|    86.50%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -3.517|   -3.517|-3564.398|-3565.233|    86.50%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -3.517|   -3.517|-3563.674|-3564.509|    86.51%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.517|   -3.517|-3563.646|-3564.482|    86.51%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.517|   -3.517|-3560.984|-3561.819|    86.53%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -3.517|   -3.517|-3559.941|-3560.776|    86.53%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -3.517|   -3.517|-3559.589|-3560.424|    86.54%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -3.517|   -3.517|-3558.979|-3559.815|    86.54%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -3.517|   -3.517|-3558.615|-3559.450|    86.54%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -3.517|   -3.517|-3556.710|-3557.546|    86.54%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -3.517|   -3.517|-3555.980|-3556.816|    86.55%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -3.517|   -3.517|-3551.727|-3552.562|    86.58%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -3.517|   -3.517|-3550.783|-3551.619|    86.58%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -3.517|   -3.517|-3550.760|-3551.595|    86.58%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -3.517|   -3.517|-3549.372|-3550.207|    86.61%|   0:00:05.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.517|   -3.517|-3547.935|-3548.771|    86.64%|   0:00:14.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.517|   -3.517|-3547.048|-3547.883|    86.64%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.517|   -3.517|-3546.564|-3547.399|    86.65%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.517|   -3.517|-3546.524|-3547.359|    86.65%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.517|   -3.517|-3546.465|-3547.300|    86.65%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -3.517|   -3.517|-3545.988|-3546.823|    86.65%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -3.517|   -3.517|-3545.934|-3546.769|    86.66%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -3.517|   -3.517|-3545.574|-3546.409|    86.66%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.517|   -3.517|-3545.478|-3546.313|    86.66%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.517|   -3.517|-3544.667|-3545.503|    86.69%|   0:00:08.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -3.517|   -3.517|-3544.602|-3545.437|    86.69%|   0:00:07.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -3.517|   -3.517|-3543.647|-3544.482|    86.70%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -3.517|   -3.517|-3543.293|-3544.129|    86.70%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -3.517|   -3.517|-3543.242|-3544.077|    86.70%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -3.517|   -3.517|-3543.149|-3543.985|    86.71%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -3.517|   -3.517|-3542.496|-3543.332|    86.71%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -3.517|   -3.517|-3542.044|-3542.879|    86.71%|   0:00:03.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -3.517|   -3.517|-3541.028|-3541.863|    86.73%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -3.517|   -3.517|-3540.604|-3541.439|    86.73%|   0:00:10.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -3.517|   -3.517|-3540.527|-3541.362|    86.73%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -3.517|   -3.517|-3539.528|-3540.363|    86.76%|   0:00:04.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -3.517|   -3.517|-3539.107|-3539.943|    86.76%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -3.517|   -3.517|-3539.066|-3539.901|    86.76%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -3.517|   -3.517|-3538.784|-3539.619|    86.76%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -3.517|   -3.517|-3538.638|-3539.474|    86.77%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -3.517|   -3.517|-3538.517|-3539.352|    86.77%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -3.517|   -3.517|-3537.865|-3538.700|    86.77%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -3.517|   -3.517|-3537.299|-3538.134|    86.77%|   0:00:06.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -3.517|   -3.517|-3536.641|-3537.477|    86.78%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -3.517|   -3.517|-3536.436|-3537.272|    86.78%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -3.517|   -3.517|-3535.980|-3536.816|    86.78%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.517|   -3.517|-3535.831|-3536.666|    86.79%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.517|   -3.517|-3535.460|-3536.296|    86.78%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.517|   -3.517|-3534.636|-3535.472|    86.79%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.517|   -3.517|-3534.436|-3535.271|    86.80%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -3.517|   -3.517|-3534.088|-3534.924|    86.80%|   0:00:03.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -3.517|   -3.517|-3532.466|-3533.301|    86.81%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.517|   -3.517|-3532.404|-3533.239|    86.81%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.517|   -3.517|-3531.490|-3532.325|    86.82%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.517|   -3.517|-3530.916|-3531.751|    86.82%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.517|   -3.517|-3530.910|-3531.745|    86.83%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.517|   -3.517|-3530.390|-3531.226|    86.83%|   0:00:04.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -3.517|   -3.517|-3530.333|-3531.168|    86.83%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -3.517|   -3.517|-3529.711|-3530.546|    86.84%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.517|   -3.517|-3529.464|-3530.299|    86.84%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.517|   -3.517|-3529.094|-3529.930|    86.84%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.517|   -3.517|-3528.809|-3529.645|    86.84%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.517|   -3.517|-3528.428|-3529.263|    86.85%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.517|   -3.517|-3528.365|-3529.201|    86.85%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.517|   -3.517|-3527.759|-3528.594|    86.85%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.517|   -3.517|-3527.253|-3528.089|    86.85%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.517|   -3.517|-3526.704|-3527.540|    86.85%|   0:00:04.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -3.517|   -3.517|-3526.586|-3527.421|    86.86%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -3.517|   -3.517|-3526.431|-3527.266|    86.86%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -3.517|   -3.517|-3526.368|-3527.204|    86.86%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -3.517|   -3.517|-3526.317|-3527.153|    86.86%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -3.517|   -3.517|-3526.302|-3527.138|    86.86%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -3.517|   -3.517|-3526.153|-3526.989|    86.86%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
|  -3.517|   -3.517|-3525.759|-3526.595|    86.86%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -3.517|   -3.517|-3525.534|-3526.369|    86.86%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -3.517|   -3.517|-3525.340|-3526.176|    86.86%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -3.517|   -3.517|-3525.239|-3526.075|    86.86%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -3.517|   -3.517|-3525.207|-3526.043|    86.86%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -3.517|   -3.517|-3524.900|-3525.735|    86.86%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -3.517|   -3.517|-3524.559|-3525.395|    86.86%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -3.517|   -3.517|-3524.519|-3525.354|    86.87%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -3.517|   -3.517|-3524.498|-3525.334|    86.87%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -3.517|   -3.517|-3524.429|-3525.265|    86.87%|   0:00:04.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.517|   -3.517|-3524.380|-3525.215|    86.87%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.517|   -3.517|-3524.306|-3525.142|    86.87%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.517|   -3.517|-3524.305|-3525.140|    86.87%|   0:00:04.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.517|   -3.517|-3524.236|-3525.099|    86.87%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -3.517|   -3.517|-3524.177|-3525.040|    86.87%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.517|   -3.517|-3524.145|-3525.008|    86.87%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.517|   -3.517|-3524.039|-3524.902|    86.87%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.517|   -3.517|-3524.013|-3524.877|    86.87%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.517|   -3.517|-3523.994|-3524.857|    86.88%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.517|   -3.517|-3523.913|-3524.776|    86.88%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -3.517|   -3.517|-3523.765|-3524.629|    86.88%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -3.517|   -3.517|-3523.692|-3524.555|    86.88%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -3.517|   -3.517|-3523.677|-3524.541|    86.88%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -3.517|   -3.517|-3523.604|-3524.467|    86.88%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -3.517|   -3.517|-3523.160|-3524.023|    86.89%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -3.517|   -3.517|-3523.015|-3523.878|    86.89%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -3.517|   -3.517|-3522.854|-3523.717|    86.89%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -3.517|   -3.517|-3522.822|-3523.685|    86.89%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -3.517|   -3.517|-3522.431|-3523.295|    86.89%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -3.517|   -3.517|-3522.311|-3523.175|    86.89%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -3.517|   -3.517|-3521.726|-3522.589|    86.89%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -3.517|   -3.517|-3521.660|-3522.524|    86.89%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -3.517|   -3.517|-3521.537|-3522.400|    86.89%|   0:00:08.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -3.517|   -3.517|-3521.323|-3522.186|    86.90%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -3.517|   -3.517|-3520.907|-3521.770|    86.90%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -3.517|   -3.517|-3520.870|-3521.733|    86.90%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -3.517|   -3.517|-3520.428|-3521.292|    86.91%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -3.517|   -3.517|-3520.417|-3521.281|    86.92%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -3.517|   -3.517|-3520.104|-3520.967|    86.92%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -3.517|   -3.517|-3519.865|-3520.729|    86.92%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -3.517|   -3.517|-3519.854|-3520.717|    86.92%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -3.517|   -3.517|-3519.823|-3520.687|    86.93%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -3.517|   -3.517|-3519.714|-3520.577|    86.93%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -3.517|   -3.517|-3519.585|-3520.448|    86.93%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -3.517|   -3.517|-3519.482|-3520.345|    86.93%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -3.517|   -3.517|-3519.390|-3520.253|    86.93%|   0:00:03.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.517|   -3.517|-3519.303|-3520.167|    86.95%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.517|   -3.517|-3519.217|-3520.080|    86.95%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.517|   -3.517|-3519.084|-3519.948|    86.95%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.517|   -3.517|-3519.078|-3519.941|    86.95%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.517|   -3.517|-3519.025|-3519.888|    86.95%|   0:00:03.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.517|   -3.517|-3518.562|-3519.426|    86.96%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -3.517|   -3.517|-3518.439|-3519.302|    86.96%|   0:00:11.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -3.517|   -3.517|-3518.115|-3518.978|    86.96%|   0:00:05.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -3.517|   -3.517|-3517.812|-3518.676|    86.99%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -3.517|   -3.517|-3517.697|-3518.561|    86.99%|   0:00:09.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -3.517|   -3.517|-3517.601|-3518.444|    87.01%|   0:00:03.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -3.517|   -3.517|-3517.505|-3518.348|    87.01%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -3.517|   -3.517|-3517.329|-3518.172|    87.02%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -3.517|   -3.517|-3517.049|-3517.892|    87.02%|   0:00:04.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -3.517|   -3.517|-3517.024|-3517.866|    87.02%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -3.517|   -3.517|-3516.784|-3517.626|    87.02%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -3.517|   -3.517|-3515.441|-3516.284|    87.02%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -3.517|   -3.517|-3514.807|-3515.649|    87.02%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -3.517|   -3.517|-3514.663|-3515.506|    87.02%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -3.517|   -3.517|-3514.491|-3515.334|    87.02%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -3.517|   -3.517|-3514.362|-3515.205|    87.02%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -3.517|   -3.517|-3514.285|-3515.128|    87.03%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -3.517|   -3.517|-3514.071|-3514.914|    87.03%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -3.517|   -3.517|-3514.023|-3514.866|    87.03%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -3.517|   -3.517|-3514.000|-3514.844|    87.03%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -3.517|   -3.517|-3513.879|-3514.721|    87.05%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -3.517|   -3.517|-3513.861|-3514.704|    87.05%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -3.517|   -3.517|-3513.435|-3514.278|    87.05%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -3.517|   -3.517|-3513.400|-3514.243|    87.05%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -3.517|   -3.517|-3513.325|-3514.168|    87.05%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.517|   -3.517|-3512.852|-3513.694|    87.05%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.517|   -3.517|-3512.756|-3513.598|    87.05%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.517|   -3.517|-3512.717|-3513.560|    87.05%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.517|   -3.517|-3512.635|-3513.478|    87.05%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -3.517|   -3.517|-3512.410|-3513.253|    87.05%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -3.517|   -3.517|-3512.323|-3513.166|    87.05%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -3.517|   -3.517|-3512.280|-3513.123|    87.05%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -3.517|   -3.517|-3511.472|-3512.315|    87.06%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.517|   -3.517|-3510.924|-3511.766|    87.06%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.517|   -3.517|-3510.718|-3511.561|    87.06%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.517|   -3.517|-3510.679|-3511.522|    87.06%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.517|   -3.517|-3509.896|-3510.738|    87.06%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -3.517|   -3.517|-3509.340|-3510.183|    87.07%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -3.517|   -3.517|-3509.047|-3509.890|    87.06%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -3.517|   -3.517|-3508.866|-3509.709|    87.07%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -3.517|   -3.517|-3508.090|-3508.933|    87.07%|   0:00:04.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -3.517|   -3.517|-3507.873|-3508.716|    87.07%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -3.517|   -3.517|-3507.290|-3508.133|    87.09%|   0:00:04.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -3.517|   -3.517|-3507.153|-3507.996|    87.09%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -3.517|   -3.517|-3507.132|-3507.975|    87.09%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -3.517|   -3.517|-3506.924|-3507.767|    87.09%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -3.517|   -3.517|-3506.259|-3507.101|    87.09%|   0:00:03.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.517|   -3.517|-3506.158|-3507.000|    87.09%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -3.517|   -3.517|-3505.948|-3506.791|    87.10%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -3.517|   -3.517|-3505.905|-3506.748|    87.10%|   0:00:03.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -3.517|   -3.517|-3505.635|-3506.477|    87.10%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -3.517|   -3.517|-3505.250|-3506.093|    87.10%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -3.517|   -3.517|-3504.889|-3505.732|    87.10%|   0:00:06.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -3.517|   -3.517|-3504.828|-3505.671|    87.10%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -3.517|   -3.517|-3504.539|-3505.381|    87.10%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -3.517|   -3.517|-3504.206|-3505.049|    87.10%|   0:00:05.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -3.517|   -3.517|-3504.036|-3504.879|    87.10%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.517|   -3.517|-3503.908|-3504.751|    87.10%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.517|   -3.517|-3503.369|-3504.212|    87.10%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -3.517|   -3.517|-3503.201|-3504.044|    87.11%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -3.517|   -3.517|-3502.881|-3503.724|    87.11%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_9_/D          |
|  -3.517|   -3.517|-3502.766|-3503.608|    87.11%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_9_/D          |
|  -3.517|   -3.517|-3502.375|-3503.218|    87.11%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_9_/D          |
|  -3.517|   -3.517|-3501.835|-3502.678|    87.11%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_9_/D          |
|  -3.517|   -3.517|-3501.680|-3502.523|    87.11%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_9_/D          |
|  -3.517|   -3.517|-3500.815|-3501.657|    87.13%|   0:00:04.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -3.517|   -3.517|-3500.719|-3501.561|    87.13%|   0:00:05.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -3.517|   -3.517|-3500.605|-3501.448|    87.13%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -3.517|   -3.517|-3498.810|-3499.654|    87.13%|   0:00:03.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -3.517|   -3.517|-3498.677|-3499.521|    87.15%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.517|   -3.517|-3498.503|-3499.347|    87.15%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.517|   -3.517|-3498.285|-3499.121|    87.15%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.517|   -3.517|-3498.167|-3499.003|    87.15%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.517|   -3.517|-3498.136|-3498.972|    87.17%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.517|   -3.517|-3498.128|-3498.964|    87.17%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.517|   -3.517|-3498.029|-3498.865|    87.18%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.517|   -3.517|-3498.019|-3498.855|    87.18%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.517|   -3.517|-3498.010|-3498.845|    87.18%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.517|   -3.517|-3497.872|-3498.708|    87.18%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.517|   -3.517|-3497.864|-3498.700|    87.20%|   0:00:02.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -3.517|   -3.517|-3497.718|-3498.554|    87.20%|   0:00:05.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -3.517|   -3.517|-3497.531|-3498.367|    87.20%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -3.517|   -3.517|-3497.527|-3498.363|    87.21%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -3.517|   -3.517|-3497.427|-3498.263|    87.21%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -3.517|   -3.517|-3497.328|-3498.164|    87.21%|   0:00:03.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -3.517|   -3.517|-3497.206|-3498.042|    87.21%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -3.517|   -3.517|-3497.037|-3497.873|    87.21%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -3.517|   -3.517|-3496.686|-3497.522|    87.22%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.517|   -3.517|-3496.506|-3497.342|    87.22%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.517|   -3.517|-3496.501|-3497.337|    87.22%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.517|   -3.517|-3496.219|-3497.055|    87.22%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.517|   -3.517|-3496.227|-3497.063|    87.22%|   0:00:04.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -3.517|   -3.517|-3496.046|-3496.882|    87.22%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -3.517|   -3.517|-3496.044|-3496.881|    87.22%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -3.517|   -3.517|-3495.996|-3496.832|    87.22%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.517|   -3.517|-3495.874|-3496.710|    87.23%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.517|   -3.517|-3495.685|-3496.521|    87.23%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.517|   -3.517|-3495.487|-3496.323|    87.23%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.517|   -3.517|-3495.292|-3496.128|    87.23%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.517|   -3.517|-3495.148|-3495.984|    87.23%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -3.517|   -3.517|-3494.982|-3495.818|    87.24%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -3.517|   -3.517|-3494.887|-3495.723|    87.24%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -3.517|   -3.517|-3494.881|-3495.717|    87.24%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -3.517|   -3.517|-3491.669|-3492.506|    87.25%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory14_reg_154_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.517|   -3.517|-3491.277|-3492.113|    87.25%|   0:00:01.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/E                                    |
|  -3.517|   -3.517|-3491.270|-3492.106|    87.25%|   0:00:00.0| 3273.1M|        NA|       NA| NA                                                 |
|  -3.517|   -3.517|-3491.270|-3492.106|    87.25%|   0:00:00.0| 3273.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:21 real=0:06:21 mem=3273.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:22 real=0:06:21 mem=3273.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.155|   -0.836|
|reg2reg   |-3.517|-3491.270|
|HEPG      |-3.517|-3491.270|
|All Paths |-3.517|-3492.106|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -3.517ns TNS -3491.271ns; HEPG WNS -3.517ns TNS -3491.271ns; all paths WNS -3.517ns TNS -3492.107ns; Real time 0:11:12
** GigaOpt Optimizer WNS Slack -3.517 TNS Slack -3492.106 Density 87.25
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:01:19.0/4:01:17.8 (1.0), mem = 3273.1M
(I,S,L,T): WC_VIEW: 210.323, 113, 3.07097, 326.394
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.517  TNS Slack -3492.106 Density 87.25
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    87.25%|        -|  -3.517|-3492.106|   0:00:00.0| 3273.1M|
|    87.08%|      342|  -3.501|-3493.902|   0:00:14.0| 3273.1M|
|    86.09%|     4374|  -3.475|-3498.668|   0:00:52.0| 3276.5M|
|    86.09%|       32|  -3.475|-3498.668|   0:00:02.0| 3279.9M|
|    86.09%|        1|  -3.475|-3498.668|   0:00:01.0| 3279.9M|
|    86.09%|        0|  -3.475|-3498.668|   0:00:01.0| 3279.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.475  TNS Slack -3498.668 Density 86.09
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 143 constrained nets 
Layer 7 has 1164 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:13) (real = 0:01:13) **
(I,S,L,T): WC_VIEW: 208.184, 111.217, 3.00761, 322.409
*** AreaOpt [finish] : cpu/real = 0:01:13.6/0:01:13.5 (1.0), totSession cpu/real = 4:02:32.6/4:02:31.3 (1.0), mem = 3279.9M
End: Area Reclaim Optimization (cpu=0:01:14, real=0:01:14, mem=3275.86M, totSessionCpu=4:02:33).
*** Starting refinePlace (4:02:34 mem=3275.9M) ***
Total net bbox length = 1.372e+06 (6.109e+05 7.610e+05) (ext = 4.752e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 77299 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.176%
Density distribution unevenness ratio = 3.586%
Move report: Timing Driven Placement moves 28715 insts, mean move: 3.04 um, max move: 49.60 um
	Max move on inst (FE_RC_16095_0): (459.80, 581.40) --> (486.00, 558.00)
	Runtime: CPU: 0:00:19.1 REAL: 0:00:19.0 MEM: 3355.8MB
Move report: Detail placement moves 16508 insts, mean move: 0.54 um, max move: 7.00 um
	Max move on inst (FE_OFC7797_core_instance_mac_array_instance_q_temp_859): (420.60, 559.80) --> (427.60, 559.80)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 3355.8MB
Summary Report:
Instances move: 31800 (out of 77157 movable)
Instances flipped: 239
Mean displacement: 2.85 um
Max displacement: 49.80 um (Instance: FE_RC_16095_0) (459.8, 581.4) -> (486.2, 558)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.398e+06 (6.346e+05 7.629e+05) (ext = 4.742e+04)
Runtime: CPU: 0:00:22.6 REAL: 0:00:23.0 MEM: 3355.8MB
*** Finished refinePlace (4:02:56 mem=3355.8M) ***
Finished re-routing un-routed nets (0:00:00.1 3355.8M)


Density : 0.8609
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:27.1 real=0:00:27.0 mem=3355.8M) ***
** GigaOpt Optimizer WNS Slack -3.474 TNS Slack -3513.267 Density 86.09
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.155|   -0.898|
|reg2reg   |-3.474|-3512.369|
|HEPG      |-3.474|-3512.369|
|All Paths |-3.474|-3513.267|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 143 constrained nets 
Layer 7 has 1164 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:08:05 real=0:08:05 mem=3355.8M) ***

(I,S,L,T): WC_VIEW: 208.187, 111.211, 3.00761, 322.406
*** SetupOpt [finish] : cpu/real = 0:08:17.5/0:08:16.7 (1.0), totSession cpu/real = 4:03:02.1/4:03:00.8 (1.0), mem = 3320.7M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:03:02.6/4:03:01.3 (1.0), mem = 3174.7M
(I,S,L,T): WC_VIEW: 208.187, 111.211, 3.00761, 322.406
*info: 143 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.474 TNS Slack -3513.267 Density 86.09
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.155|   -0.898|
|reg2reg   |-3.474|-3512.369|
|HEPG      |-3.474|-3512.369|
|All Paths |-3.474|-3513.267|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -3.474ns TNS -3512.371ns; HEPG WNS -3.474ns TNS -3512.371ns; all paths WNS -3.474ns TNS -3513.269ns; Real time 0:13:07
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.474|   -3.474|-3512.369|-3513.267|    86.09%|   0:00:00.0| 3213.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.463|   -3.463|-3511.303|-3512.201|    86.09%|   0:00:26.0| 3273.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.455|   -3.455|-3511.143|-3512.040|    86.10%|   0:00:05.0| 3273.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.451|   -3.451|-3510.419|-3511.317|    86.10%|   0:00:22.0| 3331.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.450|   -3.450|-3509.735|-3510.633|    86.10%|   0:00:27.0| 3331.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.450|   -3.450|-3509.680|-3510.577|    86.10%|   0:00:07.0| 3331.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.448|   -3.448|-3509.740|-3510.637|    86.10%|   0:00:00.0| 3331.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.448|   -3.448|-3509.606|-3510.504|    86.10%|   0:00:09.0| 3331.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.442|   -3.442|-3509.161|-3510.059|    86.11%|   0:00:01.0| 3331.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.443|   -3.443|-3508.927|-3509.825|    86.11%|   0:00:14.0| 3331.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.439|   -3.439|-3508.858|-3509.756|    86.12%|   0:00:02.0| 3331.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.439|   -3.439|-3508.786|-3509.683|    86.12%|   0:00:06.0| 3255.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.432|   -3.432|-3508.412|-3509.310|    86.14%|   0:00:01.0| 3255.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.432|   -3.432|-3507.873|-3508.771|    86.14%|   0:00:34.0| 3275.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.430|   -3.430|-3507.760|-3508.658|    86.16%|   0:00:02.0| 3275.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.430|   -3.430|-3507.672|-3508.570|    86.16%|   0:00:28.0| 3283.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_2_/D  |
|  -3.427|   -3.427|-3507.596|-3508.494|    86.16%|   0:00:08.0| 3283.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.427|   -3.427|-3507.306|-3508.203|    86.17%|   0:00:05.0| 3266.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.427|   -3.427|-3507.297|-3508.195|    86.17%|   0:00:00.0| 3266.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.424|   -3.424|-3506.694|-3507.591|    86.22%|   0:00:03.0| 3269.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_2_/D  |
|  -3.421|   -3.421|-3506.427|-3507.325|    86.22%|   0:00:02.0| 3269.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.421|   -3.421|-3506.332|-3507.230|    86.26%|   0:00:03.0| 3289.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_2_/D  |
|  -3.418|   -3.418|-3505.864|-3506.762|    86.27%|   0:00:01.0| 3289.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_2_/D  |
|  -3.418|   -3.418|-3505.747|-3506.645|    86.27%|   0:00:00.0| 3289.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_2_/D  |
|  -3.413|   -3.413|-3505.422|-3506.320|    86.28%|   0:00:01.0| 3289.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.412|   -3.412|-3505.308|-3506.206|    86.28%|   0:00:04.0| 3289.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.412|   -3.412|-3505.292|-3506.190|    86.28%|   0:00:02.0| 3273.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.411|   -3.411|-3504.979|-3505.876|    86.33%|   0:00:03.0| 3273.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.408|   -3.408|-3504.503|-3505.401|    86.34%|   0:00:01.0| 3273.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_2_/D  |
|  -3.404|   -3.404|-3504.138|-3505.035|    86.34%|   0:00:04.0| 3345.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.404|   -3.404|-3504.124|-3505.022|    86.34%|   0:00:01.0| 3345.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.403|   -3.403|-3503.882|-3504.780|    86.36%|   0:00:01.0| 3345.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.403|   -3.403|-3503.873|-3504.771|    86.36%|   0:00:01.0| 3345.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.400|   -3.400|-3503.541|-3504.439|    86.36%|   0:00:01.0| 3345.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_8_/D  |
|  -3.400|   -3.400|-3503.531|-3504.428|    86.36%|   0:00:07.0| 3345.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_8_/D  |
|  -3.397|   -3.397|-3503.146|-3504.044|    86.37%|   0:00:02.0| 3345.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.397|   -3.397|-3503.139|-3504.037|    86.37%|   0:00:01.0| 3345.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.394|   -3.394|-3502.750|-3503.648|    86.39%|   0:00:02.0| 3345.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_7_/D  |
|  -3.393|   -3.393|-3502.710|-3503.608|    86.39%|   0:00:04.0| 3288.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.392|   -3.392|-3502.401|-3503.299|    86.40%|   0:00:06.0| 3308.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_7_/D  |
|  -3.390|   -3.390|-3502.216|-3503.114|    86.42%|   0:00:07.0| 3288.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.390|   -3.390|-3501.460|-3502.358|    86.44%|   0:00:11.0| 3319.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.386|   -3.386|-3501.276|-3502.174|    86.45%|   0:00:00.0| 3319.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.387|   -3.387|-3501.241|-3502.139|    86.45%|   0:00:01.0| 3319.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.387|   -3.387|-3501.240|-3502.138|    86.45%|   0:00:00.0| 3319.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.383|   -3.383|-3501.128|-3502.025|    86.45%|   0:00:02.0| 3319.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_7_/D  |
|  -3.383|   -3.383|-3500.831|-3501.729|    86.47%|   0:00:09.0| 3376.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_9_/D  |
|  -3.381|   -3.381|-3500.488|-3501.386|    86.48%|   0:00:07.0| 3359.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.381|   -3.381|-3500.485|-3501.383|    86.48%|   0:00:01.0| 3359.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.379|   -3.379|-3500.439|-3501.337|    86.49%|   0:00:02.0| 3338.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_1_/D  |
|  -3.378|   -3.378|-3500.259|-3501.156|    86.50%|   0:00:02.0| 3338.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.377|   -3.377|-3500.075|-3500.972|    86.50%|   0:00:05.0| 3338.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.377|   -3.377|-3500.030|-3500.928|    86.50%|   0:00:00.0| 3338.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.376|   -3.376|-3499.877|-3500.775|    86.51%|   0:00:04.0| 3338.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.376|   -3.376|-3499.840|-3500.737|    86.51%|   0:00:01.0| 3338.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.373|   -3.373|-3499.334|-3500.232|    86.52%|   0:00:08.0| 3321.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.371|   -3.371|-3498.898|-3499.796|    86.56%|   0:00:12.0| 3321.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.371|   -3.371|-3498.892|-3499.790|    86.56%|   0:00:02.0| 3321.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.369|   -3.369|-3498.668|-3499.566|    86.57%|   0:00:02.0| 3321.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.369|   -3.369|-3498.609|-3499.507|    86.57%|   0:00:01.0| 3321.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.368|   -3.368|-3498.484|-3499.382|    86.58%|   0:00:06.0| 3321.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.368|   -3.368|-3498.472|-3499.370|    86.58%|   0:00:00.0| 3321.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
Dumping Information for Job 590 **WARN: (IMPESI-3014):	The RC network is incomplete for net n15830. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net n5324. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net n15830. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 592 **WARN: (IMPESI-3014):	The RC network is incomplete for net n5324. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net n5324. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -3.368|   -3.368|-3498.924|-3499.821|    86.83%|   0:01:06.0| 3352.8M|   WC_VIEW|  default| core_instance_sfp_instance_fifo_inst_int_rd_ptr_re |
|        |         |         |         |          |            |        |          |         | g_1_/Q                                             |
|  -3.368|   -3.368|-3498.914|-3499.812|    86.83%|   0:00:00.0| 3352.8M|   WC_VIEW|  default| core_instance_sfp_instance_fifo_inst_int_rd_ptr_re |
|        |         |         |         |          |            |        |          |         | g_1_/Q                                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 82584
End delay calculation. (MEM=0 CPU=0:00:13.1 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:16.8 REAL=0:00:17.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:24.4/0:00:24.3 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 1 and inserted 33 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.302|   -3.302|-3413.730|-3415.590|    86.83%|   0:00:41.0| 3389.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.300|   -3.300|-3413.597|-3415.456|    86.83%|   0:00:04.0| 3408.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.298|   -3.298|-3413.511|-3415.371|    86.84%|   0:00:01.0| 3408.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
Dumping Information for Job 312 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN47315_n. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net n15536. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN47315_n. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net n15536. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -3.298|   -3.298|-3414.145|-3416.004|    86.84%|   0:00:13.0| 3408.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.296|   -3.296|-3414.133|-3415.992|    86.84%|   0:00:01.0| 3408.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.295|   -3.295|-3414.072|-3415.932|    86.85%|   0:00:04.0| 3408.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.295|   -3.295|-3414.060|-3415.920|    86.85%|   0:00:00.0| 3408.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.296|   -3.296|-3414.032|-3415.893|    86.87%|   0:00:04.0| 3408.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
|  -3.296|   -3.296|-3413.820|-3415.681|    86.88%|   0:00:03.0| 3408.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 32 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.282|   -3.282|-3342.025|-3346.905|    86.88%|   0:00:14.0| 3414.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.280|   -3.280|-3341.941|-3346.821|    86.88%|   0:00:02.0| 3414.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.277|   -3.277|-3341.741|-3346.621|    86.88%|   0:00:00.0| 3414.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_10_/D |
|  -3.276|   -3.276|-3341.479|-3346.359|    86.88%|   0:00:03.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.273|   -3.273|-3341.177|-3346.057|    86.88%|   0:00:05.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.271|   -3.271|-3340.751|-3345.632|    86.88%|   0:00:01.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.271|   -3.271|-3340.749|-3345.629|    86.88%|   0:00:02.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.266|   -3.266|-3340.466|-3345.350|    86.88%|   0:00:00.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.260|   -3.260|-3340.308|-3345.191|    86.89%|   0:00:01.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_17_/D |
|  -3.258|   -3.258|-3340.347|-3345.230|    86.88%|   0:00:02.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.255|   -3.255|-3340.428|-3345.312|    86.88%|   0:00:23.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_17_/D |
|  -3.255|   -3.255|-3340.258|-3345.142|    86.89%|   0:00:09.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_17_/D |
|  -3.255|   -3.255|-3340.219|-3345.039|    86.89%|   0:00:00.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_17_/D |
|  -3.251|   -3.251|-3340.043|-3344.867|    86.89%|   0:00:02.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.251|   -3.251|-3340.018|-3344.842|    86.89%|   0:00:02.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.247|   -3.247|-3339.883|-3344.693|    86.90%|   0:00:00.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.245|   -3.245|-3339.767|-3344.612|    86.90%|   0:00:04.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_2_/D  |
|  -3.244|   -3.244|-3339.177|-3344.022|    86.90%|   0:00:06.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.241|   -3.241|-3338.984|-3343.829|    86.90%|   0:00:02.0| 3433.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.240|   -3.240|-3338.812|-3343.657|    86.90%|   0:00:11.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.236|   -3.236|-3339.043|-3343.938|    86.90%|   0:00:01.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.236|   -3.236|-3339.040|-3343.934|    86.90%|   0:00:02.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.235|   -3.235|-3338.902|-3343.797|    86.91%|   0:00:00.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.232|   -3.232|-3338.827|-3343.721|    86.91%|   0:00:00.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_5_/D  |
|  -3.232|   -3.232|-3338.820|-3343.714|    86.91%|   0:00:01.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_5_/D  |
|  -3.231|   -3.231|-3338.406|-3343.302|    86.91%|   0:00:01.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.231|   -3.231|-3338.380|-3343.276|    86.91%|   0:00:01.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.231|   -3.231|-3338.189|-3343.079|    86.92%|   0:00:00.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.232|   -3.232|-3338.102|-3342.991|    86.98%|   0:00:15.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.232|   -3.232|-3338.073|-3342.962|    86.99%|   0:00:02.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.232|   -3.232|-3337.928|-3342.812|    86.99%|   0:00:00.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.232|   -3.232|-3337.811|-3342.694|    87.04%|   0:00:05.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.232|   -3.232|-3337.788|-3342.672|    87.05%|   0:00:02.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.230|   -3.230|-3337.783|-3342.667|    87.05%|   0:00:00.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.229|   -3.229|-3337.759|-3342.642|    87.05%|   0:00:01.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.229|   -3.229|-3337.863|-3342.747|    87.06%|   0:00:05.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
|  -3.229|   -3.229|-3337.863|-3342.747|    87.06%|   0:00:02.0| 3414.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_7_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:55 real=0:09:54 mem=3414.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.363|   -3.229|  -4.884|-3342.747|    87.06%|   0:00:01.0| 3414.4M|   WC_VIEW|  default| out[118]                                           |
|  -0.195|   -3.229|  -4.128|-3341.335|    87.06%|   0:00:01.0| 3433.5M|   WC_VIEW|  default| out[118]                                           |
|  -0.178|   -3.229|  -4.111|-3341.318|    87.07%|   0:00:00.0| 3433.5M|   WC_VIEW|  default| out[59]                                            |
|  -0.178|   -3.229|  -4.057|-3341.264|    87.07%|   0:00:01.0| 3433.5M|   WC_VIEW|  default| out[118]                                           |
|  -0.173|   -3.229|  -4.049|-3341.226|    87.07%|   0:00:00.0| 3433.5M|   WC_VIEW|  default| out[118]                                           |
|  -0.173|   -3.229|  -3.949|-3341.126|    87.07%|   0:00:00.0| 3433.5M|   WC_VIEW|  default| out[118]                                           |
|  -0.173|   -3.229|  -3.944|-3341.121|    87.07%|   0:00:00.0| 3433.5M|   WC_VIEW|  default| out[118]                                           |
|  -0.173|   -3.229|  -3.937|-3341.116|    87.07%|   0:00:00.0| 3433.5M|   WC_VIEW|  default| out[118]                                           |
|  -0.173|   -3.229|  -3.937|-3341.116|    87.07%|   0:00:00.0| 3433.5M|   WC_VIEW|  default| out[118]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=3433.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:58 real=0:09:57 mem=3433.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.173|   -3.937|
|reg2reg   |-3.229|-3337.180|
|HEPG      |-3.229|-3337.180|
|All Paths |-3.229|-3341.116|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -3.229ns TNS -3337.182ns; HEPG WNS -3.229ns TNS -3337.182ns; all paths WNS -3.229ns TNS -3341.118ns; Real time 0:23:06
** GigaOpt Optimizer WNS Slack -3.229 TNS Slack -3341.116 Density 87.07
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:13:13.2/4:13:11.4 (1.0), mem = 3433.5M
(I,S,L,T): WC_VIEW: 210.627, 113.325, 3.05528, 327.008
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.229  TNS Slack -3341.116 Density 87.07
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    87.07%|        -|  -3.229|-3341.116|   0:00:00.0| 3433.5M|
|    86.99%|      178|  -3.229|-3340.349|   0:00:13.0| 3433.5M|
|    86.35%|     3147|  -3.215|-3340.250|   0:00:43.0| 3433.5M|
|    86.34%|       48|  -3.215|-3340.260|   0:00:02.0| 3433.5M|
|    86.34%|        0|  -3.215|-3340.260|   0:00:01.0| 3433.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.215  TNS Slack -3340.260 Density 86.34
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 1074 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:02) (real = 0:01:01) **
(I,S,L,T): WC_VIEW: 209.114, 112.077, 3.01373, 324.205
*** AreaOpt [finish] : cpu/real = 0:01:02.0/0:01:01.9 (1.0), totSession cpu/real = 4:14:15.2/4:14:13.3 (1.0), mem = 3433.5M
End: Area Reclaim Optimization (cpu=0:01:02, real=0:01:01, mem=3414.49M, totSessionCpu=4:14:15).
*** Starting refinePlace (4:14:16 mem=3414.5M) ***
Total net bbox length = 1.404e+06 (6.385e+05 7.651e+05) (ext = 4.743e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 77593 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 3.781%
Density distribution unevenness ratio = 3.701%
Move report: Timing Driven Placement moves 50129 insts, mean move: 2.10 um, max move: 27.40 um
	Max move on inst (FE_RC_11554_0): (476.40, 230.40) --> (465.20, 246.60)
	Runtime: CPU: 0:00:21.3 REAL: 0:00:21.0 MEM: 3506.0MB
Move report: Detail placement moves 30414 insts, mean move: 0.62 um, max move: 7.00 um
	Max move on inst (U52613): (401.40, 480.60) --> (396.20, 482.40)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3506.0MB
Summary Report:
Instances move: 50671 (out of 77452 movable)
Instances flipped: 1143
Mean displacement: 2.18 um
Max displacement: 28.20 um (Instance: FE_RC_11554_0) (476.4, 230.4) -> (464.4, 246.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.414e+06 (6.527e+05 7.613e+05) (ext = 4.739e+04)
Runtime: CPU: 0:00:23.3 REAL: 0:00:24.0 MEM: 3506.0MB
*** Finished refinePlace (4:14:40 mem=3506.0M) ***
Finished re-routing un-routed nets (0:00:00.1 3506.0M)


Density : 0.8646
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:26.4 real=0:00:27.0 mem=3506.0M) ***
** GigaOpt Optimizer WNS Slack -3.216 TNS Slack -3340.936 Density 86.46
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.221|   -4.036|
|reg2reg   |-3.216|-3336.900|
|HEPG      |-3.216|-3336.900|
|All Paths |-3.216|-3340.936|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -3.216ns TNS -3336.903ns; HEPG WNS -3.216ns TNS -3336.903ns; all paths WNS -3.216ns TNS -3340.938ns; Real time 0:24:35
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.216|   -3.216|-3336.900|-3340.936|    86.46%|   0:00:00.0| 3506.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.203|   -3.203|-3336.202|-3340.221|    86.49%|   0:01:33.0| 3506.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.199|   -3.199|-3335.674|-3339.742|    86.51%|   0:00:00.0| 3506.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.198|   -3.198|-3335.644|-3339.712|    86.51%|   0:00:07.0| 3506.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.198|   -3.198|-3335.323|-3339.392|    86.51%|   0:00:04.0| 3506.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.192|   -3.192|-3335.230|-3339.299|    86.52%|   0:00:00.0| 3506.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_2_/D  |
Dumping Information for Job 2089 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN45837_n43944. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -3.191|   -3.191|-3334.778|-3338.847|    86.52%|   0:00:10.0| 3506.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_2_/D  |
|  -3.191|   -3.191|-3334.692|-3338.761|    86.52%|   0:00:02.0| 3506.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_2_/D  |
|  -3.186|   -3.186|-3334.491|-3338.560|    86.53%|   0:00:05.0| 3506.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.184|   -3.184|-3334.465|-3338.513|    86.53%|   0:00:16.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.184|   -3.184|-3334.111|-3338.158|    86.53%|   0:00:07.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.179|   -3.179|-3333.841|-3337.889|    86.55%|   0:00:08.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_8_/D  |
|  -3.179|   -3.179|-3333.469|-3337.517|    86.55%|   0:00:06.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_8_/D  |
|  -3.177|   -3.177|-3333.008|-3337.057|    86.60%|   0:00:07.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.177|   -3.177|-3332.844|-3336.998|    86.60%|   0:00:03.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.174|   -3.174|-3332.341|-3336.490|    86.63%|   0:00:01.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.174|   -3.174|-3332.279|-3336.428|    86.63%|   0:00:01.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.168|   -3.168|-3332.121|-3336.272|    86.64%|   0:00:02.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.168|   -3.168|-3332.073|-3336.224|    86.64%|   0:00:08.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.167|   -3.167|-3331.613|-3335.765|    86.69%|   0:00:08.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.167|   -3.167|-3331.560|-3335.712|    86.69%|   0:00:02.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_19_/D |
|  -3.166|   -3.166|-3331.352|-3335.509|    86.72%|   0:00:06.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.164|   -3.164|-3331.236|-3335.393|    86.73%|   0:00:02.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.164|   -3.164|-3331.219|-3335.377|    86.73%|   0:00:00.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.165|   -3.165|-3331.172|-3335.329|    86.73%|   0:00:03.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.163|   -3.163|-3330.948|-3335.105|    86.73%|   0:00:00.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.162|   -3.162|-3330.935|-3335.092|    86.73%|   0:00:01.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.161|   -3.161|-3330.961|-3335.119|    86.75%|   0:00:02.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.161|   -3.161|-3330.831|-3334.979|    86.75%|   0:00:03.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.161|   -3.161|-3330.760|-3334.908|    86.78%|   0:00:04.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.161|   -3.161|-3330.636|-3334.785|    86.79%|   0:00:00.0| 3504.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 28 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.158|   -3.158|-3326.808|-3339.809|    87.11%|   0:01:04.0| 3476.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_10_/D |
|  -3.158|   -3.158|-3326.796|-3339.798|    87.11%|   0:00:03.0| 3475.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_10_/D |
|  -3.155|   -3.155|-3326.765|-3339.766|    87.11%|   0:00:00.0| 3475.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.155|   -3.155|-3326.494|-3339.496|    87.11%|   0:00:37.0| 3475.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.153|   -3.153|-3326.450|-3339.453|    87.11%|   0:00:03.0| 3475.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_5_/D  |
|  -3.151|   -3.151|-3326.390|-3339.393|    87.11%|   0:00:13.0| 3475.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_5_/D  |
|  -3.151|   -3.151|-3326.364|-3339.367|    87.10%|   0:00:02.0| 3475.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_3_/D  |
|  -3.150|   -3.150|-3326.030|-3339.034|    87.11%|   0:00:01.0| 3475.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
|  -3.149|   -3.149|-3325.973|-3338.979|    87.11%|   0:00:01.0| 3475.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_13_/D |
|  -3.149|   -3.149|-3325.971|-3338.976|    87.11%|   0:00:04.0| 3475.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_13_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 23 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.148|   -3.148|-3251.241|-3263.131|    87.13%|   0:00:16.0| 3477.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_5_/D  |
|  -3.147|   -3.147|-3251.103|-3262.993|    87.13%|   0:00:01.0| 3477.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_9_/D  |
|  -3.147|   -3.147|-3251.092|-3262.987|    87.14%|   0:00:01.0| 3477.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_9_/D  |
|  -3.147|   -3.147|-3251.092|-3262.987|    87.14%|   0:00:00.0| 3477.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_9_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:58 real=0:05:57 mem=3477.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.352|   -3.147| -11.895|-3262.987|    87.14%|   0:00:00.0| 3477.2M|   WC_VIEW|  default| out[98]                                            |
|  -0.300|   -3.147| -11.399|-3262.793|    87.14%|   0:00:03.0| 3515.4M|   WC_VIEW|  default| out[79]                                            |
|  -0.293|   -3.147| -11.392|-3262.784|    87.14%|   0:00:01.0| 3515.4M|   WC_VIEW|  default| out[79]                                            |
|  -0.293|   -3.147| -11.258|-3262.650|    87.15%|   0:00:00.0| 3515.4M|   WC_VIEW|  default| out[79]                                            |
|  -0.290|   -3.147| -11.252|-3262.640|    87.15%|   0:00:00.0| 3515.4M|   WC_VIEW|  default| out[79]                                            |
|  -0.290|   -3.147| -11.128|-3262.516|    87.15%|   0:00:00.0| 3515.4M|   WC_VIEW|  default| out[79]                                            |
|  -0.290|   -3.147| -11.123|-3262.511|    87.15%|   0:00:00.0| 3515.4M|   WC_VIEW|  default| out[79]                                            |
|  -0.290|   -3.147| -11.123|-3262.511|    87.15%|   0:00:00.0| 3515.4M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.8 real=0:00:04.0 mem=3515.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:03 real=0:06:03 mem=3515.4M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.290|  -11.123|
|reg2reg   |-3.147|-3251.388|
|HEPG      |-3.147|-3251.388|
|All Paths |-3.147|-3262.511|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -3.147ns TNS -3251.391ns; HEPG WNS -3.147ns TNS -3251.391ns; all paths WNS -3.147ns TNS -3262.515ns; Real time 0:30:38
** GigaOpt Optimizer WNS Slack -3.147 TNS Slack -3262.511 Density 87.15
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:20:46.1/4:20:43.5 (1.0), mem = 3515.4M
(I,S,L,T): WC_VIEW: 210.859, 113.57, 3.0479, 327.477
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.147  TNS Slack -3262.511 Density 87.15
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    87.15%|        -|  -3.147|-3262.511|   0:00:00.0| 3515.4M|
|    87.07%|      170|  -3.150|-3262.589|   0:00:12.0| 3515.4M|
|    86.63%|     2527|  -3.139|-3262.812|   0:00:39.0| 3515.4M|
|    86.63%|       13|  -3.139|-3262.819|   0:00:01.0| 3515.4M|
|    86.63%|        1|  -3.139|-3262.819|   0:00:01.0| 3515.4M|
|    86.63%|        0|  -3.139|-3262.819|   0:00:01.0| 3515.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.139  TNS Slack -3262.819 Density 86.63
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 1061 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:57.8) (real = 0:00:57.0) **
(I,S,L,T): WC_VIEW: 209.607, 112.544, 3.02095, 325.171
*** AreaOpt [finish] : cpu/real = 0:00:58.3/0:00:58.1 (1.0), totSession cpu/real = 4:21:44.3/4:21:41.7 (1.0), mem = 3515.4M
End: Area Reclaim Optimization (cpu=0:00:58, real=0:00:58, mem=3477.39M, totSessionCpu=4:21:44).
*** Starting refinePlace (4:21:45 mem=3477.4M) ***
Total net bbox length = 1.417e+06 (6.541e+05 7.627e+05) (ext = 4.731e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 77642 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 3.780%
Density distribution unevenness ratio = 3.747%
Move report: Timing Driven Placement moves 54914 insts, mean move: 1.70 um, max move: 30.40 um
	Max move on inst (FE_RC_15784_0): (319.60, 536.40) --> (335.60, 522.00)
	Runtime: CPU: 0:00:22.3 REAL: 0:00:22.0 MEM: 3575.5MB
Move report: Detail placement moves 34744 insts, mean move: 0.66 um, max move: 8.00 um
	Max move on inst (U51624): (187.80, 302.40) --> (181.60, 304.20)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3575.5MB
Summary Report:
Instances move: 55839 (out of 77501 movable)
Instances flipped: 268
Mean displacement: 1.81 um
Max displacement: 30.40 um (Instance: FE_RC_15784_0) (319.6, 536.4) -> (335.6, 522)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.414e+06 (6.536e+05 7.607e+05) (ext = 4.733e+04)
Runtime: CPU: 0:00:24.4 REAL: 0:00:24.0 MEM: 3575.5MB
*** Finished refinePlace (4:22:10 mem=3575.5M) ***
Finished re-routing un-routed nets (0:00:00.1 3575.5M)


Density : 0.8667
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:27.5 real=0:00:27.0 mem=3575.5M) ***
** GigaOpt Optimizer WNS Slack -3.144 TNS Slack -3272.372 Density 86.67
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.311|  -11.221|
|reg2reg   |-3.144|-3261.150|
|HEPG      |-3.144|-3261.150|
|All Paths |-3.144|-3272.372|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -3.145ns TNS -3261.153ns; HEPG WNS -3.145ns TNS -3261.153ns; all paths WNS -3.145ns TNS -3272.374ns; Real time 0:32:04
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.144|   -3.144|-3261.150|-3272.372|    86.67%|   0:00:00.0| 3575.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_8_/D  |
|  -3.135|   -3.135|-3260.946|-3272.167|    86.68%|   0:00:08.0| 3575.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.132|   -3.132|-3259.802|-3271.023|    86.68%|   0:00:54.0| 3575.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.132|   -3.132|-3259.452|-3270.673|    86.67%|   0:00:58.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.132|   -3.132|-3259.407|-3270.604|    86.67%|   0:00:02.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.133|   -3.133|-3259.237|-3270.433|    86.71%|   0:00:01.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_17_/D |
|  -3.128|   -3.128|-3259.130|-3270.326|    86.72%|   0:00:03.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_17_/D |
|  -3.127|   -3.127|-3259.118|-3270.321|    86.72%|   0:00:04.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_17_/D |
|  -3.123|   -3.123|-3258.976|-3270.188|    86.72%|   0:00:03.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_2_/D  |
|  -3.123|   -3.123|-3258.851|-3270.067|    86.72%|   0:01:21.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_2_/D  |
|  -3.123|   -3.123|-3258.768|-3269.985|    86.72%|   0:00:03.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_2_/D  |
|  -3.120|   -3.120|-3258.311|-3269.583|    86.77%|   0:00:02.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_17_/D |
|  -3.119|   -3.119|-3258.310|-3269.584|    86.77%|   0:00:09.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.119|   -3.119|-3258.301|-3269.575|    86.77%|   0:00:05.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.115|   -3.115|-3257.924|-3269.182|    86.78%|   0:00:01.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.112|   -3.112|-3257.554|-3268.860|    86.82%|   0:00:32.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_3_/D  |
|  -3.112|   -3.112|-3257.453|-3268.759|    86.82%|   0:00:22.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_3_/D  |
|  -3.114|   -3.114|-3257.382|-3268.690|    86.84%|   0:00:06.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_5_/D  |
|  -3.112|   -3.112|-3257.355|-3268.663|    86.84%|   0:00:05.0| 3573.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_3_/D  |
|  -3.117|   -3.117|-3257.417|-3268.725|    86.93%|   0:00:57.0| 3556.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_3_/D  |
|  -3.117|   -3.117|-3257.416|-3268.725|    86.93%|   0:00:00.0| 3556.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_3_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:57 real=0:05:56 mem=3556.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.312|   -3.117| -11.308|-3268.725|    86.93%|   0:00:00.0| 3556.5M|   WC_VIEW|  default| out[159]                                           |
|  -0.295|   -3.117| -11.223|-3268.640|    86.93%|   0:00:02.0| 3556.5M|   WC_VIEW|  default| out[79]                                            |
|  -0.295|   -3.117| -11.223|-3268.640|    86.93%|   0:00:00.0| 3556.5M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=3556.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:59 real=0:05:58 mem=3556.5M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.295|  -11.223|
|reg2reg   |-3.117|-3257.418|
|HEPG      |-3.117|-3257.418|
|All Paths |-3.117|-3268.640|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -3.117ns TNS -3257.420ns; HEPG WNS -3.117ns TNS -3257.420ns; all paths WNS -3.117ns TNS -3268.643ns; Real time 0:38:03
** GigaOpt Optimizer WNS Slack -3.117 TNS Slack -3268.640 Density 86.93
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:28:12.6/4:28:09.3 (1.0), mem = 3556.5M
(I,S,L,T): WC_VIEW: 210.229, 113.153, 3.03247, 326.414
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.117  TNS Slack -3268.640 Density 86.93
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    86.93%|        -|  -3.117|-3268.640|   0:00:00.0| 3556.5M|
|    86.89%|      100|  -3.119|-3268.385|   0:00:12.0| 3556.5M|
|    86.60%|     1851|  -3.105|-3267.602|   0:00:33.0| 3556.5M|
|    86.60%|        7|  -3.105|-3267.602|   0:00:02.0| 3556.5M|
|    86.60%|        0|  -3.105|-3267.602|   0:00:01.0| 3556.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.105  TNS Slack -3267.602 Density 86.60
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 1055 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:50.4) (real = 0:00:50.0) **
(I,S,L,T): WC_VIEW: 209.434, 112.459, 3.01652, 324.91
*** AreaOpt [finish] : cpu/real = 0:00:50.8/0:00:50.7 (1.0), totSession cpu/real = 4:29:03.4/4:29:00.0 (1.0), mem = 3556.5M
End: Area Reclaim Optimization (cpu=0:00:51, real=0:00:50, mem=3518.49M, totSessionCpu=4:29:03).
*** Starting refinePlace (4:29:04 mem=3518.5M) ***
Total net bbox length = 1.416e+06 (6.543e+05 7.613e+05) (ext = 4.739e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 77667 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 3.700%
Density distribution unevenness ratio = 3.696%
Move report: Timing Driven Placement moves 48036 insts, mean move: 1.60 um, max move: 23.60 um
	Max move on inst (FE_RC_17222_0): (582.00, 108.00) --> (594.80, 97.20)
	Runtime: CPU: 0:00:20.0 REAL: 0:00:20.0 MEM: 3625.7MB
Move report: Detail placement moves 29367 insts, mean move: 0.61 um, max move: 5.40 um
	Max move on inst (U9157): (537.00, 329.40) --> (535.20, 333.00)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3625.7MB
Summary Report:
Instances move: 48632 (out of 77526 movable)
Instances flipped: 114
Mean displacement: 1.70 um
Max displacement: 23.20 um (Instance: FE_RC_17222_0) (582, 108) -> (594.4, 97.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.413e+06 (6.528e+05 7.600e+05) (ext = 4.734e+04)
Runtime: CPU: 0:00:22.1 REAL: 0:00:22.0 MEM: 3625.7MB
*** Finished refinePlace (4:29:27 mem=3625.7M) ***
Finished re-routing un-routed nets (0:00:00.1 3625.7M)


Density : 0.8660
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:25.1 real=0:00:25.0 mem=3625.7M) ***
** GigaOpt Optimizer WNS Slack -3.108 TNS Slack -3277.231 Density 86.60
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.337|  -11.410|
|reg2reg   |-3.108|-3265.821|
|HEPG      |-3.108|-3265.821|
|All Paths |-3.108|-3277.231|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 3: reg2reg* WNS -3.108ns TNS -3265.824ns; HEPG WNS -3.108ns TNS -3265.824ns; all paths WNS -3.108ns TNS -3277.233ns; Real time 0:39:20
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.108|   -3.108|-3265.821|-3277.231|    86.60%|   0:00:00.0| 3625.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
Dumping Information for Job 3268 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN45837_n43944. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 3269 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN45837_n43944. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -3.100|   -3.100|-3264.950|-3276.716|    86.64%|   0:03:27.0| 3620.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.097|   -3.097|-3264.611|-3276.377|    86.68%|   0:00:03.0| 3620.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_5_/D  |
|  -3.096|   -3.096|-3264.697|-3276.463|    86.68%|   0:00:50.0| 3620.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_3_/D  |
|  -3.096|   -3.096|-3264.634|-3276.399|    86.68%|   0:00:16.0| 3620.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_3_/D  |
|  -3.099|   -3.099|-3264.392|-3276.202|    86.73%|   0:00:25.0| 3616.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_8_/D  |
|  -3.094|   -3.094|-3264.287|-3276.096|    86.74%|   0:00:09.0| 3616.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_3_/D  |
|  -3.094|   -3.094|-3264.277|-3276.086|    86.74%|   0:00:07.0| 3616.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_3_/D  |
|  -3.094|   -3.094|-3264.108|-3275.977|    86.76%|   0:00:05.0| 3616.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_3_/D  |
|  -3.094|   -3.094|-3264.089|-3275.958|    86.76%|   0:00:00.0| 3616.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_3_/D  |
|  -3.095|   -3.095|-3264.084|-3275.946|    86.80%|   0:00:27.0| 3607.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_5_/D  |
Dumping Information for Job 1275 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN45837_n43944. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 183 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN45788_n. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN45788_n. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -3.097|   -3.097|-3264.127|-3275.989|    86.85%|   0:00:25.0| 3626.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_5_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:15 real=0:06:14 mem=3626.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.397|   -3.097| -11.862|-3275.989|    86.85%|   0:00:00.0| 3626.8M|   WC_VIEW|  default| out[98]                                            |
|  -0.282|   -3.097| -10.905|-3275.031|    86.86%|   0:00:02.0| 3645.9M|   WC_VIEW|  default| out[79]                                            |
|  -0.282|   -3.097| -10.905|-3275.031|    86.86%|   0:00:00.0| 3645.9M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:02.0 mem=3645.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:18 real=0:06:17 mem=3645.9M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.282|  -10.905|
|reg2reg   |-3.097|-3264.126|
|HEPG      |-3.097|-3264.126|
|All Paths |-3.097|-3275.031|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 3: reg2reg* WNS -3.097ns TNS -3264.128ns; HEPG WNS -3.097ns TNS -3264.128ns; all paths WNS -3.097ns TNS -3275.033ns; Real time 0:45:38
** GigaOpt Optimizer WNS Slack -3.097 TNS Slack -3275.031 Density 86.86
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:35:48.2/4:35:44.2 (1.0), mem = 3645.9M
(I,S,L,T): WC_VIEW: 210.105, 113.085, 3.02921, 326.219
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.097  TNS Slack -3275.031 Density 86.86
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    86.86%|        -|  -3.097|-3275.031|   0:00:00.0| 3645.9M|
|    86.82%|       77|  -3.097|-3274.893|   0:00:12.0| 3645.9M|
|    86.63%|     1558|  -3.086|-3276.229|   0:00:31.0| 3645.9M|
|    86.62%|        3|  -3.086|-3276.229|   0:00:01.0| 3645.9M|
|    86.62%|        0|  -3.086|-3276.229|   0:00:01.0| 3645.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.086  TNS Slack -3276.229 Density 86.62
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 1044 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:48.1) (real = 0:00:48.0) **
(I,S,L,T): WC_VIEW: 209.518, 112.604, 3.0172, 325.139
*** AreaOpt [finish] : cpu/real = 0:00:48.6/0:00:48.4 (1.0), totSession cpu/real = 4:36:36.7/4:36:32.6 (1.0), mem = 3643.9M
End: Area Reclaim Optimization (cpu=0:00:49, real=0:00:49, mem=3595.86M, totSessionCpu=4:36:37).
*** Starting refinePlace (4:36:38 mem=3595.9M) ***
Total net bbox length = 1.414e+06 (6.537e+05 7.606e+05) (ext = 4.734e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 77686 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 3.701%
Density distribution unevenness ratio = 3.571%
Move report: Timing Driven Placement moves 59799 insts, mean move: 1.67 um, max move: 23.60 um
	Max move on inst (FE_RC_17417_0): (584.00, 43.20) --> (596.80, 54.00)
	Runtime: CPU: 0:00:25.8 REAL: 0:00:26.0 MEM: 3714.8MB
Move report: Detail placement moves 35618 insts, mean move: 0.60 um, max move: 8.40 um
	Max move on inst (U52418): (301.60, 563.40) --> (308.20, 561.60)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3712.8MB
Summary Report:
Instances move: 60377 (out of 77545 movable)
Instances flipped: 121
Mean displacement: 1.77 um
Max displacement: 24.60 um (Instance: FE_RC_17417_0) (584, 43.2) -> (597.8, 54)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.416e+06 (6.551e+05 7.606e+05) (ext = 4.733e+04)
Runtime: CPU: 0:00:27.8 REAL: 0:00:27.0 MEM: 3712.8MB
*** Finished refinePlace (4:37:06 mem=3712.8M) ***
Finished re-routing un-routed nets (0:00:00.1 3712.8M)


Density : 0.8662
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:31.3 real=0:00:31.0 mem=3712.8M) ***
** GigaOpt Optimizer WNS Slack -3.091 TNS Slack -3282.350 Density 86.62
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.335|  -11.013|
|reg2reg   |-3.091|-3271.337|
|HEPG      |-3.091|-3271.337|
|All Paths |-3.091|-3282.350|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 4: reg2reg* WNS -3.091ns TNS -3271.340ns; HEPG WNS -3.091ns TNS -3271.340ns; all paths WNS -3.091ns TNS -3282.353ns; Real time 0:46:59
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.091|   -3.091|-3271.337|-3282.350|    86.62%|   0:00:00.0| 3712.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_1_/D  |
|  -3.088|   -3.088|-3270.982|-3282.075|    86.70%|   0:03:18.0| 3708.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.087|   -3.087|-3270.804|-3281.982|    86.72%|   0:00:03.0| 3708.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
|  -3.081|   -3.081|-3270.641|-3281.819|    86.72%|   0:00:01.0| 3708.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_3_/D  |
|  -3.081|   -3.081|-3270.570|-3281.859|    86.72%|   0:01:22.0| 3703.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.081|   -3.081|-3270.569|-3281.858|    86.72%|   0:00:28.0| 3703.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.081|   -3.081|-3270.558|-3281.846|    86.72%|   0:00:01.0| 3703.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.087|   -3.087|-3270.542|-3281.912|    86.80%|   0:00:22.0| 3696.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.083|   -3.083|-3270.462|-3281.831|    86.81%|   0:00:07.0| 3696.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
Dumping Information for Job 243 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN45837_n43944. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 316 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN45837_n43944. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -3.082|   -3.082|-3270.358|-3281.728|    86.82%|   0:00:27.0| 3696.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_5_/D  |
|  -3.092|   -3.092|-3270.534|-3281.903|    87.07%|   0:02:33.0| 3734.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_5_/D  |
|  -3.095|   -3.095|-3270.679|-3282.048|    87.12%|   0:00:13.0| 3754.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_5_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:56 real=0:08:55 mem=3754.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.335|   -3.095| -11.369|-3282.048|    87.12%|   0:00:00.0| 3754.0M|   WC_VIEW|  default| out[98]                                            |
|  -0.279|   -3.095| -11.089|-3281.767|    87.12%|   0:00:02.0| 3754.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_79_/Q        |
|  -0.279|   -3.095| -11.089|-3281.767|    87.12%|   0:00:00.0| 3754.0M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:02.0 mem=3754.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:59 real=0:08:57 mem=3754.0M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.279|  -11.089|
|reg2reg   |-3.095|-3270.678|
|HEPG      |-3.095|-3270.678|
|All Paths |-3.095|-3281.767|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 4: reg2reg* WNS -3.095ns TNS -3270.682ns; HEPG WNS -3.095ns TNS -3270.682ns; all paths WNS -3.095ns TNS -3281.770ns; Real time 0:55:58
** GigaOpt Optimizer WNS Slack -3.095 TNS Slack -3281.767 Density 87.12
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:46:08.5/4:46:03.4 (1.0), mem = 3754.0M
(I,S,L,T): WC_VIEW: 210.719, 113.758, 3.04121, 327.518
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.095  TNS Slack -3281.767 Density 87.12
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    87.12%|        -|  -3.095|-3281.767|   0:00:00.0| 3754.0M|
|    87.09%|       72|  -3.095|-3281.030|   0:00:12.0| 3754.0M|
|    86.80%|     1929|  -3.078|-3282.187|   0:00:35.0| 3754.0M|
|    86.80%|        1|  -3.078|-3282.187|   0:00:01.0| 3754.0M|
|    86.80%|        0|  -3.078|-3282.187|   0:00:01.0| 3754.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.078  TNS Slack -3282.187 Density 86.80
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 1035 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:52.5) (real = 0:00:52.0) **
(I,S,L,T): WC_VIEW: 209.937, 113.092, 3.02434, 326.053
*** AreaOpt [finish] : cpu/real = 0:00:53.1/0:00:53.0 (1.0), totSession cpu/real = 4:47:01.6/4:46:56.5 (1.0), mem = 3754.0M
End: Area Reclaim Optimization (cpu=0:00:53, real=0:00:53, mem=3708.00M, totSessionCpu=4:47:02).
*** Starting refinePlace (4:47:03 mem=3708.0M) ***
Total net bbox length = 1.417e+06 (6.558e+05 7.613e+05) (ext = 4.750e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 77791 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 3.628%
Density distribution unevenness ratio = 3.633%
Move report: Timing Driven Placement moves 54060 insts, mean move: 1.52 um, max move: 19.20 um
	Max move on inst (FE_RC_17735_0): (435.80, 57.60) --> (444.20, 68.40)
	Runtime: CPU: 0:00:23.1 REAL: 0:00:23.0 MEM: 3823.5MB
Move report: Detail placement moves 39623 insts, mean move: 0.97 um, max move: 13.20 um
	Max move on inst (FE_RC_17767_0): (423.00, 61.20) --> (436.20, 61.20)
	Runtime: CPU: 0:00:08.8 REAL: 0:00:09.0 MEM: 3823.5MB
Summary Report:
Instances move: 57639 (out of 77650 movable)
Instances flipped: 7997
Mean displacement: 1.74 um
Max displacement: 27.80 um (Instance: FE_RC_17170_0) (508, 223.2) -> (528.6, 230.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.367e+06 (6.064e+05 7.610e+05) (ext = 4.751e+04)
Runtime: CPU: 0:00:32.1 REAL: 0:00:32.0 MEM: 3823.5MB
*** Finished refinePlace (4:47:35 mem=3823.5M) ***
Finished re-routing un-routed nets (0:00:00.1 3823.5M)


Density : 0.8680
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:36.3 real=0:00:36.0 mem=3823.5M) ***
** GigaOpt Optimizer WNS Slack -3.082 TNS Slack -3285.084 Density 86.80
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.335|  -10.919|
|reg2reg   |-3.082|-3274.165|
|HEPG      |-3.082|-3274.165|
|All Paths |-3.082|-3285.084|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 1035 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:44:25 real=0:44:21 mem=3823.5M) ***

(I,S,L,T): WC_VIEW: 209.936, 113.052, 3.02434, 326.013
*** SetupOpt [finish] : cpu/real = 0:44:37.8/0:44:34.0 (1.0), totSession cpu/real = 4:47:40.5/4:47:35.3 (1.0), mem = 3788.4M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 259 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:47:41.0/4:47:35.8 (1.0), mem = 3633.4M
(I,S,L,T): WC_VIEW: 209.936, 113.052, 3.02434, 326.013
*info: 259 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.082 TNS Slack -3285.084 Density 86.80
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.335|  -10.919|
|reg2reg   |-3.082|-3274.165|
|HEPG      |-3.082|-3274.165|
|All Paths |-3.082|-3285.084|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -3.081ns TNS -3274.169ns; HEPG WNS -3.081ns TNS -3274.169ns; all paths WNS -3.081ns TNS -3285.089ns; Real time 0:57:42
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.082|   -3.082|-3274.165|-3285.084|    86.80%|   0:00:00.0| 3670.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_0_/D  |
Dumping Information for Job 7952 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN45837_n43944. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN45837_n43944. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN45837_n43944. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -3.079|   -3.079|-3273.824|-3284.748|    86.81%|   0:01:38.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.079|   -3.079|-3273.776|-3284.700|    86.81%|   0:01:05.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.079|   -3.079|-3273.775|-3284.705|    86.81%|   0:00:05.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.080|   -3.080|-3273.575|-3284.496|    86.83%|   0:00:03.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.080|   -3.080|-3273.513|-3284.556|    86.84%|   0:00:26.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.080|   -3.080|-3273.308|-3284.402|    86.84%|   0:00:23.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_10_/D |
|  -3.080|   -3.080|-3273.275|-3284.406|    86.85%|   0:00:04.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_10_/D |
|  -3.080|   -3.080|-3273.268|-3284.390|    86.85%|   0:00:05.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_10_/D |
|  -3.080|   -3.080|-3273.104|-3284.232|    86.85%|   0:00:22.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_1_/D  |
|  -3.080|   -3.080|-3273.082|-3284.213|    86.85%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_1_/D  |
|  -3.080|   -3.080|-3272.962|-3284.129|    86.86%|   0:00:03.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_11_/D |
|  -3.080|   -3.080|-3272.898|-3284.066|    86.86%|   0:00:02.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_11_/D |
|  -3.080|   -3.080|-3272.837|-3284.069|    86.86%|   0:00:05.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_3_/D  |
|  -3.080|   -3.080|-3272.809|-3284.040|    86.87%|   0:00:01.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_3_/D  |
|  -3.080|   -3.080|-3272.794|-3284.026|    86.88%|   0:00:04.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_2_/D  |
|  -3.080|   -3.080|-3272.787|-3284.019|    86.88%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_2_/D  |
|  -3.080|   -3.080|-3272.786|-3284.017|    86.88%|   0:00:01.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_2_/D  |
|  -3.080|   -3.080|-3272.779|-3284.010|    86.88%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_2_/D  |
|  -3.080|   -3.080|-3272.766|-3283.998|    86.88%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_2_/D  |
|  -3.080|   -3.080|-3272.765|-3283.996|    86.88%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_4_/D  |
|  -3.080|   -3.080|-3272.727|-3283.958|    86.88%|   0:00:01.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_3_/D  |
|  -3.080|   -3.080|-3272.504|-3283.736|    86.88%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_19_/D |
|  -3.080|   -3.080|-3272.493|-3283.725|    86.88%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_19_/D |
|  -3.080|   -3.080|-3272.471|-3283.702|    86.88%|   0:00:01.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.080|   -3.080|-3272.352|-3283.583|    86.88%|   0:00:14.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.080|   -3.080|-3272.339|-3283.571|    86.88%|   0:00:03.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.080|   -3.080|-3272.342|-3283.573|    86.89%|   0:00:04.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_9_/D  |
|  -3.080|   -3.080|-3272.295|-3283.526|    86.89%|   0:00:02.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_9_/D  |
|  -3.080|   -3.080|-3272.215|-3283.446|    86.89%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_11_/D |
|  -3.080|   -3.080|-3272.198|-3283.429|    86.89%|   0:00:02.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_11_/D |
|  -3.080|   -3.080|-3272.194|-3283.426|    86.89%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_9_/D  |
|  -3.080|   -3.080|-3272.184|-3283.415|    86.89%|   0:00:01.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_15_/D |
|  -3.080|   -3.080|-3272.155|-3283.386|    86.89%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.080|   -3.080|-3267.820|-3279.051|    86.90%|   0:00:02.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3266.471|-3277.702|    86.90%|   0:00:01.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3266.413|-3277.644|    86.90%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3263.926|-3275.157|    86.90%|   0:00:02.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3261.126|-3272.357|    86.90%|   0:00:01.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3258.595|-3269.827|    86.91%|   0:00:03.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3256.379|-3267.611|    86.91%|   0:00:02.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3253.437|-3264.668|    86.91%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3252.280|-3263.511|    86.91%|   0:00:06.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -3.080|   -3.080|-3251.492|-3262.723|    86.92%|   0:00:01.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3251.479|-3262.710|    86.92%|   0:00:00.0| 3734.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3250.292|-3261.524|    86.92%|   0:00:01.0| 3753.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3249.152|-3260.383|    86.92%|   0:00:03.0| 3753.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3248.455|-3259.687|    86.92%|   0:00:04.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3247.704|-3258.936|    86.92%|   0:00:02.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3246.876|-3258.108|    86.92%|   0:00:10.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3245.817|-3257.049|    86.92%|   0:00:01.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3244.964|-3256.195|    86.93%|   0:00:10.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3243.750|-3254.981|    86.93%|   0:00:17.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3243.349|-3254.580|    86.93%|   0:00:10.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3242.435|-3253.666|    86.93%|   0:00:01.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3241.998|-3253.229|    86.93%|   0:00:01.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -3.080|   -3.080|-3241.872|-3253.104|    86.93%|   0:00:01.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3241.395|-3252.626|    86.93%|   0:00:05.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3236.146|-3247.377|    86.93%|   0:00:12.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3235.649|-3246.880|    86.93%|   0:00:03.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3235.392|-3246.623|    86.93%|   0:00:13.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3235.155|-3246.386|    86.93%|   0:00:02.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -3.080|   -3.080|-3233.808|-3245.039|    86.94%|   0:00:11.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3233.654|-3244.885|    86.94%|   0:00:01.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3229.340|-3240.571|    86.99%|   0:00:04.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3228.356|-3239.587|    86.99%|   0:00:27.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3227.569|-3238.801|    86.99%|   0:00:09.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3227.211|-3238.442|    86.99%|   0:00:23.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3225.115|-3236.346|    87.06%|   0:00:05.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3224.802|-3236.033|    87.07%|   0:00:04.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3224.553|-3235.784|    87.07%|   0:00:08.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3223.710|-3234.941|    87.10%|   0:00:06.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3223.190|-3234.422|    87.11%|   0:00:08.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3222.948|-3234.179|    87.11%|   0:00:13.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3222.406|-3233.638|    87.13%|   0:00:03.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3221.893|-3233.125|    87.13%|   0:00:13.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -3.080|   -3.080|-3221.001|-3232.232|    87.13%|   0:00:14.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3220.623|-3231.854|    87.13%|   0:00:00.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3219.917|-3231.148|    87.14%|   0:00:01.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3218.154|-3229.385|    87.14%|   0:00:18.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3218.079|-3229.310|    87.14%|   0:00:00.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3216.987|-3228.218|    87.17%|   0:00:04.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3216.050|-3227.281|    87.18%|   0:00:07.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3215.821|-3227.052|    87.18%|   0:00:15.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3215.585|-3226.816|    87.19%|   0:00:01.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.080|   -3.080|-3213.899|-3225.130|    87.21%|   0:00:05.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -3.080|   -3.080|-3212.752|-3223.983|    87.22%|   0:00:16.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3212.054|-3223.286|    87.22%|   0:00:07.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3210.485|-3221.717|    87.24%|   0:00:03.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3209.121|-3220.353|    87.24%|   0:00:14.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3208.681|-3219.912|    87.25%|   0:00:01.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3208.647|-3219.878|    87.25%|   0:00:00.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.080|   -3.080|-3206.085|-3217.317|    87.25%|   0:00:08.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3205.473|-3216.705|    87.25%|   0:00:05.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3205.203|-3216.434|    87.25%|   0:00:05.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3204.634|-3215.865|    87.25%|   0:00:04.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3203.371|-3214.602|    87.26%|   0:00:00.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3203.028|-3214.259|    87.26%|   0:00:12.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3202.160|-3213.391|    87.26%|   0:00:01.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3201.975|-3213.206|    87.26%|   0:00:10.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3199.720|-3210.951|    87.27%|   0:00:02.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3198.730|-3209.961|    87.27%|   0:00:07.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3197.129|-3208.360|    87.28%|   0:00:01.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3195.887|-3207.118|    87.29%|   0:00:14.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3195.668|-3206.900|    87.29%|   0:00:14.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3195.065|-3206.297|    87.29%|   0:00:06.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3195.012|-3206.243|    87.29%|   0:00:08.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3194.948|-3206.179|    87.29%|   0:00:12.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3194.852|-3206.083|    87.29%|   0:00:01.0| 3756.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3193.155|-3204.386|    87.32%|   0:00:03.0| 3758.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3192.845|-3204.076|    87.33%|   0:00:01.0| 3758.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3191.956|-3203.188|    87.33%|   0:00:29.0| 3758.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3191.021|-3202.252|    87.36%|   0:00:04.0| 3758.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3190.903|-3202.134|    87.36%|   0:00:04.0| 3758.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3190.900|-3202.131|    87.36%|   0:00:00.0| 3758.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3190.702|-3201.934|    87.37%|   0:00:01.0| 3758.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3188.083|-3199.314|    87.37%|   0:00:05.0| 3758.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3183.086|-3194.317|    87.37%|   0:00:02.0| 3758.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3182.018|-3193.250|    87.39%|   0:00:04.0| 3758.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3181.500|-3192.731|    87.40%|   0:00:06.0| 3758.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3181.394|-3192.625|    87.40%|   0:00:00.0| 3758.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3181.308|-3192.540|    87.40%|   0:00:05.0| 3759.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3180.752|-3191.983|    87.40%|   0:00:03.0| 3759.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3180.635|-3191.867|    87.40%|   0:00:00.0| 3759.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3179.494|-3190.726|    87.42%|   0:00:03.0| 3759.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3179.206|-3190.437|    87.43%|   0:00:07.0| 3759.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3178.915|-3190.146|    87.43%|   0:00:00.0| 3759.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.080|   -3.080|-3178.423|-3189.654|    87.46%|   0:00:02.0| 3759.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3177.891|-3189.122|    87.46%|   0:00:03.0| 3760.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3177.840|-3189.071|    87.46%|   0:00:02.0| 3760.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3176.749|-3187.980|    87.47%|   0:00:01.0| 3760.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3176.501|-3187.732|    87.47%|   0:00:00.0| 3760.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3176.253|-3187.484|    87.47%|   0:00:00.0| 3760.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3176.234|-3187.465|    87.47%|   0:00:01.0| 3760.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -3.080|   -3.080|-3174.384|-3185.615|    87.48%|   0:00:02.0| 3763.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.080|   -3.080|-3173.600|-3184.832|    87.48%|   0:00:00.0| 3763.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.080|   -3.080|-3173.022|-3184.254|    87.49%|   0:00:01.0| 3763.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.080|   -3.080|-3172.879|-3184.110|    87.49%|   0:00:00.0| 3763.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.080|   -3.080|-3172.778|-3184.010|    87.49%|   0:00:01.0| 3763.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.080|   -3.080|-3169.742|-3180.974|    87.49%|   0:00:05.0| 3763.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -3.080|   -3.080|-3169.506|-3180.737|    87.50%|   0:00:04.0| 3763.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.080|   -3.080|-3168.117|-3179.348|    87.50%|   0:00:15.0| 3763.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.080|   -3.080|-3167.968|-3179.199|    87.50%|   0:00:01.0| 3763.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.080|   -3.080|-3166.739|-3177.970|    87.51%|   0:00:01.0| 3763.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.080|   -3.080|-3166.302|-3177.533|    87.52%|   0:00:00.0| 3763.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.080|   -3.080|-3165.887|-3177.118|    87.52%|   0:00:02.0| 3763.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.080|   -3.080|-3165.300|-3176.532|    87.53%|   0:00:01.0| 3763.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.080|   -3.080|-3163.508|-3174.740|    87.53%|   0:00:03.0| 3766.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.080|   -3.080|-3163.089|-3174.320|    87.53%|   0:00:01.0| 3766.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.080|   -3.080|-3161.726|-3172.958|    87.55%|   0:00:01.0| 3766.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.080|   -3.080|-3161.162|-3172.394|    87.55%|   0:00:05.0| 3766.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.080|   -3.080|-3160.052|-3171.283|    87.56%|   0:00:02.0| 3766.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.080|   -3.080|-3160.005|-3171.237|    87.56%|   0:00:01.0| 3766.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.080|   -3.080|-3158.962|-3170.194|    87.57%|   0:00:04.0| 3766.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.080|   -3.080|-3158.541|-3169.772|    87.59%|   0:00:01.0| 3766.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.080|   -3.080|-3157.992|-3169.223|    87.59%|   0:00:00.0| 3766.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.080|   -3.080|-3152.049|-3163.281|    87.61%|   0:00:12.0| 3768.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -3.080|   -3.080|-3151.833|-3163.065|    87.61%|   0:00:00.0| 3768.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -3.080|   -3.080|-3151.647|-3162.880|    87.61%|   0:00:00.0| 3768.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -3.080|   -3.080|-3150.257|-3161.489|    87.61%|   0:00:01.0| 3768.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -3.080|   -3.080|-3150.205|-3161.438|    87.62%|   0:00:00.0| 3768.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -3.080|   -3.080|-3149.445|-3160.678|    87.62%|   0:00:07.0| 3768.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -3.080|   -3.080|-3148.118|-3159.350|    87.62%|   0:00:31.0| 3768.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.080|   -3.080|-3146.931|-3158.163|    87.62%|   0:00:13.0| 3768.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -3.080|   -3.080|-3145.917|-3157.150|    87.62%|   0:00:12.0| 3768.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -3.080|   -3.080|-3145.878|-3157.110|    87.62%|   0:00:01.0| 3768.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -3.080|   -3.080|-3144.382|-3155.615|    87.68%|   0:00:04.0| 3769.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -3.080|   -3.080|-3144.085|-3155.318|    87.68%|   0:00:00.0| 3769.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -3.080|   -3.080|-3144.064|-3155.296|    87.68%|   0:00:07.0| 3769.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -3.080|   -3.080|-3142.743|-3153.976|    87.71%|   0:00:03.0| 3769.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -3.080|   -3.080|-3142.534|-3153.766|    87.71%|   0:00:00.0| 3769.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -3.080|   -3.080|-3142.069|-3153.301|    87.72%|   0:00:09.0| 3769.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -3.080|   -3.080|-3142.012|-3153.244|    87.72%|   0:00:00.0| 3769.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -3.080|   -3.080|-3141.832|-3153.064|    87.72%|   0:00:01.0| 3769.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -3.080|   -3.080|-3141.669|-3152.901|    87.72%|   0:00:01.0| 3771.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -3.080|   -3.080|-3140.734|-3151.967|    87.72%|   0:00:03.0| 3771.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -3.080|   -3.080|-3140.686|-3151.918|    87.72%|   0:00:20.0| 3771.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -3.080|   -3.080|-3140.593|-3151.825|    87.72%|   0:00:01.0| 3771.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -3.080|   -3.080|-3140.543|-3151.776|    87.73%|   0:00:01.0| 3774.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -3.080|   -3.080|-3137.671|-3148.904|    87.73%|   0:00:02.0| 3774.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -3.080|   -3.080|-3135.814|-3147.046|    87.73%|   0:00:06.0| 3774.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -3.080|   -3.080|-3134.961|-3146.194|    87.73%|   0:00:12.0| 3774.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -3.080|   -3.080|-3134.473|-3145.705|    87.73%|   0:00:06.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -3.080|   -3.080|-3132.391|-3143.623|    87.77%|   0:00:08.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -3.080|   -3.080|-3132.052|-3143.284|    87.78%|   0:00:00.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -3.080|   -3.080|-3131.222|-3142.455|    87.78%|   0:00:06.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -3.080|   -3.080|-3131.071|-3142.303|    87.78%|   0:00:12.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -3.080|   -3.080|-3130.505|-3141.737|    87.80%|   0:00:05.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -3.080|   -3.080|-3130.372|-3141.605|    87.80%|   0:00:01.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -3.080|   -3.080|-3130.065|-3141.298|    87.82%|   0:00:01.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -3.080|   -3.080|-3129.982|-3141.214|    87.82%|   0:00:00.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -3.080|   -3.080|-3129.363|-3140.596|    87.83%|   0:00:06.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -3.080|   -3.080|-3128.902|-3140.135|    87.83%|   0:00:00.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -3.080|   -3.080|-3128.224|-3139.457|    87.85%|   0:00:03.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -3.080|   -3.080|-3127.757|-3138.990|    87.85%|   0:00:00.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -3.080|   -3.080|-3127.704|-3138.937|    87.86%|   0:00:00.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -3.080|   -3.080|-3127.670|-3138.903|    87.86%|   0:00:01.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -3.080|   -3.080|-3127.665|-3138.898|    87.86%|   0:00:00.0| 3775.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -3.080|   -3.080|-3127.530|-3138.764|    87.86%|   0:00:04.0| 3776.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -3.080|   -3.080|-3127.529|-3138.763|    87.86%|   0:00:01.0| 3776.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -3.080|   -3.080|-3126.750|-3137.984|    87.86%|   0:00:08.0| 3776.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.080|   -3.080|-3126.037|-3137.270|    87.86%|   0:00:01.0| 3779.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.080|   -3.080|-3125.723|-3136.956|    87.87%|   0:00:01.0| 3779.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.080|   -3.080|-3125.247|-3136.480|    87.87%|   0:00:00.0| 3779.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.080|   -3.080|-3124.400|-3135.634|    87.87%|   0:00:01.0| 3779.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.080|   -3.080|-3124.093|-3135.326|    87.87%|   0:00:01.0| 3779.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -3.080|   -3.080|-3123.788|-3135.021|    87.88%|   0:00:10.0| 3779.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -3.080|   -3.080|-3123.203|-3134.436|    87.88%|   0:00:01.0| 3779.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -3.080|   -3.080|-3123.122|-3134.355|    87.88%|   0:00:01.0| 3779.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -3.080|   -3.080|-3122.743|-3133.976|    87.89%|   0:00:00.0| 3779.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -3.080|   -3.080|-3122.714|-3133.948|    87.90%|   0:00:02.0| 3779.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -3.080|   -3.080|-3122.558|-3133.791|    87.90%|   0:00:09.0| 3779.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3121.963|-3133.196|    87.90%|   0:00:12.0| 3782.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3121.786|-3133.020|    87.90%|   0:00:09.0| 3782.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3121.572|-3132.806|    87.91%|   0:00:07.0| 3782.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3121.403|-3132.636|    87.91%|   0:00:00.0| 3782.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3121.084|-3132.318|    87.91%|   0:00:04.0| 3782.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3121.036|-3132.270|    87.91%|   0:00:05.0| 3783.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.080|   -3.080|-3120.769|-3132.002|    87.91%|   0:00:02.0| 3783.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -3.080|   -3.080|-3120.583|-3131.816|    87.92%|   0:00:14.0| 3782.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -3.080|   -3.080|-3120.565|-3131.799|    87.92%|   0:00:00.0| 3782.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -3.080|   -3.080|-3120.531|-3131.765|    87.92%|   0:00:01.0| 3782.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -3.080|   -3.080|-3120.186|-3131.420|    87.92%|   0:00:01.0| 3784.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -3.080|   -3.080|-3119.998|-3131.232|    87.92%|   0:00:00.0| 3784.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -3.080|   -3.080|-3119.704|-3130.939|    87.92%|   0:00:01.0| 3784.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.080|   -3.080|-3119.607|-3130.841|    87.93%|   0:00:00.0| 3784.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.080|   -3.080|-3119.530|-3130.764|    87.93%|   0:00:00.0| 3784.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.080|   -3.080|-3118.851|-3130.085|    87.94%|   0:00:01.0| 3784.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -3.080|   -3.080|-3118.745|-3129.979|    87.94%|   0:00:01.0| 3784.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -3.080|   -3.080|-3117.847|-3129.082|    87.94%|   0:00:06.0| 3784.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -3.080|   -3.080|-3117.050|-3128.285|    87.96%|   0:00:01.0| 3784.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -3.080|   -3.080|-3116.480|-3127.715|    87.96%|   0:00:06.0| 3785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.080|   -3.080|-3116.112|-3127.347|    87.96%|   0:00:02.0| 3785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.080|   -3.080|-3115.788|-3127.022|    87.96%|   0:00:01.0| 3785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.080|   -3.080|-3115.533|-3126.768|    87.96%|   0:00:00.0| 3785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.080|   -3.080|-3115.316|-3126.551|    87.96%|   0:00:01.0| 3785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.080|   -3.080|-3115.116|-3126.351|    87.97%|   0:00:01.0| 3785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.080|   -3.080|-3115.064|-3126.299|    87.97%|   0:00:00.0| 3785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.080|   -3.080|-3115.010|-3126.247|    87.97%|   0:00:01.0| 3785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.080|   -3.080|-3114.751|-3126.060|    87.97%|   0:00:01.0| 3785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -3.080|   -3.080|-3114.625|-3125.933|    87.97%|   0:00:00.0| 3785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -3.080|   -3.080|-3113.753|-3125.062|    87.97%|   0:00:02.0| 3785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -3.080|   -3.080|-3113.484|-3124.792|    87.97%|   0:00:01.0| 3785.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -3.080|   -3.080|-3113.423|-3124.732|    87.97%|   0:00:01.0| 3786.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -3.080|   -3.080|-3113.197|-3124.506|    87.97%|   0:00:00.0| 3786.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -3.080|   -3.080|-3112.994|-3124.302|    87.98%|   0:00:01.0| 3786.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -3.080|   -3.080|-3112.990|-3124.298|    87.98%|   0:00:01.0| 3786.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -3.080|   -3.080|-3112.939|-3124.247|    87.98%|   0:00:00.0| 3786.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -3.080|   -3.080|-3112.548|-3123.857|    87.98%|   0:00:01.0| 3786.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_20_/D         |
|  -3.080|   -3.080|-3112.286|-3123.594|    87.98%|   0:00:05.0| 3786.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_20_/D         |
|  -3.080|   -3.080|-3112.263|-3123.572|    87.98%|   0:00:02.0| 3786.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.080|   -3.080|-3112.259|-3123.568|    87.98%|   0:00:00.0| 3786.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.080|   -3.080|-3112.213|-3123.523|    87.98%|   0:00:01.0| 3786.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.080|   -3.080|-3112.094|-3123.404|    87.98%|   0:00:02.0| 3787.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -3.080|   -3.080|-3111.989|-3123.298|    87.98%|   0:00:00.0| 3787.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -3.080|   -3.080|-3111.571|-3122.881|    87.98%|   0:00:13.0| 3787.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -3.080|   -3.080|-3111.240|-3122.549|    87.98%|   0:00:02.0| 3787.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -3.080|   -3.080|-3111.008|-3122.317|    87.99%|   0:00:02.0| 3789.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -3.080|   -3.080|-3110.898|-3122.207|    87.99%|   0:00:01.0| 3789.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -3.080|   -3.080|-3110.891|-3122.200|    87.99%|   0:00:04.0| 3789.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -3.080|   -3.080|-3110.525|-3121.834|    87.99%|   0:00:03.0| 3789.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -3.080|   -3.080|-3110.469|-3121.778|    87.99%|   0:00:02.0| 3789.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -3.080|   -3.080|-3110.344|-3121.653|    87.99%|   0:00:01.0| 3789.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -3.080|   -3.080|-3110.060|-3121.369|    88.00%|   0:00:03.0| 3790.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -3.080|   -3.080|-3109.790|-3121.099|    88.00%|   0:00:01.0| 3790.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -3.080|   -3.080|-3109.613|-3120.923|    88.00%|   0:00:10.0| 3790.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.080|   -3.080|-3109.547|-3120.856|    88.00%|   0:00:01.0| 3791.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.080|   -3.080|-3109.306|-3120.615|    88.01%|   0:00:07.0| 3791.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.080|   -3.080|-3109.294|-3120.603|    88.01%|   0:00:02.0| 3791.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.080|   -3.080|-3108.832|-3120.141|    88.01%|   0:00:11.0| 3791.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.080|   -3.080|-3108.755|-3120.064|    88.01%|   0:00:01.0| 3791.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.080|   -3.080|-3108.539|-3119.848|    88.03%|   0:00:04.0| 3791.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.080|   -3.080|-3108.471|-3119.781|    88.03%|   0:00:00.0| 3791.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.080|   -3.080|-3108.448|-3119.758|    88.03%|   0:00:02.0| 3791.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.080|   -3.080|-3108.433|-3119.743|    88.03%|   0:00:00.0| 3791.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.080|   -3.080|-3108.430|-3119.740|    88.03%|   0:00:01.0| 3791.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -3.080|   -3.080|-3108.267|-3119.577|    88.03%|   0:00:02.0| 3792.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -3.080|   -3.080|-3107.984|-3119.293|    88.04%|   0:00:05.0| 3792.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -3.080|   -3.080|-3107.658|-3118.967|    88.04%|   0:00:19.0| 3792.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -3.080|   -3.080|-3107.317|-3118.627|    88.07%|   0:00:09.0| 3792.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -3.080|   -3.080|-3107.024|-3118.334|    88.07%|   0:00:02.0| 3794.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -3.080|   -3.080|-3106.823|-3118.133|    88.07%|   0:00:00.0| 3794.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -3.080|   -3.080|-3106.747|-3118.057|    88.07%|   0:00:00.0| 3794.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -3.080|   -3.080|-3106.715|-3118.025|    88.08%|   0:00:01.0| 3794.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -3.080|   -3.080|-3106.584|-3117.894|    88.08%|   0:00:05.0| 3794.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -3.080|   -3.080|-3106.496|-3117.806|    88.08%|   0:00:01.0| 3794.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -3.080|   -3.080|-3106.403|-3117.712|    88.09%|   0:00:02.0| 3794.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -3.080|   -3.080|-3106.350|-3117.659|    88.09%|   0:00:08.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -3.080|   -3.080|-3106.313|-3117.623|    88.09%|   0:00:00.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -3.080|   -3.080|-3105.976|-3117.286|    88.11%|   0:00:07.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -3.080|   -3.080|-3105.950|-3117.260|    88.11%|   0:00:00.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -3.080|   -3.080|-3105.851|-3117.161|    88.11%|   0:00:04.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -3.080|   -3.080|-3105.752|-3117.062|    88.13%|   0:00:01.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -3.080|   -3.080|-3105.597|-3116.906|    88.13%|   0:00:05.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -3.080|   -3.080|-3105.509|-3116.819|    88.13%|   0:00:00.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -3.080|   -3.080|-3105.506|-3116.815|    88.13%|   0:00:01.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -3.080|   -3.080|-3105.450|-3116.760|    88.13%|   0:00:00.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -3.080|   -3.080|-3105.158|-3116.468|    88.13%|   0:00:12.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_18_/D         |
|  -3.080|   -3.080|-3105.115|-3116.427|    88.14%|   0:00:01.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_18_/D         |
|  -3.080|   -3.080|-3105.067|-3116.378|    88.14%|   0:00:01.0| 3795.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3104.750|-3116.062|    88.15%|   0:00:05.0| 3796.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -3.080|   -3.080|-3104.580|-3115.891|    88.15%|   0:00:07.0| 3797.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_18_/D         |
|  -3.080|   -3.080|-3104.519|-3115.830|    88.15%|   0:00:00.0| 3797.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_18_/D         |
|  -3.080|   -3.080|-3104.115|-3115.426|    88.15%|   0:00:01.0| 3797.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3104.066|-3115.377|    88.16%|   0:00:03.0| 3797.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3103.780|-3115.092|    88.16%|   0:00:13.0| 3798.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3103.452|-3114.764|    88.17%|   0:00:03.0| 3798.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3103.436|-3114.748|    88.17%|   0:00:02.0| 3798.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3103.385|-3114.697|    88.18%|   0:00:00.0| 3798.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3103.137|-3114.449|    88.18%|   0:00:11.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.080|   -3.080|-3103.135|-3114.447|    88.18%|   0:00:04.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.080|   -3.080|-3103.105|-3114.417|    88.19%|   0:00:07.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.080|   -3.080|-3103.031|-3114.343|    88.19%|   0:00:05.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.080|   -3.080|-3102.966|-3114.278|    88.19%|   0:00:04.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.080|   -3.080|-3102.876|-3114.188|    88.19%|   0:00:04.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -3.080|   -3.080|-3102.865|-3114.177|    88.19%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -3.080|   -3.080|-3102.733|-3114.045|    88.19%|   0:00:00.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -3.080|   -3.080|-3102.490|-3113.802|    88.19%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -3.080|   -3.080|-3101.913|-3113.225|    88.20%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.080|   -3.080|-3101.772|-3113.084|    88.20%|   0:00:05.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.080|   -3.080|-3101.638|-3112.950|    88.20%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.080|   -3.080|-3101.539|-3112.851|    88.20%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.080|   -3.080|-3101.393|-3112.705|    88.20%|   0:00:00.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3100.857|-3112.169|    88.20%|   0:00:08.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.080|   -3.080|-3100.792|-3112.104|    88.20%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.080|   -3.080|-3100.791|-3112.103|    88.20%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -3.080|   -3.080|-3100.766|-3112.077|    88.20%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -3.080|   -3.080|-3100.673|-3111.985|    88.20%|   0:00:00.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -3.080|   -3.080|-3100.554|-3111.866|    88.21%|   0:00:22.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -3.080|   -3.080|-3100.522|-3111.834|    88.21%|   0:00:03.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -3.080|   -3.080|-3100.388|-3111.700|    88.21%|   0:00:04.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -3.080|   -3.080|-3100.370|-3111.682|    88.21%|   0:00:02.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -3.080|   -3.080|-3100.337|-3111.648|    88.21%|   0:00:00.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -3.080|   -3.080|-3100.312|-3111.625|    88.21%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -3.080|   -3.080|-3100.105|-3111.417|    88.21%|   0:00:04.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.080|   -3.080|-3100.087|-3111.399|    88.21%|   0:00:00.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.080|   -3.080|-3099.361|-3110.673|    88.22%|   0:00:02.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -3.080|   -3.080|-3098.971|-3110.283|    88.22%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3098.795|-3110.107|    88.22%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3097.769|-3109.081|    88.22%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3098.342|-3109.653|    88.23%|   0:00:12.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -3.080|   -3.080|-3098.313|-3109.625|    88.24%|   0:00:21.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3098.301|-3109.613|    88.24%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.080|   -3.080|-3098.281|-3109.593|    88.25%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -3.080|   -3.080|-3097.880|-3109.192|    88.25%|   0:00:00.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -3.080|   -3.080|-3097.823|-3109.134|    88.25%|   0:00:10.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -3.080|   -3.080|-3097.590|-3108.902|    88.26%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -3.080|   -3.080|-3097.464|-3108.776|    88.26%|   0:00:00.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -3.080|   -3.080|-3097.167|-3108.479|    88.26%|   0:00:04.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -3.080|   -3.080|-3097.097|-3108.409|    88.26%|   0:00:00.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -3.080|   -3.080|-3097.009|-3108.321|    88.27%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -3.080|   -3.080|-3096.937|-3108.249|    88.27%|   0:00:00.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -3.080|   -3.080|-3096.690|-3108.002|    88.27%|   0:00:02.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -3.080|   -3.080|-3096.524|-3107.836|    88.28%|   0:00:05.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -3.080|   -3.080|-3096.080|-3107.392|    88.28%|   0:00:04.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -3.080|   -3.080|-3095.993|-3107.305|    88.29%|   0:00:01.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -3.080|   -3.080|-3095.990|-3107.302|    88.30%|   0:00:04.0| 3799.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -3.080|   -3.080|-3095.369|-3106.681|    88.30%|   0:00:05.0| 3800.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -3.080|   -3.080|-3095.106|-3106.417|    88.30%|   0:00:07.0| 3800.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -3.080|   -3.080|-3094.470|-3105.781|    88.30%|   0:00:04.0| 3800.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -3.080|   -3.080|-3094.321|-3105.633|    88.30%|   0:00:07.0| 3800.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -3.080|   -3.080|-3094.242|-3105.554|    88.30%|   0:00:01.0| 3800.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -3.080|   -3.080|-3094.178|-3105.490|    88.30%|   0:00:00.0| 3800.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -3.080|   -3.080|-3093.747|-3105.059|    88.30%|   0:00:08.0| 3801.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -3.080|   -3.080|-3093.701|-3105.013|    88.30%|   0:00:00.0| 3801.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -3.080|   -3.080|-3092.800|-3104.111|    88.31%|   0:00:07.0| 3801.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -3.080|   -3.080|-3092.568|-3103.879|    88.32%|   0:00:07.0| 3801.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -3.080|   -3.080|-3091.950|-3103.262|    88.32%|   0:00:01.0| 3801.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -3.080|   -3.080|-3092.154|-3103.465|    88.33%|   0:00:22.0| 3802.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -3.080|   -3.080|-3092.076|-3103.388|    88.33%|   0:00:08.0| 3802.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -3.080|   -3.080|-3091.808|-3103.119|    88.33%|   0:00:09.0| 3804.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
|  -3.080|   -3.080|-3091.750|-3103.062|    88.34%|   0:00:02.0| 3804.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
|  -3.080|   -3.080|-3091.747|-3103.058|    88.34%|   0:00:03.0| 3805.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -3.080|   -3.080|-3091.118|-3102.430|    88.34%|   0:00:04.0| 3805.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -3.080|   -3.080|-3091.013|-3102.325|    88.35%|   0:00:04.0| 3805.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_13_/D         |
|  -3.080|   -3.080|-3090.928|-3102.240|    88.35%|   0:00:03.0| 3805.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -3.080|   -3.080|-3090.917|-3102.229|    88.35%|   0:00:00.0| 3805.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -3.080|   -3.080|-3090.912|-3102.224|    88.35%|   0:00:00.0| 3805.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -3.080|   -3.080|-3090.833|-3102.146|    88.35%|   0:00:00.0| 3805.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -3.080|   -3.080|-3090.653|-3101.965|    88.36%|   0:00:01.0| 3805.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -3.080|   -3.080|-3090.541|-3101.853|    88.36%|   0:00:01.0| 3805.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.080|   -3.080|-3090.410|-3101.722|    88.36%|   0:00:04.0| 3806.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.080|   -3.080|-3090.354|-3101.667|    88.36%|   0:00:00.0| 3806.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.080|   -3.080|-3090.319|-3101.631|    88.36%|   0:00:04.0| 3806.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.080|   -3.080|-3090.111|-3101.423|    88.36%|   0:00:03.0| 3806.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_12_/D         |
|  -3.080|   -3.080|-3090.067|-3101.379|    88.36%|   0:00:01.0| 3806.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -3.080|   -3.080|-3090.067|-3101.379|    88.36%|   0:00:09.0| 3807.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -3.080|   -3.080|-3089.925|-3101.237|    88.36%|   0:00:00.0| 3807.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -3.080|   -3.080|-3089.918|-3101.231|    88.37%|   0:00:00.0| 3807.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -3.080|   -3.080|-3089.756|-3101.068|    88.37%|   0:00:00.0| 3807.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -3.080|   -3.080|-3088.924|-3100.236|    88.38%|   0:00:08.0| 3807.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -3.080|   -3.080|-3088.755|-3100.067|    88.38%|   0:00:03.0| 3807.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -3.080|   -3.080|-3088.681|-3099.994|    88.38%|   0:00:12.0| 3808.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -3.080|   -3.080|-3088.594|-3099.906|    88.38%|   0:00:00.0| 3808.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -3.080|   -3.080|-3088.394|-3099.706|    88.38%|   0:00:00.0| 3808.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -3.080|   -3.080|-3088.181|-3099.493|    88.38%|   0:00:00.0| 3808.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -3.080|   -3.080|-3088.029|-3099.341|    88.38%|   0:00:01.0| 3808.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.080|   -3.080|-3087.907|-3099.219|    88.38%|   0:00:00.0| 3808.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.080|   -3.080|-3087.776|-3099.088|    88.38%|   0:00:02.0| 3808.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -3.080|   -3.080|-3087.323|-3098.635|    88.39%|   0:00:01.0| 3808.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_10_/D         |
|  -3.080|   -3.080|-3087.303|-3098.615|    88.39%|   0:00:01.0| 3808.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -3.080|   -3.080|-3087.226|-3098.538|    88.39%|   0:00:04.0| 3808.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -3.080|   -3.080|-3087.223|-3098.535|    88.39%|   0:00:00.0| 3808.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -3.080|   -3.080|-3087.124|-3098.436|    88.39%|   0:00:00.0| 3808.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -3.080|   -3.080|-3086.964|-3098.276|    88.39%|   0:00:04.0| 3808.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_10_/D         |
|  -3.080|   -3.080|-3086.722|-3098.035|    88.39%|   0:00:00.0| 3808.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_10_/D         |
|  -3.080|   -3.080|-3086.719|-3098.033|    88.39%|   0:00:00.0| 3808.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_10_/D         |
|  -3.080|   -3.080|-3086.566|-3097.880|    88.39%|   0:00:02.0| 3808.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_10_/D         |
|  -3.080|   -3.080|-3086.454|-3097.768|    88.40%|   0:00:01.0| 3828.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -3.080|   -3.080|-3086.430|-3097.744|    88.40%|   0:00:04.0| 3828.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -3.080|   -3.080|-3086.371|-3097.685|    88.40%|   0:00:03.0| 3828.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -3.080|   -3.080|-3086.171|-3097.485|    88.40%|   0:00:01.0| 3828.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -3.080|   -3.080|-3086.148|-3097.463|    88.40%|   0:00:03.0| 3828.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -3.080|   -3.080|-3086.125|-3097.439|    88.40%|   0:00:00.0| 3828.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -3.080|   -3.080|-3086.064|-3097.378|    88.40%|   0:00:01.0| 3828.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -3.080|   -3.080|-3085.939|-3097.253|    88.40%|   0:00:00.0| 3828.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -3.080|   -3.080|-3085.768|-3097.082|    88.41%|   0:00:03.0| 3828.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -3.080|   -3.080|-3085.728|-3097.042|    88.42%|   0:00:09.0| 3810.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -3.080|   -3.080|-3085.705|-3097.019|    88.42%|   0:00:09.0| 3811.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -3.080|   -3.080|-3085.350|-3096.664|    88.42%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -3.080|   -3.080|-3085.201|-3096.515|    88.42%|   0:00:03.0| 3811.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -3.080|   -3.080|-3085.140|-3096.455|    88.42%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -3.080|   -3.080|-3085.108|-3096.423|    88.42%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -3.080|   -3.080|-3085.031|-3096.346|    88.42%|   0:00:05.0| 3811.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -3.080|   -3.080|-3084.934|-3096.248|    88.42%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -3.080|   -3.080|-3084.868|-3096.183|    88.42%|   0:00:00.0| 3812.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -3.080|   -3.080|-3084.739|-3096.053|    88.43%|   0:00:00.0| 3812.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -3.080|   -3.080|-3084.734|-3096.048|    88.43%|   0:00:01.0| 3812.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -3.080|   -3.080|-3084.728|-3096.042|    88.43%|   0:00:00.0| 3812.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -3.080|   -3.080|-3084.587|-3095.901|    88.43%|   0:00:03.0| 3812.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -3.080|   -3.080|-3084.529|-3095.843|    88.43%|   0:00:03.0| 3816.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.080|   -3.080|-3084.407|-3095.722|    88.43%|   0:00:00.0| 3816.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.080|   -3.080|-3084.332|-3095.646|    88.43%|   0:00:00.0| 3816.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.080|   -3.080|-3084.321|-3095.635|    88.43%|   0:00:00.0| 3816.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.080|   -3.080|-3084.299|-3095.613|    88.43%|   0:00:00.0| 3816.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.080|   -3.080|-3084.110|-3095.424|    88.43%|   0:00:04.0| 3816.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -3.080|   -3.080|-3084.040|-3095.354|    88.44%|   0:00:05.0| 3817.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -3.080|   -3.080|-3084.023|-3095.338|    88.44%|   0:00:04.0| 3819.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -3.080|   -3.080|-3083.865|-3095.179|    88.44%|   0:00:03.0| 3819.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -3.080|   -3.080|-3083.812|-3095.126|    88.44%|   0:00:04.0| 3819.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -3.080|   -3.080|-3083.596|-3094.910|    88.44%|   0:00:01.0| 3819.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -3.080|   -3.080|-3083.563|-3094.877|    88.44%|   0:00:00.0| 3819.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -3.080|   -3.080|-3083.367|-3094.682|    88.46%|   0:00:02.0| 3819.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.080|   -3.080|-3083.328|-3094.642|    88.46%|   0:00:01.0| 3819.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.080|   -3.080|-3083.281|-3094.596|    88.46%|   0:00:00.0| 3819.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_8_/D          |
|  -3.080|   -3.080|-3082.272|-3093.586|    88.46%|   0:00:06.0| 3820.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -3.080|   -3.080|-3081.974|-3093.289|    88.46%|   0:00:03.0| 3820.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.080|   -3.080|-3081.672|-3092.986|    88.47%|   0:00:02.0| 3820.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -3.080|   -3.080|-3081.579|-3092.893|    88.47%|   0:00:07.0| 3821.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -3.080|   -3.080|-3081.451|-3092.765|    88.47%|   0:00:00.0| 3821.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -3.080|   -3.080|-3081.262|-3092.576|    88.47%|   0:00:01.0| 3821.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_7_/D          |
|  -3.080|   -3.080|-3081.190|-3092.505|    88.47%|   0:00:01.0| 3821.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.080|   -3.080|-3081.128|-3092.442|    88.47%|   0:00:03.0| 3821.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.080|   -3.080|-3081.090|-3092.404|    88.47%|   0:00:01.0| 3821.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.080|   -3.080|-3080.872|-3092.186|    88.47%|   0:00:01.0| 3821.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.080|   -3.080|-3080.795|-3092.110|    88.47%|   0:00:00.0| 3821.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.080|   -3.080|-3080.760|-3092.074|    88.48%|   0:00:08.0| 3821.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.080|   -3.080|-3080.728|-3092.042|    88.48%|   0:00:01.0| 3821.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.080|   -3.080|-3080.701|-3092.015|    88.48%|   0:00:04.0| 3821.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.080|   -3.080|-3080.637|-3091.951|    88.48%|   0:00:00.0| 3821.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.080|   -3.080|-3080.548|-3091.863|    88.48%|   0:00:04.0| 3823.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -3.080|   -3.080|-3080.479|-3091.794|    88.48%|   0:00:01.0| 3823.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -3.080|   -3.080|-3080.332|-3091.646|    88.48%|   0:00:00.0| 3823.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -3.080|   -3.080|-3080.275|-3091.589|    88.48%|   0:00:01.0| 3823.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3080.110|-3091.424|    88.49%|   0:00:02.0| 3823.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3079.857|-3091.171|    88.49%|   0:00:00.0| 3823.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3079.689|-3091.004|    88.49%|   0:00:04.0| 3823.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3079.633|-3090.948|    88.49%|   0:00:00.0| 3823.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3079.623|-3090.937|    88.50%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3079.568|-3090.882|    88.50%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3079.405|-3090.719|    88.50%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.080|   -3.080|-3079.315|-3090.629|    88.50%|   0:00:01.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.080|   -3.080|-3079.288|-3090.602|    88.50%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.080|   -3.080|-3079.140|-3090.455|    88.50%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.080|   -3.080|-3079.061|-3090.375|    88.50%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.080|   -3.080|-3078.939|-3090.253|    88.50%|   0:00:01.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -3.080|   -3.080|-3078.666|-3089.980|    88.50%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3078.549|-3089.863|    88.50%|   0:00:01.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3078.441|-3089.755|    88.50%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3078.434|-3089.749|    88.51%|   0:00:02.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3078.574|-3089.889|    88.51%|   0:00:05.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -3.080|   -3.080|-3078.537|-3089.851|    88.51%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3078.444|-3089.758|    88.51%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -3.080|   -3.080|-3078.255|-3089.569|    88.51%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3078.248|-3089.562|    88.51%|   0:00:02.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3078.212|-3089.527|    88.51%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3078.157|-3089.471|    88.51%|   0:00:01.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3078.110|-3089.424|    88.51%|   0:00:01.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -3.080|   -3.080|-3077.986|-3089.301|    88.51%|   0:00:01.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3077.877|-3089.192|    88.51%|   0:00:01.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3077.673|-3088.987|    88.52%|   0:00:00.0| 3825.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.080|   -3.080|-3073.304|-3084.619|    88.52%|   0:00:01.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -3.080|   -3.080|-3073.100|-3084.414|    88.52%|   0:00:00.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -3.080|   -3.080|-3073.087|-3084.401|    88.52%|   0:00:00.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -3.080|   -3.080|-3073.074|-3084.388|    88.52%|   0:00:01.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -3.080|   -3.080|-3071.740|-3083.054|    88.52%|   0:00:01.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -3.080|   -3.080|-3071.647|-3082.961|    88.53%|   0:00:00.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -3.080|   -3.080|-3071.232|-3082.546|    88.53%|   0:00:00.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -3.080|   -3.080|-3066.794|-3078.108|    88.53%|   0:00:02.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_42_/D        |
|  -3.080|   -3.080|-3065.841|-3077.156|    88.53%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -3.080|   -3.080|-3064.654|-3075.968|    88.53%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -3.080|   -3.080|-3064.612|-3075.926|    88.54%|   0:00:01.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_42_/D        |
|  -3.080|   -3.080|-3063.605|-3074.919|    88.54%|   0:00:03.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -3.080|   -3.080|-3063.576|-3074.890|    88.54%|   0:00:01.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -3.080|   -3.080|-3063.506|-3074.820|    88.54%|   0:00:01.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -3.080|   -3.080|-3061.095|-3072.409|    88.54%|   0:00:02.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -3.080|   -3.080|-3061.026|-3072.340|    88.54%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
|  -3.080|   -3.080|-3061.021|-3072.335|    88.55%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
|  -3.080|   -3.080|-3057.366|-3068.680|    88.55%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.080|   -3.080|-3055.506|-3066.820|    88.55%|   0:00:01.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.080|   -3.080|-3054.882|-3066.196|    88.55%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.080|   -3.080|-3054.876|-3066.190|    88.55%|   0:00:02.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.080|   -3.080|-3052.142|-3063.456|    88.55%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3052.138|-3063.452|    88.55%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3051.500|-3062.815|    88.55%|   0:00:01.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3051.491|-3062.806|    88.56%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3051.487|-3062.801|    88.56%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3049.625|-3060.940|    88.56%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3049.575|-3060.889|    88.56%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3049.529|-3060.844|    88.56%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3047.792|-3059.107|    88.57%|   0:00:01.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3047.672|-3058.986|    88.57%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3047.632|-3058.946|    88.57%|   0:00:00.0| 3826.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3045.365|-3056.679|    88.58%|   0:00:00.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3045.336|-3056.650|    88.58%|   0:00:01.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3045.334|-3056.648|    88.58%|   0:00:00.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3045.311|-3056.625|    88.58%|   0:00:00.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.080|   -3.080|-3037.171|-3048.486|    88.60%|   0:00:01.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3035.597|-3046.911|    88.60%|   0:00:00.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3032.337|-3043.651|    88.61%|   0:00:01.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3032.213|-3043.527|    88.61%|   0:00:00.0| 3827.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3031.228|-3042.542|    88.61%|   0:00:00.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3031.226|-3042.540|    88.61%|   0:00:00.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3031.188|-3042.502|    88.62%|   0:00:01.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3028.922|-3040.237|    88.62%|   0:00:00.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3028.827|-3040.142|    88.63%|   0:00:01.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3025.609|-3036.923|    88.63%|   0:00:00.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3025.547|-3036.861|    88.64%|   0:00:00.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3024.220|-3035.534|    88.64%|   0:00:01.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3024.182|-3035.496|    88.64%|   0:00:00.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3024.039|-3035.353|    88.64%|   0:00:00.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.080|   -3.080|-3024.029|-3035.343|    88.64%|   0:00:00.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_156_/D       |
|  -3.080|   -3.080|-3023.205|-3034.519|    88.65%|   0:00:01.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_156_/D       |
|  -3.080|   -3.080|-3023.177|-3034.491|    88.65%|   0:00:00.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
|  -3.080|   -3.080|-3022.612|-3033.927|    88.65%|   0:00:00.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
|  -3.080|   -3.080|-3022.611|-3033.925|    88.65%|   0:00:00.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
|  -3.080|   -3.080|-3017.229|-3028.544|    88.67%|   0:00:02.0| 3846.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_77_/D        |
|  -3.080|   -3.080|-3016.303|-3027.617|    88.68%|   0:00:01.0| 3847.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_77_/D        |
|  -3.080|   -3.080|-3016.260|-3027.575|    88.69%|   0:00:00.0| 3847.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_48_/D        |
|  -3.080|   -3.080|-3014.599|-3025.914|    88.69%|   0:00:01.0| 3847.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_48_/D        |
|  -3.080|   -3.080|-3014.598|-3025.912|    88.69%|   0:00:00.0| 3847.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_48_/D        |
|  -3.080|   -3.080|-3013.711|-3025.025|    88.70%|   0:00:01.0| 3847.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_48_/D        |
|  -3.080|   -3.080|-3013.636|-3024.951|    88.71%|   0:00:00.0| 3847.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_48_/D        |
|  -3.080|   -3.080|-3013.048|-3024.362|    88.71%|   0:00:01.0| 3847.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_48_/D        |
|  -3.080|   -3.080|-3012.977|-3024.291|    88.71%|   0:00:00.0| 3847.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_48_/D        |
|  -3.080|   -3.080|-3011.558|-3022.872|    88.74%|   0:00:03.0| 3847.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_159_/D       |
|  -3.080|   -3.080|-3011.484|-3022.798|    88.75%|   0:00:01.0| 3847.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_25_/D        |
|  -3.080|   -3.080|-3011.470|-3022.785|    88.76%|   0:00:01.0| 3845.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_25_/D        |
|  -3.080|   -3.080|-3011.395|-3022.709|    88.78%|   0:00:01.0| 3845.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_90_/D        |
|  -3.080|   -3.080|-3011.383|-3022.697|    88.79%|   0:00:01.0| 3845.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_69_/D        |
|  -3.080|   -3.080|-3011.375|-3022.689|    88.79%|   0:00:00.0| 3845.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_152_/D       |
|  -3.080|   -3.080|-3011.348|-3022.663|    88.79%|   0:00:01.0| 3845.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_25_/D        |
|  -3.080|   -3.080|-3011.338|-3022.652|    88.83%|   0:00:03.0| 3864.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_40_/D        |
|  -3.080|   -3.080|-3011.335|-3022.649|    88.83%|   0:00:01.0| 3864.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_69_/D        |
|  -3.080|   -3.080|-3011.334|-3022.648|    88.83%|   0:00:00.0| 3864.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_69_/D        |
|  -3.080|   -3.080|-3011.333|-3022.646|    88.85%|   0:00:01.0| 3864.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_fifo_inst_int_q13_reg_9 |
|        |         |         |         |          |            |        |          |         | _/E                                                |
|  -3.080|   -3.080|-3011.331|-3022.646|    88.86%|   0:00:01.0| 3864.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_41_/D        |
|  -3.080|   -3.080|-3011.295|-3022.609|    88.88%|   0:00:02.0| 3851.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_67_/D        |
|  -3.080|   -3.080|-3011.285|-3022.599|    88.88%|   0:00:00.0| 3851.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_60_/D        |
|  -3.080|   -3.080|-3011.285|-3022.599|    88.88%|   0:00:01.0| 3851.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:32:16 real=0:32:13 mem=3851.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:32:16 real=0:32:13 mem=3851.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.355|  -11.314|
|reg2reg   |-3.080|-3011.285|
|HEPG      |-3.080|-3011.285|
|All Paths |-3.080|-3022.599|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -3.080ns TNS -3011.290ns; HEPG WNS -3.080ns TNS -3011.290ns; all paths WNS -3.080ns TNS -3022.605ns; Real time 1:29:56
** GigaOpt Optimizer WNS Slack -3.080 TNS Slack -3022.599 Density 88.88
*** Starting refinePlace (5:20:11 mem=3851.1M) ***
Total net bbox length = 1.384e+06 (6.145e+05 7.700e+05) (ext = 4.751e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 80197 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.110%
Density distribution unevenness ratio = 3.252%
Move report: Timing Driven Placement moves 44150 insts, mean move: 2.84 um, max move: 54.60 um
	Max move on inst (FE_RC_18199_0): (222.40, 246.60) --> (194.80, 273.60)
	Runtime: CPU: 0:00:26.2 REAL: 0:00:26.0 MEM: 3929.6MB
Move report: Detail placement moves 32531 insts, mean move: 0.94 um, max move: 14.60 um
	Max move on inst (FE_OCPC10565_core_instance_mac_array_instance_q_temp_207): (105.00, 334.80) --> (119.60, 334.80)
	Runtime: CPU: 0:00:09.3 REAL: 0:00:10.0 MEM: 3929.6MB
Summary Report:
Instances move: 48803 (out of 80056 movable)
Instances flipped: 570
Mean displacement: 2.78 um
Max displacement: 56.60 um (Instance: FE_RC_18173_0) (100.8, 203.4) -> (69.4, 228.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.388e+06 (6.155e+05 7.721e+05) (ext = 4.742e+04)
Runtime: CPU: 0:00:35.8 REAL: 0:00:36.0 MEM: 3929.6MB
*** Finished refinePlace (5:20:47 mem=3929.6M) ***
Finished re-routing un-routed nets (0:00:00.2 3929.6M)


Density : 0.8888
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:42.2 real=0:00:42.0 mem=3929.6M) ***
** GigaOpt Optimizer WNS Slack -3.084 TNS Slack -3043.911 Density 88.88
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.350|  -11.288|
|reg2reg   |-3.084|-3032.623|
|HEPG      |-3.084|-3032.623|
|All Paths |-3.084|-3043.911|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 975 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:33:02 real=0:32:59 mem=3929.6M) ***

(I,S,L,T): WC_VIEW: 213.493, 116.3, 3.1359, 332.929
*** SetupOpt [finish] : cpu/real = 0:33:13.8/0:33:10.5 (1.0), totSession cpu/real = 5:20:54.8/5:20:46.3 (1.0), mem = 3894.5M
End: GigaOpt Optimization in TNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 259 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:20:56.7/5:20:48.3 (1.0), mem = 3781.6M
(I,S,L,T): WC_VIEW: 213.493, 116.3, 3.1359, 332.929
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.084  TNS Slack -3043.911 Density 88.88
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    88.88%|        -|  -3.084|-3043.911|   0:00:00.0| 3781.6M|
|    88.79%|      447|  -3.083|-3041.493|   0:00:29.0| 3819.7M|
|    88.78%|       14|  -3.083|-3041.484|   0:00:03.0| 3819.7M|
|    88.78%|        1|  -3.083|-3041.484|   0:00:03.0| 3819.7M|
|    88.78%|      697|  -3.076|-3036.385|   0:00:09.0| 3819.7M|
|    88.68%|      210|  -3.081|-3034.578|   0:00:13.0| 3819.7M|
|    88.12%|     2886|  -3.073|-3035.519|   0:00:43.0| 3822.0M|
|    88.10%|       50|  -3.073|-3035.515|   0:00:02.0| 3824.2M|
|    88.10%|        2|  -3.073|-3035.515|   0:00:01.0| 3828.7M|
|    88.10%|        0|  -3.073|-3035.515|   0:00:01.0| 3828.7M|
|    88.10%|       12|  -3.073|-3035.501|   0:00:02.0| 3828.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.073  TNS Slack -3035.501 Density 88.10
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:49) (real = 0:01:50) **
*** Starting refinePlace (5:22:47 mem=3844.7M) ***
Total net bbox length = 1.387e+06 (6.160e+05 7.712e+05) (ext = 4.752e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 79470 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 659 insts, mean move: 2.23 um, max move: 14.60 um
	Max move on inst (FE_OFC2638_n28226): (503.40, 117.00) --> (503.20, 102.60)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3847.8MB
Summary Report:
Instances move: 659 (out of 79329 movable)
Instances flipped: 0
Mean displacement: 2.23 um
Max displacement: 14.60 um (Instance: FE_OFC2638_n28226) (503.4, 117) -> (503.2, 102.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.389e+06 (6.168e+05 7.719e+05) (ext = 4.752e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3847.8MB
*** Finished refinePlace (5:22:49 mem=3847.8M) ***
Finished re-routing un-routed nets (0:00:00.0 3847.8M)


Density : 0.8810
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:04.0 mem=3847.8M) ***
(I,S,L,T): WC_VIEW: 212.328, 114.468, 3.09522, 329.891
*** AreaOpt [finish] : cpu/real = 0:01:54.5/0:01:54.3 (1.0), totSession cpu/real = 5:22:51.3/5:22:42.5 (1.0), mem = 3847.8M
End: Area Reclaim Optimization (cpu=0:01:55, real=0:01:55, mem=3755.72M, totSessionCpu=5:22:52).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3822.19 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3822.19 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 37050
[NR-eGR] Read numTotalNets=84417  numIgnoredNets=143
[NR-eGR] There are 116 clock nets ( 116 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 84158 
[NR-eGR] Rule id: 1  Nets: 116 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 263 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.079440e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 116 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.168720e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 83895 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.518521e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               14( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 283745
[NR-eGR]     M2  (2V) length: 4.687925e+05um, number of vias: 386767
[NR-eGR]     M3  (3H) length: 5.526409e+05um, number of vias: 44896
[NR-eGR]     M4  (4V) length: 3.292202e+05um, number of vias: 10984
[NR-eGR]     M5  (5H) length: 1.573717e+05um, number of vias: 3900
[NR-eGR]     M6  (6V) length: 7.262726e+04um, number of vias: 2107
[NR-eGR]     M7  (7H) length: 1.206170e+04um, number of vias: 2893
[NR-eGR]     M8  (8V) length: 2.143600e+04um, number of vias: 0
[NR-eGR] Total length: 1.614150e+06um, number of vias: 735292
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.828000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.46 sec, Real: 4.46 sec, Curr Mem: 3728.32 MB )
Extraction called for design 'fullchip' of instances=79470 and nets=84441 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 3710.316M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3726.51)
Total number of fetched objects 84418
End delay calculation. (MEM=3777.19 CPU=0:00:13.7 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=3777.19 CPU=0:00:17.6 REAL=0:00:18.0)
Begin: GigaOpt postEco DRV Optimization
Info: 143 nets with fixed/cover wires excluded.
Info: 259 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:23:24.7/5:23:15.8 (1.0), mem = 3777.2M
(I,S,L,T): WC_VIEW: 212.372, 115.191, 3.09522, 330.658
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    11|   114|    -0.09|     3|     3|    -0.01|     0|     0|     0|     0|    -3.16| -3128.91|       0|       0|       0|  88.10|          |         |
|     1|    24|    -0.08|     1|     1|    -0.01|     0|     0|     0|     0|    -3.16| -3128.76|       0|       0|      11|  88.10| 0:00:00.0|  3821.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.16| -3128.76|       0|       0|       1|  88.11| 0:00:01.0|  3821.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.16| -3128.76|       0|       0|       0|  88.11| 0:00:00.0|  3821.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 123 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=3821.2M) ***

*** Starting refinePlace (5:23:40 mem=3837.3M) ***
Total net bbox length = 1.389e+06 (6.168e+05 7.719e+05) (ext = 4.752e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 79470 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 21 insts, mean move: 2.09 um, max move: 5.80 um
	Max move on inst (FE_OCPC11939_core_instance_mac_array_instance_q_temp_853): (364.00, 495.00) --> (364.40, 500.40)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3837.3MB
Summary Report:
Instances move: 21 (out of 79329 movable)
Instances flipped: 0
Mean displacement: 2.09 um
Max displacement: 5.80 um (Instance: FE_OCPC11939_core_instance_mac_array_instance_q_temp_853) (364, 495) -> (364.4, 500.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.389e+06 (6.168e+05 7.719e+05) (ext = 4.752e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3837.3MB
*** Finished refinePlace (5:23:41 mem=3837.3M) ***
Finished re-routing un-routed nets (0:00:00.1 3837.3M)


Density : 0.8811
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:04.0 mem=3837.3M) ***
(I,S,L,T): WC_VIEW: 212.304, 115.193, 3.0954, 330.592
*** DrvOpt [finish] : cpu/real = 0:00:19.1/0:00:19.1 (1.0), totSession cpu/real = 5:23:43.9/5:23:34.9 (1.0), mem = 3802.2M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -3.073 -> -3.163 (bump = 0.09)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 143 nets with fixed/cover wires excluded.
Info: 259 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:23:45.0/5:23:36.0 (1.0), mem = 3802.2M
(I,S,L,T): WC_VIEW: 212.304, 115.193, 3.0954, 330.592
*info: 259 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.163 TNS Slack -3128.764 Density 88.11
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.323|   -9.110|
|reg2reg   |-3.163|-3119.655|
|HEPG      |-3.163|-3119.655|
|All Paths |-3.163|-3128.764|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -3.163ns TNS -3119.657ns; HEPG WNS -3.163ns TNS -3119.657ns; all paths WNS -3.163ns TNS -3128.766ns; Real time 1:33:41
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.163|   -3.163|-3119.655|-3128.764|    88.11%|   0:00:00.0| 3837.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.134|   -3.134|-3118.585|-3127.694|    88.11%|   0:00:03.0| 3856.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.128|   -3.128|-3117.748|-3126.857|    88.10%|   0:00:13.0| 3856.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.128|   -3.128|-3117.582|-3126.691|    88.10%|   0:00:15.0| 3856.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.128|   -3.128|-3117.557|-3126.666|    88.10%|   0:00:00.0| 3856.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.120|   -3.120|-3118.913|-3128.023|    88.11%|   0:00:01.0| 3856.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.120|   -3.120|-3118.145|-3127.255|    88.11%|   0:00:23.0| 3856.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.120|   -3.120|-3118.022|-3127.132|    88.11%|   0:00:00.0| 3856.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.119|   -3.119|-3117.792|-3126.987|    88.12%|   0:00:01.0| 3856.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.119|   -3.119|-3117.792|-3126.987|    88.12%|   0:00:02.0| 3856.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.3 real=0:00:58.0 mem=3856.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.383|   -3.119|  -9.197|-3126.987|    88.12%|   0:00:01.0| 3856.3M|   WC_VIEW|  default| out[98]                                            |
|  -0.308|   -3.119|  -9.063|-3126.862|    88.12%|   0:00:00.0| 3856.3M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=3856.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:59.8 real=0:01:00.0 mem=3856.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.308|   -9.063|
|reg2reg   |-3.119|-3117.800|
|HEPG      |-3.119|-3117.800|
|All Paths |-3.119|-3126.862|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -3.119ns TNS -3117.803ns; HEPG WNS -3.119ns TNS -3117.803ns; all paths WNS -3.119ns TNS -3126.865ns; Real time 1:34:42
** GigaOpt Optimizer WNS Slack -3.119 TNS Slack -3126.862 Density 88.12
*** Starting refinePlace (5:24:57 mem=3856.3M) ***
Total net bbox length = 1.389e+06 (6.169e+05 7.720e+05) (ext = 4.754e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 79492 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3856.3MB
Summary Report:
Instances move: 0 (out of 79351 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.389e+06 (6.169e+05 7.720e+05) (ext = 4.754e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3856.3MB
*** Finished refinePlace (5:24:59 mem=3856.3M) ***
Finished re-routing un-routed nets (0:00:00.1 3856.3M)


Density : 0.8812
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:04.0 mem=3856.3M) ***
** GigaOpt Optimizer WNS Slack -3.119 TNS Slack -3126.862 Density 88.12
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.308|   -9.063|
|reg2reg   |-3.119|-3117.800|
|HEPG      |-3.119|-3117.800|
|All Paths |-3.119|-3126.862|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 123 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:06 real=0:01:06 mem=3856.3M) ***

(I,S,L,T): WC_VIEW: 212.34, 115.226, 3.09609, 330.662
*** SetupOpt [finish] : cpu/real = 0:01:17.5/0:01:17.4 (1.0), totSession cpu/real = 5:25:02.5/5:24:53.4 (1.0), mem = 3821.2M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -3.073 -> -3.119 (bump = 0.046)
Begin: GigaOpt nonLegal postEco optimization
Info: 143 nets with fixed/cover wires excluded.
Info: 259 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:25:03.5/5:24:54.5 (1.0), mem = 3821.2M
(I,S,L,T): WC_VIEW: 212.34, 115.226, 3.09609, 330.662
*info: 259 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.119 TNS Slack -3126.862 Density 88.12
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.308|   -9.063|
|reg2reg   |-3.119|-3117.800|
|HEPG      |-3.119|-3117.800|
|All Paths |-3.119|-3126.862|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -3.119ns TNS -3117.803ns; HEPG WNS -3.119ns TNS -3117.803ns; all paths WNS -3.119ns TNS -3126.865ns; Real time 1:35:00
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.119|   -3.119|-3117.800|-3126.862|    88.12%|   0:00:00.0| 3856.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.107|   -3.107|-3116.729|-3125.791|    88.13%|   0:01:17.0| 3842.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.107|   -3.107|-3116.715|-3125.777|    88.13%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.104|   -3.104|-3116.264|-3125.320|    88.17%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.104|   -3.104|-3116.224|-3125.281|    88.16%|   0:00:09.0| 3842.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.103|   -3.103|-3116.100|-3125.193|    88.18%|   0:00:02.0| 3842.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_2_/D  |
|  -3.104|   -3.104|-3116.032|-3125.126|    88.19%|   0:00:01.0| 3842.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_2_/D  |
|  -3.106|   -3.106|-3115.982|-3125.061|    88.22%|   0:00:27.0| 3842.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_2_/D  |
|  -3.106|   -3.106|-3115.928|-3125.007|    88.24%|   0:00:07.0| 3842.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_2_/D  |
|  -3.106|   -3.106|-3115.923|-3125.001|    88.24%|   0:00:02.0| 3823.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_2_/D  |
|  -3.106|   -3.106|-3115.923|-3125.001|    88.25%|   0:00:01.0| 3823.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_2_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:10 real=0:02:10 mem=3823.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.308|   -3.106|  -9.080|-3125.001|    88.25%|   0:00:00.0| 3823.3M|   WC_VIEW|  default| out[79]                                            |
|  -0.295|   -3.106|  -9.067|-3124.989|    88.25%|   0:00:01.0| 3823.3M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=3823.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:11 real=0:02:11 mem=3823.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.295|   -9.067|
|reg2reg   |-3.106|-3115.923|
|HEPG      |-3.106|-3115.923|
|All Paths |-3.106|-3124.989|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -3.106ns TNS -3115.926ns; HEPG WNS -3.106ns TNS -3115.926ns; all paths WNS -3.106ns TNS -3124.991ns; Real time 1:37:11
** GigaOpt Optimizer WNS Slack -3.106 TNS Slack -3124.989 Density 88.25
*** Starting refinePlace (5:27:27 mem=3823.3M) ***
Total net bbox length = 1.389e+06 (6.173e+05 7.721e+05) (ext = 4.754e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 79519 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 6377 insts, mean move: 0.59 um, max move: 4.40 um
	Max move on inst (FE_RC_8050_0): (515.40, 151.20) --> (512.80, 153.00)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3844.0MB
Summary Report:
Instances move: 6377 (out of 79378 movable)
Instances flipped: 0
Mean displacement: 0.59 um
Max displacement: 4.40 um (Instance: FE_RC_8050_0) (515.4, 151.2) -> (512.8, 153)
	Length: 18 sites, height: 1 rows, site name: core, cell type: AOI21D4
Total net bbox length = 1.391e+06 (6.187e+05 7.725e+05) (ext = 4.754e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3844.0MB
*** Finished refinePlace (5:27:29 mem=3844.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3844.0M)


Density : 0.8825
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:05.0 mem=3844.0M) ***
** GigaOpt Optimizer WNS Slack -3.106 TNS Slack -3124.989 Density 88.25
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.295|   -9.067|
|reg2reg   |-3.106|-3115.923|
|HEPG      |-3.106|-3115.923|
|All Paths |-3.106|-3124.989|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -3.106ns TNS -3115.926ns; HEPG WNS -3.106ns TNS -3115.926ns; all paths WNS -3.106ns TNS -3124.991ns; Real time 1:37:17
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.106|   -3.106|-3115.923|-3124.989|    88.25%|   0:00:00.0| 3844.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_2_/D  |
|  -3.096|   -3.096|-3114.856|-3123.923|    88.26%|   0:00:57.0| 3863.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.096|   -3.096|-3114.806|-3123.873|    88.26%|   0:00:13.0| 3863.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.096|   -3.096|-3114.806|-3123.873|    88.26%|   0:00:01.0| 3863.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.098|   -3.098|-3114.524|-3123.591|    88.30%|   0:00:01.0| 3863.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.099|   -3.099|-3114.488|-3123.554|    88.31%|   0:00:02.0| 3863.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.100|   -3.100|-3114.511|-3123.578|    88.38%|   0:00:40.0| 3899.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:54 real=0:01:54 mem=3899.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.296|   -3.100|  -9.068|-3123.578|    88.38%|   0:00:01.0| 3899.2M|   WC_VIEW|  default| out[79]                                            |
|  -0.289|   -3.100|  -8.969|-3123.479|    88.38%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[79]                                            |
|  -0.289|   -3.100|  -8.969|-3123.479|    88.38%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=3918.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:55 real=0:01:55 mem=3918.3M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.289|   -8.969|
|reg2reg   |-3.100|-3114.511|
|HEPG      |-3.100|-3114.511|
|All Paths |-3.100|-3123.479|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -3.100ns TNS -3114.514ns; HEPG WNS -3.100ns TNS -3114.514ns; all paths WNS -3.100ns TNS -3123.482ns; Real time 1:39:12
** GigaOpt Optimizer WNS Slack -3.100 TNS Slack -3123.479 Density 88.38
*** Starting refinePlace (5:29:29 mem=3918.3M) ***
Total net bbox length = 1.391e+06 (6.189e+05 7.725e+05) (ext = 4.754e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 79532 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 7625 insts, mean move: 0.91 um, max move: 8.80 um
	Max move on inst (U43769): (501.60, 109.80) --> (496.40, 113.40)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 3918.3MB
Summary Report:
Instances move: 7625 (out of 79391 movable)
Instances flipped: 143
Mean displacement: 0.91 um
Max displacement: 8.80 um (Instance: U43769) (501.6, 109.8) -> (496.4, 113.4)
	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
Total net bbox length = 1.394e+06 (6.209e+05 7.732e+05) (ext = 4.755e+04)
Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 3918.3MB
*** Finished refinePlace (5:29:32 mem=3918.3M) ***
Finished re-routing un-routed nets (0:00:00.0 3918.3M)


Density : 0.8838
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.5 real=0:00:07.0 mem=3918.3M) ***
** GigaOpt Optimizer WNS Slack -3.100 TNS Slack -3123.479 Density 88.38
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.289|   -8.969|
|reg2reg   |-3.100|-3114.511|
|HEPG      |-3.100|-3114.511|
|All Paths |-3.100|-3123.479|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 123 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:04:21 real=0:04:21 mem=3918.3M) ***

(I,S,L,T): WC_VIEW: 212.987, 115.886, 3.10863, 331.981
*** SetupOpt [finish] : cpu/real = 0:04:32.1/0:04:31.6 (1.0), totSession cpu/real = 5:29:35.7/5:29:26.1 (1.0), mem = 3883.2M
End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -3035.615 -> -3123.479
Begin: GigaOpt TNS recovery
Info: 143 nets with fixed/cover wires excluded.
Info: 259 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:29:36.7/5:29:27.1 (1.0), mem = 3883.2M
(I,S,L,T): WC_VIEW: 212.987, 115.886, 3.10863, 331.981
*info: 259 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.100 TNS Slack -3123.479 Density 88.38
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.289|   -8.969|
|reg2reg   |-3.100|-3114.511|
|HEPG      |-3.100|-3114.511|
|All Paths |-3.100|-3123.479|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -3.100ns TNS -3114.514ns; HEPG WNS -3.100ns TNS -3114.514ns; all paths WNS -3.100ns TNS -3123.482ns; Real time 1:39:33
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.100|   -3.100|-3114.511|-3123.479|    88.38%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.100|   -3.100|-3113.875|-3122.945|    88.39%|   0:00:23.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_11_/D |
|  -3.100|   -3.100|-3113.862|-3122.932|    88.39%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_11_/D |
|  -3.100|   -3.100|-3113.827|-3122.897|    88.39%|   0:00:02.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_17_/D |
|  -3.100|   -3.100|-3113.823|-3122.893|    88.39%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_17_/D |
|  -3.100|   -3.100|-3113.744|-3122.814|    88.39%|   0:00:02.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_16_/D |
|  -3.100|   -3.100|-3113.732|-3122.802|    88.39%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_10_/D |
|  -3.100|   -3.100|-3113.711|-3122.781|    88.39%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_11_/D |
|  -3.100|   -3.100|-3113.709|-3122.779|    88.39%|   0:00:02.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_19_/D |
|  -3.100|   -3.100|-3113.707|-3122.777|    88.39%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_19_/D |
|  -3.100|   -3.100|-3113.686|-3122.756|    88.39%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_5_/D  |
|  -3.100|   -3.100|-3113.674|-3122.744|    88.39%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_19_/D |
|  -3.100|   -3.100|-3113.670|-3122.740|    88.39%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_19_/D |
|  -3.100|   -3.100|-3113.669|-3122.739|    88.39%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_19_/D |
|  -3.100|   -3.100|-3113.640|-3122.710|    88.40%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.100|   -3.100|-3109.220|-3118.290|    88.40%|   0:00:02.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.100|   -3.100|-3109.028|-3118.098|    88.40%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -3.100|   -3.100|-3105.512|-3114.583|    88.40%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.100|   -3.100|-3104.219|-3113.290|    88.40%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.100|   -3.100|-3102.784|-3111.854|    88.40%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.100|   -3.100|-3101.100|-3110.170|    88.40%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.100|   -3.100|-3101.095|-3110.165|    88.40%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.100|   -3.100|-3100.399|-3109.469|    88.40%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.100|   -3.100|-3098.434|-3107.504|    88.40%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.100|   -3.100|-3098.015|-3107.085|    88.41%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.100|   -3.100|-3097.572|-3106.642|    88.41%|   0:00:02.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -3.100|   -3.100|-3097.115|-3106.185|    88.41%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.100|   -3.100|-3096.907|-3105.977|    88.41%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.100|   -3.100|-3095.871|-3104.941|    88.41%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.100|   -3.100|-3095.804|-3104.874|    88.41%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.100|   -3.100|-3095.719|-3104.790|    88.41%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -3.100|   -3.100|-3094.375|-3103.445|    88.41%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -3.100|   -3.100|-3093.300|-3102.370|    88.41%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.100|   -3.100|-3092.369|-3101.439|    88.41%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.100|   -3.100|-3091.977|-3101.047|    88.41%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -3.100|   -3.100|-3091.632|-3100.702|    88.41%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -3.100|   -3.100|-3091.607|-3100.677|    88.41%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -3.100|   -3.100|-3091.501|-3100.572|    88.41%|   0:00:02.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -3.100|   -3.100|-3091.475|-3100.545|    88.41%|   0:00:02.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.100|   -3.100|-3090.827|-3099.897|    88.41%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -3.100|   -3.100|-3089.782|-3098.853|    88.41%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -3.100|   -3.100|-3089.419|-3098.490|    88.41%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -3.100|   -3.100|-3087.512|-3096.583|    88.41%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -3.100|   -3.100|-3087.343|-3096.413|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -3.100|   -3.100|-3087.327|-3096.397|    88.42%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -3.100|   -3.100|-3087.177|-3096.248|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -3.100|   -3.100|-3086.969|-3096.039|    88.42%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.100|   -3.100|-3086.680|-3095.750|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -3.100|   -3.100|-3086.464|-3095.534|    88.42%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.100|   -3.100|-3086.333|-3095.403|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -3.100|   -3.100|-3086.325|-3095.395|    88.42%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -3.100|   -3.100|-3086.102|-3095.172|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -3.100|   -3.100|-3085.645|-3094.715|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -3.100|   -3.100|-3085.511|-3094.581|    88.42%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -3.100|   -3.100|-3085.323|-3094.393|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -3.100|   -3.100|-3085.239|-3094.310|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.100|   -3.100|-3085.208|-3094.279|    88.42%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.100|   -3.100|-3085.122|-3094.193|    88.42%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.100|   -3.100|-3084.935|-3094.006|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -3.100|   -3.100|-3084.627|-3093.698|    88.42%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -3.100|   -3.100|-3084.626|-3093.697|    88.42%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -3.100|   -3.100|-3084.624|-3093.695|    88.42%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -3.100|   -3.100|-3084.408|-3093.479|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_21_/D         |
|  -3.100|   -3.100|-3084.193|-3093.264|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -3.100|   -3.100|-3083.399|-3092.470|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.100|   -3.100|-3083.262|-3092.333|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -3.100|   -3.100|-3083.224|-3092.294|    88.42%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -3.100|   -3.100|-3083.064|-3092.135|    88.43%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -3.100|   -3.100|-3083.032|-3092.103|    88.43%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -3.100|   -3.100|-3083.016|-3092.087|    88.43%|   0:00:02.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.100|   -3.100|-3082.946|-3092.016|    88.43%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -3.100|   -3.100|-3082.931|-3092.001|    88.43%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -3.100|   -3.100|-3082.804|-3091.875|    88.43%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -3.100|   -3.100|-3083.594|-3092.665|    88.44%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -3.100|   -3.100|-3083.445|-3092.516|    88.44%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -3.100|   -3.100|-3083.434|-3092.504|    88.44%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -3.100|   -3.100|-3082.863|-3091.933|    88.44%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -3.100|   -3.100|-3082.849|-3091.919|    88.44%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -3.100|   -3.100|-3082.495|-3091.566|    88.44%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -3.100|   -3.100|-3082.439|-3091.510|    88.44%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -3.100|   -3.100|-3082.412|-3091.483|    88.44%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -3.100|   -3.100|-3082.008|-3091.079|    88.45%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -3.100|   -3.100|-3082.278|-3091.349|    88.45%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -3.100|   -3.100|-3082.273|-3091.344|    88.45%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.100|   -3.100|-3082.222|-3091.293|    88.45%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -3.100|   -3.100|-3082.206|-3091.276|    88.45%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -3.100|   -3.100|-3082.196|-3091.267|    88.45%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -3.100|   -3.100|-3082.011|-3091.082|    88.45%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -3.100|   -3.100|-3081.835|-3090.906|    88.45%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -3.100|   -3.100|-3081.176|-3090.246|    88.45%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -3.100|   -3.100|-3080.878|-3089.949|    88.45%|   0:00:02.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -3.100|   -3.100|-3080.858|-3089.928|    88.45%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -3.100|   -3.100|-3080.802|-3089.873|    88.45%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -3.100|   -3.100|-3080.778|-3089.848|    88.45%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -3.100|   -3.100|-3080.768|-3089.839|    88.45%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -3.100|   -3.100|-3080.784|-3089.855|    88.45%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -3.100|   -3.100|-3080.355|-3089.426|    88.45%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -3.100|   -3.100|-3080.213|-3089.284|    88.45%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -3.100|   -3.100|-3079.515|-3088.586|    88.45%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -3.100|   -3.100|-3079.388|-3088.458|    88.45%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -3.100|   -3.100|-3079.084|-3088.155|    88.46%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -3.100|   -3.100|-3078.850|-3087.921|    88.46%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_14_/D         |
|  -3.100|   -3.100|-3078.777|-3087.847|    88.46%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_14_/D         |
|  -3.100|   -3.100|-3078.565|-3087.636|    88.46%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_14_/D         |
|  -3.100|   -3.100|-3078.435|-3087.506|    88.46%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -3.100|   -3.100|-3078.347|-3087.418|    88.47%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -3.100|   -3.100|-3078.115|-3087.186|    88.46%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
|  -3.100|   -3.100|-3078.055|-3087.126|    88.46%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
|  -3.100|   -3.100|-3077.971|-3087.042|    88.46%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_13_/D         |
|  -3.100|   -3.100|-3078.768|-3087.839|    88.47%|   0:00:02.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -3.100|   -3.100|-3078.407|-3087.478|    88.47%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -3.100|   -3.100|-3078.383|-3087.454|    88.47%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -3.100|   -3.100|-3078.343|-3087.414|    88.47%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_12_/D         |
|  -3.100|   -3.100|-3078.157|-3087.228|    88.47%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_11_/D         |
|  -3.100|   -3.100|-3077.781|-3086.852|    88.47%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -3.100|   -3.100|-3077.404|-3086.474|    88.47%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -3.100|   -3.100|-3077.372|-3086.442|    88.47%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -3.100|   -3.100|-3077.322|-3086.393|    88.47%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -3.100|   -3.100|-3076.682|-3085.753|    88.47%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_10_/D         |
|  -3.100|   -3.100|-3075.953|-3085.023|    88.47%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -3.100|   -3.100|-3075.732|-3084.803|    88.47%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -3.100|   -3.100|-3075.644|-3084.715|    88.47%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -3.100|   -3.100|-3075.581|-3084.652|    88.47%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -3.100|   -3.100|-3075.543|-3084.614|    88.48%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -3.100|   -3.100|-3075.426|-3084.497|    88.48%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -3.100|   -3.100|-3075.327|-3084.398|    88.48%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -3.100|   -3.100|-3075.285|-3084.356|    88.48%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -3.100|   -3.100|-3075.172|-3084.243|    88.48%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -3.100|   -3.100|-3075.149|-3084.220|    88.48%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -3.100|   -3.100|-3075.028|-3084.099|    88.48%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -3.100|   -3.100|-3072.961|-3082.031|    88.48%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -3.100|   -3.100|-3072.874|-3081.945|    88.48%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.100|   -3.100|-3072.477|-3081.548|    88.48%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -3.100|   -3.100|-3072.391|-3081.462|    88.48%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -3.100|   -3.100|-3072.377|-3081.448|    88.48%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -3.100|   -3.100|-3072.178|-3081.249|    88.48%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -3.100|   -3.100|-3071.492|-3080.563|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.100|   -3.100|-3071.391|-3080.462|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.100|   -3.100|-3071.389|-3080.460|    88.49%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.100|   -3.100|-3071.366|-3080.437|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -3.100|   -3.100|-3071.022|-3080.093|    88.48%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -3.100|   -3.100|-3070.987|-3080.057|    88.48%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -3.100|   -3.100|-3070.951|-3080.022|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -3.100|   -3.100|-3070.862|-3079.933|    88.49%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -3.100|   -3.100|-3070.854|-3079.925|    88.49%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -3.100|   -3.100|-3070.853|-3079.924|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.100|   -3.100|-3070.844|-3079.915|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_96_/D        |
|  -3.100|   -3.100|-3070.837|-3079.908|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -3.100|   -3.100|-3070.714|-3079.785|    88.49%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_45_/D        |
|  -3.100|   -3.100|-3070.712|-3079.783|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_156_/D       |
|  -3.100|   -3.100|-3070.712|-3079.783|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:55 real=0:01:55 mem=3918.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.289|   -3.100|  -9.072|-3079.783|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[79]                                            |
|  -0.289|   -3.100|  -8.565|-3079.276|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[118]                                           |
|  -0.289|   -3.100|  -8.558|-3079.269|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[118]                                           |
|  -0.289|   -3.100|  -8.326|-3079.037|    88.49%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[118]                                           |
|  -0.289|   -3.100|  -7.863|-3078.573|    88.49%|   0:00:01.0| 3918.3M|   WC_VIEW|  default| out[159]                                           |
|  -0.289|   -3.100|  -7.379|-3078.090|    88.50%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[159]                                           |
|  -0.289|   -3.100|  -6.812|-3077.523|    88.50%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[58]                                            |
|  -0.289|   -3.100|  -6.429|-3077.140|    88.50%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[58]                                            |
|  -0.289|   -3.100|  -6.419|-3077.130|    88.50%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[58]                                            |
|  -0.289|   -3.100|  -5.885|-3076.595|    88.51%|   0:00:01.0| 3918.3M|   WC_VIEW|  default| out[139]                                           |
|  -0.289|   -3.100|  -5.336|-3076.047|    88.51%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[143]                                           |
|  -0.289|   -3.100|  -5.329|-3076.040|    88.51%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[119]                                           |
|  -0.289|   -3.100|  -5.254|-3075.965|    88.51%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[119]                                           |
|  -0.289|   -3.100|  -5.233|-3075.944|    88.51%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[119]                                           |
|  -0.289|   -3.100|  -5.225|-3075.936|    88.51%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[119]                                           |
|  -0.289|   -3.100|  -4.552|-3075.263|    88.51%|   0:00:01.0| 3918.3M|   WC_VIEW|  default| out[114]                                           |
|  -0.289|   -3.100|  -4.518|-3075.229|    88.52%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[114]                                           |
|  -0.289|   -3.100|  -4.384|-3075.094|    88.52%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[111]                                           |
|  -0.289|   -3.100|  -4.359|-3075.070|    88.52%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[111]                                           |
|  -0.289|   -3.100|  -3.948|-3074.659|    88.52%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[109]                                           |
|  -0.289|   -3.100|  -3.720|-3074.431|    88.52%|   0:00:01.0| 3918.3M|   WC_VIEW|  default| out[107]                                           |
|  -0.289|   -3.100|  -3.594|-3074.305|    88.52%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[146]                                           |
|  -0.289|   -3.100|  -3.585|-3074.295|    88.52%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[146]                                           |
|  -0.289|   -3.100|  -3.473|-3074.184|    88.52%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[131]                                           |
|  -0.289|   -3.100|  -3.457|-3074.168|    88.52%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[131]                                           |
|  -0.289|   -3.100|  -3.400|-3074.113|    88.53%|   0:00:01.0| 3918.3M|   WC_VIEW|  default| out[137]                                           |
|  -0.289|   -3.100|  -3.374|-3074.086|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[137]                                           |
|  -0.289|   -3.100|  -3.371|-3074.083|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[137]                                           |
|  -0.289|   -3.100|  -3.366|-3074.079|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[116]                                           |
|  -0.289|   -3.100|  -3.366|-3074.079|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=3918.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:01 real=0:02:01 mem=3918.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.289|   -3.366|
|reg2reg   |-3.100|-3070.713|
|HEPG      |-3.100|-3070.713|
|All Paths |-3.100|-3074.079|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -3.100ns TNS -3070.715ns; HEPG WNS -3.100ns TNS -3070.715ns; all paths WNS -3.100ns TNS -3074.081ns; Real time 1:41:34
** GigaOpt Optimizer WNS Slack -3.100 TNS Slack -3074.079 Density 88.53
*** Starting refinePlace (5:31:50 mem=3918.3M) ***
Total net bbox length = 1.395e+06 (6.213e+05 7.737e+05) (ext = 4.747e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 79636 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3918.3MB
Summary Report:
Instances move: 0 (out of 79495 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.395e+06 (6.213e+05 7.737e+05) (ext = 4.747e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3918.3MB
*** Finished refinePlace (5:31:52 mem=3918.3M) ***
Finished re-routing un-routed nets (0:00:00.0 3918.3M)


Density : 0.8853
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:04.0 mem=3918.3M) ***
** GigaOpt Optimizer WNS Slack -3.100 TNS Slack -3074.079 Density 88.53
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.289|   -3.366|
|reg2reg   |-3.100|-3070.713|
|HEPG      |-3.100|-3070.713|
|All Paths |-3.100|-3074.079|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 123 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:08 real=0:02:07 mem=3918.3M) ***

(I,S,L,T): WC_VIEW: 213.265, 116.039, 3.11951, 332.424
*** SetupOpt [finish] : cpu/real = 0:02:18.8/0:02:18.7 (1.0), totSession cpu/real = 5:31:55.5/5:31:45.8 (1.0), mem = 3883.2M
End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -3.073 -> -3.100 (bump = 0.027)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 143 nets with fixed/cover wires excluded.
Info: 259 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:31:56.6/5:31:46.9 (1.0), mem = 3883.2M
(I,S,L,T): WC_VIEW: 213.265, 116.039, 3.11951, 332.424
*info: 259 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.100 TNS Slack -3074.079 Density 88.53
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.289|   -3.366|
|reg2reg   |-3.100|-3070.713|
|HEPG      |-3.100|-3070.713|
|All Paths |-3.100|-3074.079|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -3.100ns TNS -3070.715ns; HEPG WNS -3.100ns TNS -3070.715ns; all paths WNS -3.100ns TNS -3074.081ns; Real time 1:41:52
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.100|   -3.100|-3070.713|-3074.079|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.098|   -3.098|-3070.712|-3074.078|    88.53%|   0:00:32.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.098|   -3.098|-3070.637|-3074.003|    88.53%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.098|   -3.098|-3070.637|-3074.003|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:32.9 real=0:00:33.0 mem=3918.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.289|   -3.098|  -3.366|-3074.003|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[79]                                            |
|  -0.289|   -3.098|  -3.366|-3074.003|    88.53%|   0:00:01.0| 3918.3M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=3918.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.1 real=0:00:34.0 mem=3918.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.289|   -3.366|
|reg2reg   |-3.098|-3070.637|
|HEPG      |-3.098|-3070.637|
|All Paths |-3.098|-3074.003|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -3.098ns TNS -3070.639ns; HEPG WNS -3.098ns TNS -3070.639ns; all paths WNS -3.098ns TNS -3074.006ns; Real time 1:42:27
** GigaOpt Optimizer WNS Slack -3.098 TNS Slack -3074.003 Density 88.53
*** Starting refinePlace (5:32:44 mem=3918.3M) ***
Total net bbox length = 1.395e+06 (6.214e+05 7.737e+05) (ext = 4.747e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 79640 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3918.3MB
Summary Report:
Instances move: 0 (out of 79499 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.395e+06 (6.214e+05 7.737e+05) (ext = 4.747e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3918.3MB
*** Finished refinePlace (5:32:45 mem=3918.3M) ***
Finished re-routing un-routed nets (0:00:00.0 3918.3M)


Density : 0.8853
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:04.0 mem=3918.3M) ***
** GigaOpt Optimizer WNS Slack -3.098 TNS Slack -3074.003 Density 88.53
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.289|   -3.366|
|reg2reg   |-3.098|-3070.637|
|HEPG      |-3.098|-3070.637|
|All Paths |-3.098|-3074.003|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 123 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:40.8 real=0:00:41.0 mem=3918.3M) ***

(I,S,L,T): WC_VIEW: 213.268, 116.038, 3.11955, 332.425
*** SetupOpt [finish] : cpu/real = 0:00:52.0/0:00:51.9 (1.0), totSession cpu/real = 5:32:48.6/5:32:38.8 (1.0), mem = 3883.2M
End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.838%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 259 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:32:49.1/5:32:39.2 (1.0), mem = 3883.2M
(I,S,L,T): WC_VIEW: 213.268, 116.038, 3.11955, 332.425
*info: 259 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.098 TNS Slack -3074.003 Density 88.53
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.289|   -3.366|
|reg2reg   |-3.098|-3070.637|
|HEPG      |-3.098|-3070.637|
|All Paths |-3.098|-3074.003|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -3.098ns TNS -3070.639ns; HEPG WNS -3.098ns TNS -3070.639ns; all paths WNS -3.098ns TNS -3074.006ns; Real time 1:42:45
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.098|   -3.098|-3070.637|-3074.003|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.098|   -3.098|-3070.637|-3074.003|    88.53%|   0:00:03.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_7_/D  |
|  -3.098|   -3.098|-3070.637|-3074.003|    88.53%|   0:00:02.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -3.098|   -3.098|-3070.637|-3074.003|    88.53%|   0:00:03.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -3.098|   -3.098|-3070.637|-3074.003|    88.53%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -3.098|   -3.098|-3070.580|-3073.946|    88.53%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -3.098|   -3.098|-3070.580|-3073.946|    88.53%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -3.098|   -3.098|-3070.580|-3073.946|    88.53%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -3.098|   -3.098|-3070.580|-3073.946|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -3.098|   -3.098|-3070.580|-3073.946|    88.53%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -3.098|   -3.098|-3070.580|-3073.946|    88.53%|   0:00:01.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -3.098|   -3.098|-3070.580|-3073.946|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -3.098|   -3.098|-3070.580|-3073.946|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_156_/D       |
|  -3.098|   -3.098|-3070.580|-3073.946|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.3 real=0:00:14.0 mem=3918.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.289|   -3.098|  -3.366|-3073.946|    88.53%|   0:00:01.0| 3918.3M|   WC_VIEW|  default| out[79]                                            |
|  -0.289|   -3.098|  -3.366|-3073.946|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[146]                                           |
|  -0.289|   -3.098|  -3.366|-3073.946|    88.53%|   0:00:00.0| 3918.3M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=3918.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.9 real=0:00:15.0 mem=3918.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.289|   -3.366|
|reg2reg   |-3.098|-3070.580|
|HEPG      |-3.098|-3070.580|
|All Paths |-3.098|-3073.946|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -3.098ns TNS -3070.582ns; HEPG WNS -3.098ns TNS -3070.582ns; all paths WNS -3.098ns TNS -3073.948ns; Real time 1:43:00
** GigaOpt Optimizer WNS Slack -3.098 TNS Slack -3073.946 Density 88.53
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.289|   -3.366|
|reg2reg   |-3.098|-3070.580|
|HEPG      |-3.098|-3070.580|
|All Paths |-3.098|-3073.946|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 123 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:16.3 real=0:00:16.0 mem=3918.3M) ***

(I,S,L,T): WC_VIEW: 213.267, 116.038, 3.11954, 332.425
*** SetupOpt [finish] : cpu/real = 0:00:27.4/0:00:27.3 (1.0), totSession cpu/real = 5:33:16.4/5:33:06.6 (1.0), mem = 3883.2M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 1:39:30, real = 1:39:21, mem = 3386.5M, totSessionCpu=5:33:20 **
**optDesign ... cpu = 1:39:30, real = 1:39:21, mem = 3384.5M, totSessionCpu=5:33:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=3748.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=3748.2M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3758.2M
** Profile ** DRVs :  cpu=0:00:02.1, mem=3758.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.098  | -3.098  | -0.289  |
|           TNS (ns):| -3073.9 | -3070.6 | -3.366  |
|    Violating Paths:|  2639   |  2598   |   41    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.530%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3758.2M
Info: 143 nets with fixed/cover wires excluded.
Info: 259 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3388.16MB/4910.60MB/3543.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3388.42MB/4910.60MB/3543.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3388.42MB/4910.60MB/3543.90MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 14:36:25 (2022-Mar-14 21:36:25 GMT)
2022-Mar-14 14:36:25 (2022-Mar-14 21:36:25 GMT): 10%
2022-Mar-14 14:36:25 (2022-Mar-14 21:36:25 GMT): 20%
2022-Mar-14 14:36:25 (2022-Mar-14 21:36:25 GMT): 30%
2022-Mar-14 14:36:25 (2022-Mar-14 21:36:25 GMT): 40%
2022-Mar-14 14:36:25 (2022-Mar-14 21:36:25 GMT): 50%
2022-Mar-14 14:36:25 (2022-Mar-14 21:36:25 GMT): 60%
2022-Mar-14 14:36:25 (2022-Mar-14 21:36:25 GMT): 70%
2022-Mar-14 14:36:25 (2022-Mar-14 21:36:25 GMT): 80%
2022-Mar-14 14:36:25 (2022-Mar-14 21:36:25 GMT): 90%

Finished Levelizing
2022-Mar-14 14:36:26 (2022-Mar-14 21:36:26 GMT)

Starting Activity Propagation
2022-Mar-14 14:36:26 (2022-Mar-14 21:36:26 GMT)
2022-Mar-14 14:36:27 (2022-Mar-14 21:36:27 GMT): 10%
2022-Mar-14 14:36:27 (2022-Mar-14 21:36:27 GMT): 20%

Finished Activity Propagation
2022-Mar-14 14:36:29 (2022-Mar-14 21:36:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3392.05MB/4910.60MB/3543.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2022-Mar-14 14:36:29 (2022-Mar-14 21:36:29 GMT)
 ... Calculating switching power
2022-Mar-14 14:36:30 (2022-Mar-14 21:36:30 GMT): 10%
2022-Mar-14 14:36:30 (2022-Mar-14 21:36:30 GMT): 20%
2022-Mar-14 14:36:30 (2022-Mar-14 21:36:30 GMT): 30%
2022-Mar-14 14:36:31 (2022-Mar-14 21:36:31 GMT): 40%
2022-Mar-14 14:36:31 (2022-Mar-14 21:36:31 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 14:36:32 (2022-Mar-14 21:36:32 GMT): 60%
2022-Mar-14 14:36:33 (2022-Mar-14 21:36:33 GMT): 70%
2022-Mar-14 14:36:34 (2022-Mar-14 21:36:34 GMT): 80%
2022-Mar-14 14:36:35 (2022-Mar-14 21:36:35 GMT): 90%

Finished Calculating power
2022-Mar-14 14:36:41 (2022-Mar-14 21:36:41 GMT)
Ended Power Computation: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=3392.06MB/4910.60MB/3543.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3392.06MB/4910.60MB/3543.90MB)

Ended Power Analysis: (cpu=0:00:16, real=0:00:17, mem(process/total/peak)=3392.06MB/4910.60MB/3543.90MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3392.06MB/4910.60MB/3543.90MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 14:36:41 (2022-Mar-14 21:36:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      217.24755924 	   61.2383%
Total Switching Power:     134.22373575 	   37.8353%
Total Leakage Power:         3.28648681 	    0.9264%
Total Power:               354.75778073
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                           111       4.807      0.8383       116.6       32.87
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   2.142e-07
Combinational                      99.64       111.8       2.403       213.9       60.28
Clock (Combinational)              6.645       17.61     0.04499        24.3       6.849
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              217.2       134.2       3.286       354.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      217.2       134.2       3.286       354.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.645       17.61     0.04499        24.3       6.849
-----------------------------------------------------------------------------------------
Total                              6.645       17.61     0.04499        24.3       6.849
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       FE_USKC13753_CTS_11 (CKBD16):           0.1776
*              Highest Leakage Power:              FE_RC_7325_0 (ND3D8):         0.000302
*                Total Cap:      6.31587e-10 F
*                Total instances in design: 79640
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=3418.07MB/4931.60MB/3543.90MB)


Phase 1 finished in (cpu = 0:00:20.3) (real = 0:00:20.0) **
Finished Timing Update in (cpu = 0:00:27.0) (real = 0:00:27.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 57 and inserted 0 insts
Checking setup slack degradation ...
*** Starting refinePlace (5:34:35 mem=3890.6M) ***
Total net bbox length = 1.395e+06 (6.216e+05 7.737e+05) (ext = 4.746e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 79640 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 20 insts, mean move: 2.13 um, max move: 5.40 um
	Max move on inst (FE_RC_15266_0): (141.40, 421.20) --> (145.00, 423.00)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3890.6MB
Summary Report:
Instances move: 20 (out of 79524 movable)
Instances flipped: 0
Mean displacement: 2.13 um
Max displacement: 5.40 um (Instance: FE_RC_15266_0) (141.4, 421.2) -> (145, 423)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 1.395e+06 (6.216e+05 7.737e+05) (ext = 4.746e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3890.6MB
*** Finished refinePlace (5:34:37 mem=3890.6M) ***
Finished re-routing un-routed nets (0:00:00.1 3890.6M)


Density : 0.8823
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:34:38.8/5:34:28.8 (1.0), mem = 3890.6M
(I,S,L,T): WC_VIEW: 213.584, 116.547, 3.09801, 333.229
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.098  TNS Slack -3040.189 Density 88.23
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    88.23%|        -|  -3.098|-3040.189|   0:00:00.0| 3890.6M|
|    88.23%|        0|  -3.098|-3040.189|   0:00:00.0| 3890.6M|
|    88.19%|      133|  -3.096|-3039.872|   0:00:20.0| 3890.6M|
|    88.19%|        3|  -3.096|-3039.872|   0:00:02.0| 3890.6M|
|    88.19%|        0|  -3.096|-3039.872|   0:00:22.0| 3890.6M|
|    88.19%|        0|  -3.096|-3039.872|   0:00:22.0| 3890.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.096  TNS Slack -3039.872 Density 88.19
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 123 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:11) (real = 0:01:11) **
(I,S,L,T): WC_VIEW: 213.574, 116.47, 3.09735, 333.141
*** PowerOpt [finish] : cpu/real = 0:01:11.7/0:01:11.6 (1.0), totSession cpu/real = 5:35:50.5/5:35:40.5 (1.0), mem = 3890.6M
*** Starting refinePlace (5:35:52 mem=3890.6M) ***
Total net bbox length = 1.395e+06 (6.216e+05 7.734e+05) (ext = 4.746e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 79472 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 174 insts, mean move: 1.94 um, max move: 10.80 um
	Max move on inst (FE_OFC7008_core_instance_mac_array_instance_q_temp_900): (465.40, 491.40) --> (465.40, 480.60)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3890.6MB
Summary Report:
Instances move: 174 (out of 79356 movable)
Instances flipped: 0
Mean displacement: 1.94 um
Max displacement: 10.80 um (Instance: FE_OFC7008_core_instance_mac_array_instance_q_temp_900) (465.4, 491.4) -> (465.4, 480.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.395e+06 (6.217e+05 7.736e+05) (ext = 4.746e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3890.6MB
*** Finished refinePlace (5:35:53 mem=3890.6M) ***
Finished re-routing un-routed nets (0:00:00.1 3890.6M)


Density : 0.8819
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:04.0 mem=3890.6M) ***
Checking setup slack degradation ...
Info: 143 nets with fixed/cover wires excluded.
Info: 259 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:35:59.2/5:35:49.2 (1.0), mem = 3890.6M
(I,S,L,T): WC_VIEW: 213.574, 116.47, 3.09735, 333.141
Info: 143 nets with fixed/cover wires excluded.
Info: 259 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.096|   -3.096|-3039.872|-3039.872|    88.19%|   0:00:00.0| 3900.2M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=3900.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=3900.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 123 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 213.574, 116.47, 3.09735, 333.141
*** SetupOpt [finish] : cpu/real = 0:00:11.8/0:00:11.7 (1.0), totSession cpu/real = 5:36:11.0/5:36:00.9 (1.0), mem = 3890.6M
Executing incremental physical updates
*** Starting refinePlace (5:36:12 mem=3890.6M) ***
Total net bbox length = 1.395e+06 (6.217e+05 7.736e+05) (ext = 4.746e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 79472 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3890.6MB
Summary Report:
Instances move: 0 (out of 79356 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.395e+06 (6.217e+05 7.736e+05) (ext = 4.746e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3890.6MB
*** Finished refinePlace (5:36:14 mem=3890.6M) ***
Finished re-routing un-routed nets (0:00:00.1 3890.6M)


Density : 0.8819
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:05.0 mem=3890.6M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3498.54MB/5043.05MB/3543.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3498.54MB/5043.05MB/3543.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3498.54MB/5043.05MB/3543.90MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 14:39:16 (2022-Mar-14 21:39:16 GMT)
2022-Mar-14 14:39:16 (2022-Mar-14 21:39:16 GMT): 10%
2022-Mar-14 14:39:16 (2022-Mar-14 21:39:16 GMT): 20%
2022-Mar-14 14:39:17 (2022-Mar-14 21:39:17 GMT): 30%
2022-Mar-14 14:39:17 (2022-Mar-14 21:39:17 GMT): 40%
2022-Mar-14 14:39:17 (2022-Mar-14 21:39:17 GMT): 50%
2022-Mar-14 14:39:17 (2022-Mar-14 21:39:17 GMT): 60%
2022-Mar-14 14:39:17 (2022-Mar-14 21:39:17 GMT): 70%
2022-Mar-14 14:39:17 (2022-Mar-14 21:39:17 GMT): 80%
2022-Mar-14 14:39:17 (2022-Mar-14 21:39:17 GMT): 90%

Finished Levelizing
2022-Mar-14 14:39:17 (2022-Mar-14 21:39:17 GMT)

Starting Activity Propagation
2022-Mar-14 14:39:17 (2022-Mar-14 21:39:17 GMT)
2022-Mar-14 14:39:18 (2022-Mar-14 21:39:18 GMT): 10%
2022-Mar-14 14:39:19 (2022-Mar-14 21:39:19 GMT): 20%

Finished Activity Propagation
2022-Mar-14 14:39:21 (2022-Mar-14 21:39:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=3499.04MB/5043.05MB/3543.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2022-Mar-14 14:39:21 (2022-Mar-14 21:39:21 GMT)
 ... Calculating switching power
2022-Mar-14 14:39:21 (2022-Mar-14 21:39:21 GMT): 10%
2022-Mar-14 14:39:22 (2022-Mar-14 21:39:22 GMT): 20%
2022-Mar-14 14:39:22 (2022-Mar-14 21:39:22 GMT): 30%
2022-Mar-14 14:39:22 (2022-Mar-14 21:39:22 GMT): 40%
2022-Mar-14 14:39:22 (2022-Mar-14 21:39:22 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 14:39:23 (2022-Mar-14 21:39:23 GMT): 60%
2022-Mar-14 14:39:24 (2022-Mar-14 21:39:24 GMT): 70%
2022-Mar-14 14:39:25 (2022-Mar-14 21:39:25 GMT): 80%
2022-Mar-14 14:39:27 (2022-Mar-14 21:39:27 GMT): 90%

Finished Calculating power
2022-Mar-14 14:39:32 (2022-Mar-14 21:39:32 GMT)
Ended Power Computation: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=3499.05MB/5043.05MB/3543.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3499.05MB/5043.05MB/3543.90MB)

Ended Power Analysis: (cpu=0:00:18, real=0:00:17, mem(process/total/peak)=3499.05MB/5043.05MB/3543.90MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3499.05MB/5043.05MB/3543.90MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 14:39:32 (2022-Mar-14 21:39:32 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      215.86416942 	   61.1713%
Total Switching Power:     133.76362974 	   37.9058%
Total Leakage Power:         3.25664406 	    0.9229%
Total Power:               352.88444201
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         110.5       4.777      0.8232       116.1       32.91
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   2.154e-07
Combinational                      99.47       111.6       2.394       213.4       60.48
Clock (Combinational)              5.847       17.42     0.03922       23.31       6.605
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              215.9       133.8       3.257       352.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      215.9       133.8       3.257       352.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.847       17.42     0.03922       23.31       6.605
-----------------------------------------------------------------------------------------
Total                              5.847       17.42     0.03922       23.31       6.605
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00396 (CKBD16):           0.1741
*              Highest Leakage Power:              FE_RC_7325_0 (ND3D8):         0.000302
*                Total Cap:      6.2986e-10 F
*                Total instances in design: 79472
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=3498.93MB/5043.05MB/3543.90MB)

** Power Reclaim End WNS Slack -3.096  TNS Slack -3039.872 
End: Power Optimization (cpu=0:02:51, real=0:02:51, mem=3773.53M, totSessionCpu=5:36:37).
**optDesign ... cpu = 1:42:46, real = 1:42:37, mem = 3388.3M, totSessionCpu=5:36:37 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=79472 and nets=84443 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 3739.012M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3809.89 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3809.89 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 37050
[NR-eGR] Read numTotalNets=84419  numIgnoredNets=143
[NR-eGR] There are 116 clock nets ( 116 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 84160 
[NR-eGR] Rule id: 1  Nets: 116 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 123 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.734560e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 116 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.825640e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 84037 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.525552e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               16( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.87 sec, Real: 1.88 sec, Curr Mem: 3828.54 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3826.54)
Total number of fetched objects 84420
End delay calculation. (MEM=3877.21 CPU=0:00:13.6 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=3877.21 CPU=0:00:17.3 REAL=0:00:18.0)
*** Done Building Timing Graph (cpu=0:00:23.5 real=0:00:24.0 totSessionCpu=5:37:05 mem=3877.2M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3477.14MB/5029.64MB/3543.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3477.14MB/5029.64MB/3543.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3477.14MB/5029.64MB/3543.90MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 14:40:06 (2022-Mar-14 21:40:06 GMT)
2022-Mar-14 14:40:06 (2022-Mar-14 21:40:06 GMT): 10%
2022-Mar-14 14:40:06 (2022-Mar-14 21:40:06 GMT): 20%
2022-Mar-14 14:40:06 (2022-Mar-14 21:40:06 GMT): 30%
2022-Mar-14 14:40:06 (2022-Mar-14 21:40:06 GMT): 40%
2022-Mar-14 14:40:06 (2022-Mar-14 21:40:06 GMT): 50%
2022-Mar-14 14:40:06 (2022-Mar-14 21:40:06 GMT): 60%
2022-Mar-14 14:40:06 (2022-Mar-14 21:40:06 GMT): 70%
2022-Mar-14 14:40:06 (2022-Mar-14 21:40:06 GMT): 80%
2022-Mar-14 14:40:06 (2022-Mar-14 21:40:06 GMT): 90%

Finished Levelizing
2022-Mar-14 14:40:07 (2022-Mar-14 21:40:07 GMT)

Starting Activity Propagation
2022-Mar-14 14:40:07 (2022-Mar-14 21:40:07 GMT)
2022-Mar-14 14:40:08 (2022-Mar-14 21:40:08 GMT): 10%
2022-Mar-14 14:40:08 (2022-Mar-14 21:40:08 GMT): 20%

Finished Activity Propagation
2022-Mar-14 14:40:10 (2022-Mar-14 21:40:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=3478.75MB/5029.64MB/3543.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2022-Mar-14 14:40:10 (2022-Mar-14 21:40:10 GMT)
 ... Calculating switching power
2022-Mar-14 14:40:10 (2022-Mar-14 21:40:10 GMT): 10%
2022-Mar-14 14:40:11 (2022-Mar-14 21:40:11 GMT): 20%
2022-Mar-14 14:40:11 (2022-Mar-14 21:40:11 GMT): 30%
2022-Mar-14 14:40:11 (2022-Mar-14 21:40:11 GMT): 40%
2022-Mar-14 14:40:12 (2022-Mar-14 21:40:12 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 14:40:13 (2022-Mar-14 21:40:13 GMT): 60%
2022-Mar-14 14:40:13 (2022-Mar-14 21:40:13 GMT): 70%
2022-Mar-14 14:40:15 (2022-Mar-14 21:40:15 GMT): 80%
2022-Mar-14 14:40:16 (2022-Mar-14 21:40:16 GMT): 90%

Finished Calculating power
2022-Mar-14 14:40:21 (2022-Mar-14 21:40:21 GMT)
Ended Power Computation: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=3478.76MB/5029.64MB/3543.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3478.76MB/5029.64MB/3543.90MB)

Ended Power Analysis: (cpu=0:00:17, real=0:00:17, mem(process/total/peak)=3478.76MB/5029.64MB/3543.90MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3478.76MB/5029.64MB/3543.90MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 14:40:21 (2022-Mar-14 21:40:21 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      215.86431166 	   61.1714%
Total Switching Power:     133.76362974 	   37.9058%
Total Leakage Power:         3.25664406 	    0.9229%
Total Power:               352.88458427
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         110.5       4.777      0.8232       116.1       32.91
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   2.154e-07
Combinational                      99.47       111.6       2.394       213.4       60.48
Clock (Combinational)              5.847       17.42     0.03922       23.31       6.605
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              215.9       133.8       3.257       352.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      215.9       133.8       3.257       352.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.847       17.42     0.03922       23.31       6.605
-----------------------------------------------------------------------------------------
Total                              5.847       17.42     0.03922       23.31       6.605
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:02, real=0:00:01,
mem(process/total/peak)=3486.60MB/5029.64MB/3543.90MB)


Output file is ./timingReports/fullchip_postCTS.power.
**optDesign ... cpu = 1:43:35, real = 1:43:25, mem = 3393.3M, totSessionCpu=5:37:25 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:43:35, real = 1:43:25, mem = 3387.5M, totSessionCpu=5:37:25 **
** Profile ** Start :  cpu=0:00:00.0, mem=3772.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=3772.2M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3782.2M
** Profile ** Total reports :  cpu=0:00:00.8, mem=3774.2M
** Profile ** DRVs :  cpu=0:00:04.3, mem=3772.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.100  | -3.100  | -0.281  |
|           TNS (ns):| -3040.6 | -3036.4 | -4.168  |
|    Violating Paths:|  4025   |  3962   |   63    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.192%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3772.2M
**optDesign ... cpu = 1:43:41, real = 1:43:33, mem = 3372.2M, totSessionCpu=5:37:32 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPESI-3014         20  The RC network is incomplete for net %s....
WARNING   IMPSP-5140          17  Global net connect rules have not been c...
WARNING   IMPSP-315           17  Found %d instances insts with no PG Term...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665           3  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-2332      829  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 908 warning(s), 0 error(s)

#% End ccopt_design (date=03/14 14:40:32, total cpu=1:47:26, real=1:47:17, peak res=3543.9M, current mem=3293.5M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3236.0M, totSessionCpu=5:37:33 **
**WARN: (IMPOPT-576):	3 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	acc : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	div : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wr_norm : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2022-Mar-14 14:40:44 (2022-Mar-14 21:40:44 GMT)
2022-Mar-14 14:40:45 (2022-Mar-14 21:40:45 GMT): 10%
2022-Mar-14 14:40:45 (2022-Mar-14 21:40:45 GMT): 20%

Finished Activity Propagation
2022-Mar-14 14:40:47 (2022-Mar-14 21:40:47 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 3296.6M, totSessionCpu=5:37:54 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3707.4M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=5:37:57 mem=3711.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=13.0117)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 84420
End delay calculation. (MEM=0 CPU=0:00:13.3 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:17.0 REAL=0:00:17.0)
*** Done Building Timing Graph (cpu=0:00:20.6 real=0:00:20.0 totSessionCpu=0:00:49.0 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:27.7 real=0:00:28.0 totSessionCpu=0:00:51.7 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=0.0M
Done building hold timer [90342 node(s), 122389 edge(s), 1 view(s)] (fixHold) cpu=0:00:32.8 real=0:00:33.0 totSessionCpu=0:00:56.8 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:32.9/0:00:32.8 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3740.01)
Total number of fetched objects 84420
End delay calculation. (MEM=3788.69 CPU=0:00:13.6 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=3788.69 CPU=0:00:17.1 REAL=0:00:17.0)
*** Done Building Timing Graph (cpu=0:00:19.7 real=0:00:19.0 totSessionCpu=5:38:54 mem=3788.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:56.8 real=0:00:57.0 totSessionCpu=5:38:54 mem=3788.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=3788.7M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3788.7M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=3788.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=3788.7M
** Profile ** DRVs :  cpu=0:00:02.2, mem=3788.7M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.100  | -3.100  | -0.281  |
|           TNS (ns):| -3040.6 | -3036.4 | -4.168  |
|    Violating Paths:|  4025   |  3962   |   63    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.231  | -0.122  | -0.231  |
|           TNS (ns):|-435.971 | -3.865  |-432.157 |
|    Violating Paths:|  6250   |   119   |  6141   |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.192%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:28, real = 0:01:28, mem = 3370.8M, totSessionCpu=5:39:00 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:39:00.4/5:38:51.8 (1.0), mem = 3759.7M
(I,S,L,T): WC_VIEW: 213.489, 116.343, 3.09742, 332.929
*info: Run optDesign holdfix with 1 thread.
Info: 143 nets with fixed/cover wires excluded.
Info: 259 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:10 real=0:01:10 totSessionCpu=5:39:06 mem=3911.6M density=88.192% ***
** Profile ** Start :  cpu=0:00:00.0, mem=3911.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=3911.6M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3911.6M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2315
      TNS :    -435.9717
      #VP :         6245
  Density :      88.192%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:14 real=0:01:14 totSessionCpu=5:39:11 mem=3911.6M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2315
      TNS :    -435.9717
      #VP :         6245
  Density :      88.192%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:01.0
 accumulated cpu=0:01:15 real=0:01:15 totSessionCpu=5:39:11 mem=3911.6M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2315
      TNS :    -435.9717
      #VP :         6245
  Density :      88.192%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:15 real=0:01:15 totSessionCpu=5:39:12 mem=3911.6M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC49890_mem_in_114 (BUFFD1)

    Added inst FE_PHC49891_mem_in_113 (BUFFD1)

    Added inst FE_PHC49892_mem_in_107 (BUFFD1)

    Added inst FE_PHC49893_mem_in_105 (BUFFD1)

    Added inst FE_PHC49894_mem_in_111 (BUFFD1)

    Added inst FE_PHC49895_mem_in_112 (BUFFD1)

    Added inst FE_PHC49896_mem_in_106 (BUFFD1)

    Added inst FE_PHC49897_mem_in_110 (BUFFD1)

    Added inst FE_PHC49898_mem_in_115 (BUFFD1)

    Added inst FE_PHC49899_mem_in_104 (BUFFD1)

    Added inst FE_PHC49900_mem_in_116 (BUFFD1)

    Added inst FE_PHC49901_mem_in_117 (BUFFD1)

    Added inst FE_PHC49902_mem_in_119 (BUFFD1)

    Added inst FE_PHC49903_mem_in_109 (BUFFD1)

    Added inst FE_PHC49904_mem_in_120 (BUFFD1)

    Added inst FE_PHC49905_mem_in_14 (BUFFD1)

    Added inst FE_PHC49906_mem_in_103 (BUFFD1)

    Added inst FE_PHC49907_mem_in_4 (BUFFD1)

    Added inst FE_PHC49908_mem_in_118 (BUFFD1)

    Added inst FE_PHC49909_mem_in_126 (BUFFD1)

    Added inst FE_PHC49910_mem_in_127 (BUFFD1)

    Added inst FE_PHC49911_mem_in_108 (BUFFD1)

    Added inst FE_PHC49912_mem_in_124 (BUFFD1)

    Added inst FE_PHC49913_mem_in_125 (BUFFD1)

    Added inst FE_PHC49914_mem_in_123 (BUFFD1)

    Added inst FE_PHC49915_mem_in_122 (BUFFD1)

    Added inst FE_PHC49916_mem_in_18 (BUFFD1)

    Added inst FE_PHC49917_mem_in_121 (BUFFD1)

    Added inst FE_PHC49918_mem_in_86 (BUFFD1)

    Added inst FE_PHC49919_mem_in_2 (BUFFD1)

    Added inst FE_PHC49920_mem_in_97 (BUFFD1)

    Added inst FE_PHC49921_mem_in_98 (BUFFD1)

    Added inst FE_PHC49922_mem_in_96 (BUFFD1)

    Added inst FE_PHC49923_mem_in_16 (BUFFD1)

    Added inst FE_PHC49924_mem_in_100 (BUFFD1)

    Added inst FE_PHC49925_mem_in_3 (BUFFD1)

    Added inst FE_PHC49926_mem_in_102 (BUFFD1)

    Added inst FE_PHC49927_mem_in_83 (BUFFD1)

    Added inst FE_PHC49928_mem_in_19 (BUFFD1)

    Added inst FE_PHC49929_mem_in_15 (BUFFD1)

    Added inst FE_PHC49930_mem_in_17 (BUFFD1)

    Added inst FE_PHC49931_mem_in_20 (BUFFD1)

    Added inst FE_PHC49932_mem_in_29 (BUFFD1)

    Added inst FE_PHC49933_mem_in_52 (BUFFD1)

    Added inst FE_PHC49934_mem_in_8 (BUFFD1)

    Added inst FE_PHC49935_mem_in_50 (BUFFD1)

    Added inst FE_PHC49936_mem_in_51 (BUFFD1)

    Added inst FE_PHC49937_mem_in_84 (BUFFD1)

    Added inst FE_PHC49938_mem_in_85 (BUFFD1)

    Added inst FE_PHC49939_mem_in_9 (BUFFD1)

    Added inst FE_PHC49940_mem_in_31 (BUFFD1)

    Added inst FE_PHC49941_mem_in_53 (BUFFD1)

    Added inst FE_PHC49942_mem_in_56 (BUFFD1)

    Added inst FE_PHC49943_mem_in_10 (BUFFD1)

    Added inst FE_PHC49944_mem_in_11 (BUFFD1)

    Added inst FE_PHC49945_mem_in_94 (BUFFD1)

    Added inst FE_PHC49946_mem_in_39 (BUFFD1)

    Added inst FE_PHC49947_mem_in_55 (BUFFD1)

    Added inst FE_PHC49948_mem_in_24 (BUFFD1)

    Added inst FE_PHC49949_mem_in_61 (BUFFD1)

    Added inst FE_PHC49950_mem_in_60 (BUFFD1)

    Added inst FE_PHC49951_mem_in_43 (BUFFD1)

    Added inst FE_PHC49952_mem_in_25 (BUFFD1)

    Added inst FE_PHC49953_mem_in_41 (BUFFD1)

    Added inst FE_PHC49954_mem_in_7 (BUFFD1)

    Added inst FE_PHC49955_mem_in_62 (BUFFD1)

    Added inst FE_PHC49956_mem_in_6 (BUFFD1)

    Added inst FE_PHC49957_mem_in_49 (BUFFD1)

    Added inst FE_PHC49958_mem_in_48 (BUFFD1)

    Added inst FE_PHC49959_mem_in_58 (BUFFD1)

    Added inst FE_PHC49960_mem_in_23 (BUFFD1)

    Added inst FE_PHC49961_mem_in_13 (BUFFD1)

    Added inst FE_PHC49962_mem_in_54 (BUFFD1)

    Added inst FE_PHC49963_mem_in_5 (BUFFD1)

    Added inst FE_PHC49964_mem_in_57 (BUFFD1)

    Added inst FE_PHC49965_mem_in_0 (BUFFD1)

    Added inst FE_PHC49966_mem_in_59 (BUFFD1)

    Added inst FE_PHC49967_mem_in_76 (BUFFD1)

    Added inst FE_PHC49968_mem_in_63 (BUFFD1)

    Added inst FE_PHC49969_mem_in_67 (BUFFD1)

    Added inst FE_PHC49970_mem_in_74 (BUFFD1)

    Added inst FE_PHC49971_mem_in_21 (BUFFD1)

    Added inst FE_PHC49972_mem_in_12 (BUFFD1)

    Added inst FE_PHC49973_mem_in_99 (BUFFD1)

    Added inst FE_PHC49974_mem_in_1 (BUFFD1)

    Added inst FE_PHC49975_mem_in_72 (BUFFD1)

    Added inst FE_PHC49976_mem_in_26 (BUFFD1)

    Added inst FE_PHC49977_mem_in_66 (BUFFD1)

    Added inst FE_PHC49978_mem_in_65 (BUFFD1)

    Added inst FE_PHC49979_mem_in_32 (BUFFD1)

    Added inst FE_PHC49980_mem_in_35 (BUFFD1)

    Added inst FE_PHC49981_mem_in_68 (BUFFD1)

    Added inst FE_PHC49982_mem_in_38 (BUFFD1)

    Added inst FE_PHC49983_mem_in_70 (BUFFD1)

    Added inst FE_PHC49984_mem_in_45 (BUFFD1)

    Added inst FE_PHC49985_mem_in_22 (BUFFD1)

    Added inst FE_PHC49986_mem_in_95 (BUFFD1)

    Added inst FE_PHC49987_mem_in_34 (BUFFD1)

    Added inst FE_PHC49988_mem_in_37 (BUFFD1)

    Added inst FE_PHC49989_mem_in_82 (BUFFD1)

    Added inst FE_PHC49990_mem_in_73 (BUFFD1)

    Added inst FE_PHC49991_mem_in_71 (BUFFD1)

    Added inst FE_PHC49992_mem_in_69 (BUFFD1)

    Added inst FE_PHC49993_mem_in_27 (BUFFD1)

    Added inst FE_PHC49994_mem_in_64 (BUFFD1)

    Added inst FE_PHC49995_mem_in_40 (BUFFD1)

    Added inst FE_PHC49996_mem_in_44 (BUFFD1)

    Added inst FE_PHC49997_mem_in_47 (BUFFD1)

    Added inst FE_PHC49998_mem_in_28 (BUFFD1)

    Added inst FE_PHC49999_mem_in_75 (BUFFD1)

    Added inst FE_PHC50000_mem_in_88 (BUFFD1)

    Added inst FE_PHC50001_mem_in_42 (BUFFD1)

    Added inst FE_PHC50002_mem_in_30 (BUFFD1)

    Added inst FE_PHC50003_mem_in_33 (BUFFD1)

    Added inst FE_PHC50004_mem_in_81 (BUFFD1)

    Added inst FE_PHC50005_mem_in_77 (BUFFD1)

    Added inst FE_PHC50006_mem_in_36 (BUFFD1)

    Added inst FE_PHC50007_mem_in_46 (BUFFD1)

    Added inst FE_PHC50008_mem_in_78 (BUFFD1)

    Added inst FE_PHC50009_mem_in_101 (BUFFD1)

    Added inst FE_PHC50010_mem_in_87 (BUFFD1)

    Added inst FE_PHC50011_mem_in_89 (BUFFD1)

    Added inst FE_PHC50012_mem_in_79 (BUFFD1)

    Added inst FE_PHC50013_mem_in_93 (BUFFD1)

    Added inst FE_PHC50014_mem_in_91 (BUFFD1)

    Added inst FE_PHC50015_mem_in_92 (BUFFD1)

    Added inst FE_PHC50016_mem_in_90 (BUFFD1)

    Added inst FE_PHC50017_mem_in_80 (BUFFD1)

    Added inst FE_PHC50018_FE_OFN126_out_139 (CKBD0)

    Added inst FE_PHC50019_inst_7 (CKBD0)

    Added inst FE_PHC50020_n40028 (CKBD0)

    Added inst FE_PHC50021_n38667 (CKBD0)

    Added inst FE_PHC50022_n40823 (CKBD0)

    Added inst FE_PHC50023_n39559 (CKBD0)

    Added inst FE_PHC50024_n40857 (CKBD0)

    Added inst FE_PHC50025_n38865 (CKBD0)

    Added inst FE_PHC50026_n39423 (CKBD0)

    Added inst FE_PHC50027_n39389 (CKBD0)

    Added inst FE_PHC50028_n38306 (CKBD0)

    Added inst FE_PHC50029_n39491 (CKBD0)

    Added inst FE_PHC50030_n40908 (CKBD0)

    Added inst FE_PHC50031_n39066 (CKBD0)

    Added inst FE_PHC50032_n38981 (CKBD0)

    Added inst FE_PHC50033_n39994 (CKBD0)

    Added inst FE_PHC50034_n38783 (CKBD0)

    Added inst FE_PHC50035_n39943 (CKBD0)

    Added inst FE_PHC50036_n40999 (CKBD0)

    Added inst FE_PHC50037_n39926 (CKBD0)

    Added inst FE_PHC50038_n38766 (CKBD0)

    Added inst FE_PHC50039_core_instance_qmem_instance_N230 (CKBD0)

    Added inst FE_PHC50040_n39083 (CKBD0)

    Added inst FE_PHC50041_n39287 (CKBD0)

    Added inst FE_PHC50042_n39457 (CKBD0)

    Added inst FE_PHC50043_n38807 (CKBD0)

    Added inst FE_PHC50044_n40327 (CKBD0)

    Added inst FE_PHC50045_n40680 (CKBD0)

    Added inst FE_PHC50046_n39406 (CKBD0)

    Added inst FE_PHC50047_n39440 (CKBD0)

    Added inst FE_PHC50048_n38940 (CKBD0)

    Added inst FE_PHC50049_n39474 (CKBD0)

    Added inst FE_PHC50050_n40110 (BUFFD1)

    Added inst FE_PHC50051_n40514 (CKBD0)

    Added inst FE_PHC50052_n40497 (CKBD0)

    Added inst FE_PHC50053_n41057 (CKBD0)

    Added inst FE_PHC50054_n38841 (CKBD0)

    Added inst FE_PHC50055_n40945 (CKBD0)

    Added inst FE_PHC50056_n39508 (CKBD0)

    Added inst FE_PHC50057_n40531 (CKBD0)

    Added inst FE_PHC50058_n40099 (CKBD0)

    Added inst FE_PHC50059_n40548 (CKBD0)

    Added inst FE_PHC50060_n40122 (BUFFD1)

    Added inst FE_PHC50061_n40378 (CKBD0)

    Added inst FE_PHC50062_n40582 (CKBD0)

    Added inst FE_PHC50063_n39768 (CKBD0)

    Added inst FE_PHC50064_n39644 (CKBD0)

    Added inst FE_PHC50065_n41383 (CKBD0)

    Added inst FE_PHC50066_n38324 (CKBD0)

    Added inst FE_PHC50067_n40616 (CKBD0)

    Added inst FE_PHC50068_n40191 (CKBD0)

    Added inst FE_PHC50069_n40293 (CKBD0)

    Added inst FE_PHC50070_n39168 (CKBD0)

    Added inst FE_PHC50071_FE_OCPN49842_FE_OFN128_out_119 (BUFFD3)

    Added inst FE_PHC50072_n39977 (BUFFD1)

    Added inst FE_PHC50073_inst_6 (CKBD2)

    Added inst FE_PHC50074_n40874 (CKBD0)

    Added inst FE_PHC50075_n39542 (CKBD0)

    Added inst FE_PHC50076_n38592 (CKBD0)

    Added inst FE_PHC50077_n40642 (CKBD4)

    Added inst FE_PHC50078_n40925 (CKBD0)

    Added inst FE_PHC50079_n39576 (CKBD0)

    Added inst FE_PHC50080_n40840 (CKBD0)

    Added inst FE_PHC50081_n39117 (CKBD0)

    Added inst FE_PHC50082_n41232 (BUFFD1)

    Added inst FE_PHC50083_n38650 (CKBD0)

    Added inst FE_PHC50084_FE_OFN1685_out_39 (CKBD2)

    Added inst FE_PHC50085_n40704 (BUFFD1)

    Added inst FE_PHC50086_FE_OFN46890_n41395 (CKBD2)

    Added inst FE_PHC50087_n40962 (CKBD0)

    Added inst FE_PHC50088_n39270 (CKBD0)

    Added inst FE_PHC50089_n38899 (BUFFD1)

    Added inst FE_PHC50090_FE_OFN46909_n41406 (CKBD2)

    Added inst FE_PHC50091_n41132 (CKBD0)

    Added inst FE_PHC50092_n39807 (CKBD0)

    Added inst FE_PHC50093_n40738 (CKBD0)

    Added inst FE_PHC50094_n40565 (BUFFD1)

    Added inst FE_PHC50095_FE_OFN1086_out_38 (BUFFD1)

    Added inst FE_PHC50096_FE_OFN1053_out_99 (BUFFD1)

    Added inst FE_PHC50097_n40480 (CKBD1)

    Added inst FE_PHC50098_n41044 (BUFFD2)

    Added inst FE_PHC50099_n39729 (CKBD0)

    Added inst FE_PHC50100_n39100 (CKBD0)

    Added inst FE_PHC50101_n39789 (CKBD2)

    Added inst FE_PHC50102_FE_OFN1187_out_19 (CKBD1)

    Added inst FE_PHC50103_n38824 (CKBD1)

    Added inst FE_PHC50104_n41243 (BUFFD1)

    Added inst FE_PHC50105_n39202 (CKBD0)

    Added inst FE_PHC50106_n41069 (CKBD4)

    Added inst FE_PHC50107_n39049 (BUFFD1)

    Added inst FE_PHC50108_n40692 (BUFFD1)

    Added inst FE_PHC50109_n39525 (CKBD0)

    Added inst FE_PHC50110_n39824 (BUFFD1)

    Added inst FE_PHC50111_n40703 (BUFFD1)

    Added inst FE_PHC50112_n41346 (CKBD0)

    Added inst FE_PHC50113_n38633 (CKBD0)

    Added inst FE_PHC50114_n39032 (CKBD0)

    Added inst FE_PHC50115_n39151 (BUFFD1)

    Added inst FE_PHC50116_n39610 (CKBD1)

    Added inst FE_PHC50117_n43069 (BUFFD2)

    Added inst FE_PHC50118_n39593 (CKBD1)

    Added inst FE_PHC50119_n39790 (CKBD0)

    Added inst FE_PHC50120_n38882 (BUFFD1)

    Added inst FE_PHC50121_n40344 (CKBD1)

    Added inst FE_PHC50122_n41056 (BUFFD2)

    Added inst FE_PHC50123_n41081 (CKBD1)

    Added inst FE_PHC50124_out_77 (BUFFD1)

    Added inst FE_PHC50125_n40643 (CKBD1)

    Added inst FE_PHC50126_n38998 (BUFFD1)

    Added inst FE_PHC50127_n41080 (CKBD4)

    Added inst FE_PHC50128_n39134 (CKBD0)

    Added inst FE_PHC50129_n40140 (BUFFD1)

    Added inst FE_PHC50130_reset (BUFFD4)

    Added inst FE_PHC50131_n40310 (CKBD0)

    Added inst FE_PHC50132_n41033 (CKBD0)

    Added inst FE_PHC50133_n39185 (BUFFD1)

    Added inst FE_PHC50134_n39712 (CKBD0)

    Added inst FE_PHC50135_core_instance_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_2 (BUFFD1)

    Added inst FE_PHC50136_inst_0 (BUFFD1)

    Added inst FE_PHC50137_n41295 (CKBD0)

    Added inst FE_PHC50138_n41016 (BUFFD1)

    Added inst FE_PHC50139_n39695 (CKBD0)

    Added inst FE_PHC50140_n40630 (BUFFD16)

    Added inst FE_PHC50141_n39960 (BUFFD1)

    Added inst FE_PHC50142_n39875 (CKBD1)

    Added inst FE_PHC50143_n40979 (BUFFD1)

    Added inst FE_PHC50144_n39892 (CKBD0)

    Added inst FE_PHC50145_n41363 (CKBD0)

    Added inst FE_PHC50146_n39304 (CKBD0)

    Added inst FE_PHC50147_core_instance_ofifo_inst_col_idx_1__fifo_instance_wr_ptr_2 (CKBD0)

    Added inst FE_PHC50148_core_instance_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_0 (CKBD0)

    Added inst FE_PHC50149_FE_OFN1696_out_36 (BUFFD1)

    Added inst FE_PHC50150_n40891 (BUFFD1)

    Added inst FE_PHC50151_inst_14 (BUFFD16)

    Added inst FE_PHC50152_core_instance_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_1 (CKBD0)

    Added inst FE_PHC50153_inst_15 (BUFFD16)

    Added inst FE_PHC50154_n40174 (BUFFD2)

    Added inst FE_PHC50155_FE_OFN47333_out_37 (BUFFD1)

    Added inst FE_PHC50156_n17097 (CKBD2)

    Added inst FE_PHC50157_inst_11 (CKBD2)

    Added inst FE_PHC50158_inst_10 (CKBD0)

    Added inst FE_PHC50159_FE_OFN1610_out_35 (CKBD2)

    Added inst FE_PHC50160_inst_9 (CKBD1)

    Added inst FE_PHC50161_inst_12 (BUFFD6)

    Added inst FE_PHC50162_FE_OFN1392_out_155 (BUFFD1)

    Added inst FE_PHC50163_n39778 (BUFFD1)

    Added inst FE_PHC50164_FE_OFN497_core_instance_psum_mem_instance_N280 (CKBD0)

    Added inst FE_PHC50165_FE_OFN457_core_instance_kmem_instance_N250 (CKBD0)

    Added inst FE_PHC50166_core_instance_qmem_instance_N69 (CKBD0)

    Added inst FE_PHC50167_FE_OFN45474_n (CKBD0)

    Added inst FE_PHC50168_core_instance_qmem_instance_N75 (CKBD0)

    Added inst FE_PHC50169_core_instance_kmem_instance_N79 (CKBD0)

    Added inst FE_PHC50170_core_instance_kmem_instance_N80 (CKBD0)

    Added inst FE_PHC50171_core_instance_kmem_instance_N71 (CKBD0)

    Added inst FE_PHC50172_core_instance_qmem_instance_N94 (CKBD0)

    Added inst FE_PHC50173_core_instance_qmem_instance_N76 (CKBD0)

    Added inst FE_PHC50174_core_instance_qmem_instance_N74 (CKBD0)

    Added inst FE_PHC50175_core_instance_qmem_instance_N72 (CKBD0)

    Added inst FE_PHC50176_core_instance_sfp_instance_N671 (CKBD0)

    Added inst FE_PHC50177_core_instance_kmem_instance_N93 (CKBD0)

    Added inst FE_PHC50178_core_instance_kmem_instance_N81 (CKBD0)

    Added inst FE_PHC50179_core_instance_kmem_instance_N94 (CKBD0)

    Added inst FE_PHC50180_core_instance_qmem_instance_N71 (CKBD0)

    Added inst FE_PHC50181_core_instance_qmem_instance_N70 (CKBD0)

    Added inst FE_PHC50182_core_instance_qmem_instance_N87 (CKBD0)

    Added inst FE_PHC50183_core_instance_kmem_instance_N77 (CKBD0)

    Added inst FE_PHC50184_core_instance_kmem_instance_N75 (CKBD0)

    Added inst FE_PHC50185_core_instance_kmem_instance_N78 (CKBD0)

    Added inst FE_PHC50186_core_instance_qmem_instance_N81 (CKBD0)

    Added inst FE_PHC50187_core_instance_kmem_instance_N107 (CKBD0)

    Added inst FE_PHC50188_core_instance_kmem_instance_N70 (CKBD0)

    Added inst FE_PHC50189_core_instance_kmem_instance_N100 (CKBD0)

    Added inst FE_PHC50190_core_instance_kmem_instance_N73 (CKBD0)

    Added inst FE_PHC50191_core_instance_qmem_instance_N77 (CKBD0)

    Added inst FE_PHC50192_core_instance_qmem_instance_N78 (CKBD0)

    Added inst FE_PHC50193_core_instance_kmem_instance_N74 (CKBD0)

    Added inst FE_PHC50194_core_instance_qmem_instance_N80 (CKBD0)

    Added inst FE_PHC50195_core_instance_kmem_instance_N72 (CKBD0)

    Added inst FE_PHC50196_core_instance_qmem_instance_N107 (CKBD0)

    Added inst FE_PHC50197_core_instance_kmem_instance_N76 (CKBD0)

    Added inst FE_PHC50198_core_instance_kmem_instance_N104 (CKBD0)

    Added inst FE_PHC50199_core_instance_qmem_instance_N79 (CKBD0)

    Added inst FE_PHC50200_core_instance_kmem_instance_N69 (CKBD0)

    Added inst FE_PHC50201_core_instance_kmem_instance_N114 (CKBD0)

    Added inst FE_PHC50202_n38528 (CKBD0)

    Added inst FE_PHC50203_n44069 (BUFFD1)

    Added inst FE_PHC50204_core_instance_qmem_instance_N104 (CKBD0)

    Added inst FE_PHC50205_core_instance_qmem_instance_N93 (CKBD0)

    Added inst FE_PHC50206_core_instance_pmem_in_39 (BUFFD8)

    Added inst FE_PHC50207_core_instance_ofifo_inst_col_idx_4__fifo_instance_N162 (CKBD0)

    Added inst FE_PHC50208_core_instance_psum_mem_instance_N288 (CKBD0)

    Added inst FE_PHC50209_n43860 (CKBD1)

    Added inst FE_PHC50210_FE_OFN45417_core_instance_pmem_in_0 (CKBD4)

    Added inst FE_PHC50211_core_instance_pmem_in_44 (CKBD0)

    Added inst FE_PHC50212_core_instance_pmem_in_42 (CKBD0)

    Added inst FE_PHC50213_FE_OFN45516_core_instance_psum_mem_instance_N290 (CKBD0)

    Added inst FE_PHC50214_FE_OFN494_core_instance_psum_mem_instance_N282 (BUFFD6)

    Added inst FE_PHC50215_FE_OFN45461_core_instance_pmem_in_112 (BUFFD1)

    Added inst FE_PHC50216_core_instance_psum_mem_instance_N274 (BUFFD3)

    Added inst FE_PHC50217_core_instance_pmem_in_38 (BUFFD16)
    Committed inst FE_RC_10040_0, resized cell INVD1 -> cell CKND0
    Uncommitted inst FE_RC_10040_0, resized cell CKND0 -> cell INVD1
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1890
      TNS :     -43.3927
      #VP :         1510
      TNS+:     392.5790/328 improved (1.1969 per commit, 90.047%)
  Density :      88.329%
------------------------------------------------------------------------------------------
 328 buffer added (phase total 328, total 328)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:10.9 real=0:00:11.0
 accumulated cpu=0:01:26 real=0:01:26 totSessionCpu=5:39:22 mem=3951.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 88.02 %
    there are 338 full evals passed out of 384 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC50218_n38841 (CKBD0)

    Added inst FE_PHC50219_n39423 (CKBD0)

    Added inst FE_PHC50220_n39491 (CKBD0)

    Added inst FE_PHC50221_n39083 (CKBD0)

    Added inst FE_PHC50222_n40514 (CKBD0)

    Added inst FE_PHC50223_n38807 (CKBD0)

    Added inst FE_PHC50224_n39440 (CKBD0)

    Added inst FE_PHC50225_n40680 (CKBD0)

    Added inst FE_PHC50226_n40945 (CKBD0)

    Added inst FE_PHC50227_n38306 (CKBD0)

    Added inst FE_PHC50228_n40582 (CKBD0)

    Added inst FE_PHC50229_n20395 (CKBD0)

    Added inst FE_PHC50230_n39457 (CKBD0)

    Added inst FE_PHC50231_n39474 (CKBD0)

    Added inst FE_PHC50232_n39508 (CKBD0)

    Added inst FE_PHC50233_n40548 (CKBD0)

    Added inst FE_PHC50234_n40531 (CKBD0)

    Added inst FE_PHC50235_n39542 (CKBD0)

    Added inst FE_PHC50236_FE_OFN126_out_139 (CKBD0)

    Added inst FE_PHC50237_n38981 (CKBD0)

    Added inst FE_PHC50238_n40857 (CKBD0)

    Added inst FE_PHC50239_n41057 (CKBD0)

    Added inst FE_PHC50240_mem_in_108 (CKBD0)

    Added inst FE_PHC50241_n39994 (CKBD0)

    Added inst FE_PHC50242_n38766 (CKBD1)

    Added inst FE_PHC50243_n38783 (CKBD1)

    Added inst FE_PHC50244_n40028 (CKBD0)

    Added inst FE_PHC50245_n39066 (BUFFD1)

    Added inst FE_PHC50246_n40497 (CKBD0)

    Added inst FE_PHC50247_n40999 (CKBD0)

    Added inst FE_PHC50248_n40327 (BUFFD1)

    Added inst FE_PHC50249_n41383 (BUFFD1)

    Added inst FE_PHC50250_n38324 (CKBD0)

    Added inst FE_PHC50251_n40823 (CKBD0)

    Added inst FE_PHC50252_n39287 (CKBD1)

    Added inst FE_PHC50253_FE_OFN1685_out_39 (BUFFD1)

    Added inst FE_PHC50254_n39406 (CKBD1)

    Added inst FE_PHC50255_n40191 (CKBD0)

    Added inst FE_PHC50256_n40099 (BUFFD1)

    Added inst FE_PHC50257_n38667 (CKBD0)

    Added inst FE_PHC50258_FE_OFN46884_n40703 (CKBD0)

    Added inst FE_PHC50259_mem_in_17 (CKBD0)

    Added inst FE_PHC50260_n40874 (BUFFD1)

    Added inst FE_PHC50261_n38865 (BUFFD1)

    Added inst FE_PHC50262_n40642 (BUFFD2)

    Added inst FE_PHC50263_n43991 (CKBD4)

    Added inst FE_PHC50264_mem_in_20 (CKBD0)

    Added inst FE_PHC50265_n40110 (CKBD2)

    Added inst FE_PHC50266_n39117 (BUFFD1)

    Added inst FE_PHC50267_mem_in_4 (CKBD0)

    Added inst FE_PHC50268_n39576 (CKBD1)

    Added inst FE_PHC50269_n39559 (CKBD1)

    Added inst FE_PHC50270_FE_OCPN49842_FE_OFN128_out_119 (BUFFD1)

    Added inst FE_PHC50271_n38940 (CKBD0)

    Added inst FE_PHC50272_out_19 (BUFFD1)

    Added inst FE_PHC50273_mem_in_13 (CKBD0)

    Added inst FE_PHC50274_mem_in_15 (CKBD0)

    Added inst FE_PHC50275_n40293 (BUFFD1)

    Added inst FE_PHC50276_n40616 (BUFFD1)

    Added inst FE_PHC50277_n39270 (BUFFD1)

    Added inst FE_PHC50278_n39807 (BUFFD1)

    Added inst FE_PHC50279_n39389 (BUFFD1)

    Added inst FE_PHC50280_n40908 (CKBD1)

    Added inst FE_PHC50281_n41232 (CKBD2)

    Added inst FE_PHC50282_n40122 (CKBD2)

    Added inst FE_PHC50283_n38633 (CKBD0)

    Added inst FE_PHC50284_n43508 (CKBD0)

    Added inst FE_PHC50285_mem_in_19 (CKBD0)

    Added inst FE_PHC50286_n41132 (BUFFD1)

    Added inst FE_PHC50287_inst_7 (CKBD0)

    Added inst FE_PHC50288_inst_6 (BUFFD1)

    Added inst FE_PHC50289_n39943 (CKBD1)

    Added inst FE_PHC50290_n40840 (BUFFD1)

    Added inst FE_PHC50291_n39100 (BUFFD1)

    Added inst FE_PHC50292_n40925 (CKBD1)

    Added inst FE_PHC50293_n39202 (BUFFD1)

    Added inst FE_PHC50294_n41069 (CKBD4)

    Added inst FE_PHC50295_n39790 (BUFFD1)

    Added inst FE_PHC50296_n39032 (BUFFD1)

    Added inst FE_PHC50297_n39768 (BUFFD1)

    Added inst FE_PHC50298_n38824 (CKBD1)

    Added inst FE_PHC50299_n40630 (BUFFD1)

    Added inst FE_PHC50300_n41080 (CKBD2)

    Added inst FE_PHC50301_n41044 (CKBD4)

    Added inst FE_PHC50302_reset (BUFFD1)

    Added inst FE_PHC50303_n39789 (CKBD2)

    Added inst FE_PHC50304_n39926 (CKBD1)

    Added inst FE_PHC50305_inst_0 (CKBD0)

    Added inst FE_PHC50306_n38998 (BUFFD1)

    Added inst FE_PHC50307_n39134 (BUFFD1)

    Added inst FE_PHC50308_n39185 (BUFFD1)

    Added inst FE_PHC50309_n40412 (BUFFD1)

    Added inst FE_PHC50310_mem_in_112 (CKBD0)

    Added inst FE_PHC50311_n40140 (BUFFD1)

    Added inst FE_PHC50312_n41081 (CKBD1)

    Added inst FE_PHC50313_inst_15 (BUFFD3)

    Added inst FE_PHC50314_n40643 (CKBD1)

    Added inst FE_PHC50315_n41033 (BUFFD1)

    Added inst FE_PHC50316_n39712 (BUFFD1)

    Added inst FE_PHC50317_n40310 (BUFFD1)

    Added inst FE_PHC50318_n40692 (BUFFD1)

    Added inst FE_PHC50319_core_instance_ofifo_inst_col_idx_1__fifo_instance_wr_ptr_2 (CKBD0)

    Added inst FE_PHC50320_n39304 (CKBD2)

    Added inst FE_PHC50321_n39778 (CKBD2)

    Added inst FE_PHC50322_n40174 (CKBD2)

    Added inst FE_PHC50323_inst_13 (CKBD4)

    Added inst FE_PHC50324_inst_14 (BUFFD2)

    Added inst FE_PHC50325_inst_4 (CKBD2)

    Added inst FE_PHC50326_inst_10 (CKBD0)

    Added inst FE_PHC50327_inst_9 (CKBD1)

    Added inst FE_PHC50328_inst_11 (CKBD4)

    Added inst FE_PHC50329_core_instance_pmem_in_39 (BUFFD1)

    Added inst FE_PHC50330_core_instance_pmem_in_33 (CKBD0)

    Added inst FE_PHC50331_core_instance_sfp_instance_N671 (CKBD0)

    Added inst FE_PHC50332_FE_RN_6642_0 (CKBD0)

    Added inst FE_PHC50333_core_instance_ofifo_inst_col_idx_4__fifo_instance_N164 (CKBD0)

    Added inst FE_PHC50334_n44069 (BUFFD1)

    Added inst FE_PHC50335_core_instance_psum_mem_instance_N276 (CKBD0)

    Added inst FE_PHC50336_inst_14 (CKBD2)

    Added inst FE_PHC50337_core_instance_qmem_instance_N230 (CKBD0)

    Added inst FE_PHC50338_core_instance_pmem_in_28 (CKBD4)

    Added inst FE_PHC50339_core_instance_pmem_in_42 (CKBD0)

    Added inst FE_PHC50340_core_instance_pmem_in_44 (CKBD0)

    Added inst FE_PHC50341_core_instance_psum_mem_instance_N274 (CKBD0)

    Added inst FE_PHC50342_FE_OFN45674_core_instance_pmem_in_73 (BUFFD1)

    Added inst FE_PHC50343_core_instance_pmem_in_38 (CKBD0)

    Added inst FE_PHC50344_FE_OFN45461_core_instance_pmem_in_112 (CKBD1)

    Added inst FE_PHC50345_FE_OFN45506_core_instance_pmem_in_105 (BUFFD2)
    Committed inst FE_PHC50115_n39151, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC50107_n39049, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC50121_n40344, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC50118_n39593, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC50116_n39610, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC50138_n41016, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC50143_n40979, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC50141_n39960, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC50060_n40122, resized cell BUFFD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1660
      TNS :     -22.4520
      #VP :          950
      TNS+:      20.9407/137 improved (0.1529 per commit, 48.259%)
  Density :      88.382%
------------------------------------------------------------------------------------------
 128 buffer added (phase total 456, total 456)
 9 inst resized (phase total 9, total 9)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:04.3 real=0:00:04.0
 accumulated cpu=0:01:30 real=0:01:30 totSessionCpu=5:39:27 mem=3970.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 85.88 %
    there are 152 full evals passed out of 177 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst FE_PHC50346_n40548 (CKBD0)

    Added inst FE_PHC50347_n40945 (BUFFD1)

    Added inst FE_PHC50348_n39457 (CKBD0)

    Added inst FE_PHC50349_n40680 (CKBD0)

    Added inst FE_PHC50350_n38306 (CKBD0)

    Added inst FE_PHC50351_mem_in_108 (CKBD0)

    Added inst FE_PHC50352_n39491 (CKBD1)

    Added inst FE_PHC50353_n43991 (CKBD0)

    Added inst FE_PHC50354_n39542 (CKBD0)

    Added inst FE_PHC50355_n39083 (CKBD1)

    Added inst FE_PHC50356_n40531 (CKBD0)

    Added inst FE_PHC50357_n39440 (CKBD0)

    Added inst FE_PHC50358_n39474 (BUFFD1)

    Added inst FE_PHC50359_mem_in_17 (CKBD0)

    Added inst FE_PHC50360_mem_in_20 (CKBD0)

    Added inst FE_PHC50361_n40630 (CKBD0)

    Added inst FE_PHC50362_n40028 (CKBD1)

    Added inst FE_PHC50363_n40514 (CKBD0)

    Added inst FE_PHC50364_mem_in_4 (CKBD0)

    Added inst FE_PHC50365_mem_in_13 (CKBD0)

    Added inst FE_PHC50366_n38592 (BUFFD1)

    Added inst FE_PHC50367_n38807 (CKBD0)

    Added inst FE_PHC50368_FE_RN_6254_0 (BUFFD1)

    Added inst FE_PHC50369_core_instance_qmem_instance_N230 (CKBD0)

    Added inst FE_PHC50370_n39858 (BUFFD1)

    Added inst FE_PHC50371_n44069 (CKBD2)

    Added inst FE_PHC50372_n39270 (BUFFD1)

    Added inst FE_PHC50373_mem_in_19 (CKBD0)

    Added inst FE_PHC50374_n39168 (BUFFD1)

    Added inst FE_PHC50375_n40874 (BUFFD1)

    Added inst FE_PHC50376_n40642 (BUFFD3)

    Added inst FE_PHC50377_n39807 (CKBD1)

    Added inst FE_PHC50378_n40191 (BUFFD1)

    Added inst FE_PHC50379_n40582 (CKBD0)

    Added inst FE_PHC50380_n38633 (CKBD1)

    Added inst FE_PHC50381_n39423 (CKBD1)

    Added inst FE_PHC50382_FE_OCPN49842_FE_OFN128_out_119 (CKBD1)

    Added inst FE_PHC50383_n38981 (CKBD1)

    Added inst FE_PHC50384_inst_6 (CKBD0)

    Added inst FE_PHC50385_FE_OFN1685_out_39 (BUFFD1)

    Added inst FE_PHC50386_n41057 (CKBD1)

    Added inst FE_PHC50387_n41132 (BUFFD1)

    Added inst FE_PHC50388_n41232 (CKBD0)

    Added inst FE_PHC50389_n39202 (BUFFD1)

    Added inst FE_PHC50390_n39100 (BUFFD1)

    Added inst FE_PHC50391_n40110 (CKBD1)

    Added inst FE_PHC50392_n39778 (CKBD0)

    Added inst FE_PHC50393_n39695 (BUFFD1)

    Added inst FE_PHC50394_n39117 (CKBD1)

    Added inst FE_PHC50395_n40344 (CKBD1)

    Added inst FE_PHC50396_n39508 (CKBD0)

    Added inst FE_PHC50397_n39134 (BUFFD1)

    Added inst FE_PHC50398_FE_OFN47516_n (CKBD0)

    Added inst FE_PHC50399_n39768 (CKBD1)

    Added inst FE_PHC50400_n39593 (CKBD1)

    Added inst FE_PHC50401_n39049 (CKBD2)

    Added inst FE_PHC50402_n38998 (BUFFD1)

    Added inst FE_PHC50403_n41016 (BUFFD1)

    Added inst FE_PHC50404_n38824 (CKBD1)

    Added inst FE_PHC50405_n39789 (CKBD4)

    Added inst FE_PHC50406_n40140 (BUFFD1)

    Added inst FE_PHC50407_n39610 (CKBD1)

    Added inst FE_PHC50408_reset (BUFFD8)

    Added inst FE_PHC50409_inst_0 (BUFFD1)

    Added inst FE_PHC50410_FE_OFN45461_core_instance_pmem_in_112 (CKBD1)

    Added inst FE_PHC50411_n40174 (BUFFD1)

    Added inst FE_PHC50412_FE_OFN45506_core_instance_pmem_in_105 (CKBD0)

    Added inst FE_PHC50413_n39892 (CKBD4)

    Added inst FE_PHC50414_n40979 (CKBD2)

    Added inst FE_PHC50415_n40310 (CKBD2)

    Added inst FE_PHC50416_n40643 (CKBD1)

    Added inst FE_PHC50417_n41081 (CKBD1)

    Added inst FE_PHC50418_inst_15 (BUFFD8)

    Added inst FE_PHC50419_inst_11 (CKBD0)

    Added inst FE_PHC50420_core_instance_psum_mem_instance_N278 (CKBD0)

    Added inst FE_PHC50421_core_instance_sfp_instance_N671 (BUFFD1)

    Added inst FE_PHC50422_core_instance_pmem_in_139 (CKBD2)

    Added inst FE_PHC50423_FE_OFN45417_core_instance_pmem_in_0 (CKBD4)

    Added inst FE_PHC50424_FE_OFN45479_core_instance_pmem_in_159 (BUFFD3)
    Committed inst FE_PHC50252_n39287, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC50268_n39576, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC50256_n40099, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC50315_n41033, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_PHC50150_n40891, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC50209_n43860, resized cell CKBD1 -> cell BUFFD0

    Added inst FE_PHC50425_core_instance_pmem_in_33 (CKBD0)

    Added inst FE_PHC50426_core_instance_pmem_in_39 (CKBD1)

    Added inst FE_PHC50427_core_instance_pmem_in_23 (CKBD4)

    Added inst FE_PHC50428_core_instance_pmem_in_21 (CKBD2)

    Added inst FE_PHC50429_core_instance_pmem_in_26 (CKBD2)

    Added inst FE_PHC50430_core_instance_pmem_in_29 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1586
      TNS :     -10.6669
      #VP :          454
      TNS+:      11.7851/91 improved (0.1295 per commit, 52.490%)
  Density :      88.419%
------------------------------------------------------------------------------------------
 85 buffer added (phase total 541, total 541)
 6 inst resized (phase total 15, total 15)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.7 real=0:00:02.0
 accumulated cpu=0:01:32 real=0:01:32 totSessionCpu=5:39:28 mem=3967.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 86.49 %
    there are 96 full evals passed out of 111 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst FE_PHC50431_n40548 (BUFFD1)

    Added inst FE_PHC50432_mem_in_108 (CKBD0)

    Added inst FE_PHC50433_n39440 (CKBD0)

    Added inst FE_PHC50434_mem_in_17 (CKBD0)

    Added inst FE_PHC50435_mem_in_20 (CKBD0)

    Added inst FE_PHC50436_mem_in_13 (CKBD0)

    Added inst FE_PHC50437_mem_in_4 (CKBD0)

    Added inst FE_PHC50438_core_instance_pmem_in_42 (CKBD1)

    Added inst FE_PHC50439_n43991 (CKBD1)

    Added inst FE_PHC50440_n40514 (BUFFD1)

    Added inst FE_PHC50441_mem_in_19 (CKBD0)

    Added inst FE_PHC50442_n39287 (CKBD1)

    Added inst FE_PHC50443_n38807 (CKBD0)

    Added inst FE_PHC50444_n39748 (CKBD0)

    Added inst FE_PHC50445_n40191 (BUFFD1)

    Added inst FE_PHC50446_n39270 (CKBD1)

    Added inst FE_PHC50447_inst_6 (CKBD0)

    Added inst FE_PHC50448_n39032 (CKBD1)

    Added inst FE_PHC50449_n40945 (CKBD1)

    Added inst FE_PHC50450_n39790 (BUFFD1)

    Added inst FE_PHC50451_n40874 (CKBD1)

    Added inst FE_PHC50452_FE_OFN1685_out_39 (BUFFD1)

    Added inst FE_PHC50453_n41232 (CKBD0)

    Added inst FE_PHC50454_n40642 (CKBD4)

    Added inst FE_PHC50455_n39778 (CKBD0)

    Added inst FE_PHC50456_n41132 (BUFFD1)

    Added inst FE_PHC50457_FE_OFN45479_core_instance_pmem_in_159 (CKBD0)

    Added inst FE_PHC50458_core_instance_pmem_in_108 (CKBD2)

    Added inst FE_PHC50459_n40630 (CKBD1)

    Added inst FE_PHC50460_n39202 (BUFFD1)

    Added inst FE_PHC50461_n39712 (BUFFD1)

    Added inst FE_PHC50462_n39185 (CKBD1)

    Added inst FE_PHC50463_core_instance_pmem_in_106 (CKBD2)

    Added inst FE_PHC50464_core_instance_pmem_in_100 (CKBD2)

    Added inst FE_PHC50465_reset (CKBD0)

    Added inst FE_PHC50466_FE_OFN45461_core_instance_pmem_in_112 (CKBD1)

    Added inst FE_PHC50467_FE_OFN45480_core_instance_pmem_in_111 (CKBD4)

    Added inst FE_PHC50468_core_instance_pmem_in_120 (BUFFD1)

    Added inst FE_PHC50469_core_instance_pmem_in_139 (CKBD0)

    Added inst FE_PHC50470_core_instance_pmem_in_33 (CKBD1)

    Added inst FE_PHC50471_core_instance_pmem_in_22 (CKBD4)

    Added inst FE_PHC50472_core_instance_sfp_instance_N671 (BUFFD1)

    Added inst FE_PHC50473_core_instance_pmem_in_27 (CKBD0)

    Added inst FE_PHC50474_core_instance_pmem_in_25 (CKBD4)

    Added inst FE_PHC50475_core_instance_pmem_in_28 (BUFFD6)

    Added inst FE_PHC50476_core_instance_pmem_in_38 (CKBD0)
    Committed inst FE_PHC50362_n40028, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC50382_FE_OCPN49842_FE_OFN128_out_119, resized cell CKBD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0918
      TNS :      -5.4338
      #VP :          235
      TNS+:       5.2331/48 improved (0.1090 per commit, 49.059%)
  Density :      88.439%
------------------------------------------------------------------------------------------
 46 buffer added (phase total 587, total 587)
 2 inst resized (phase total 17, total 17)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.2 real=0:00:01.0
 accumulated cpu=0:01:33 real=0:01:33 totSessionCpu=5:39:30 mem=3967.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 62.96 %
    there are 51 full evals passed out of 81 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst FE_PHC50477_mem_in_108 (CKBD0)

    Added inst FE_PHC50478_n39542 (CKBD0)

    Added inst FE_PHC50479_mem_in_17 (CKBD0)

    Added inst FE_PHC50480_mem_in_20 (CKBD0)

    Added inst FE_PHC50481_n40616 (CKBD1)

    Added inst FE_PHC50482_mem_in_13 (CKBD0)

    Added inst FE_PHC50483_mem_in_4 (CKBD0)

    Added inst FE_PHC50484_mem_in_19 (CKBD0)

    Added inst FE_PHC50485_core_instance_pmem_in_39 (CKBD1)

    Added inst FE_PHC50486_n40028 (CKBD1)

    Added inst FE_PHC50487_n39168 (CKBD1)

    Added inst FE_PHC50488_n43991 (CKBD1)

    Added inst FE_PHC50489_n41080 (CKBD0)

    Added inst FE_PHC50490_n40680 (CKBD1)

    Added inst FE_PHC50491_n39440 (CKBD1)

    Added inst FE_PHC50492_n41069 (CKBD4)

    Added inst FE_PHC50493_core_instance_pmem_in_1 (CKBD4)

    Added inst FE_PHC50494_n38592 (CKBD1)

    Added inst FE_PHC50495_core_instance_pmem_in_22 (CKBD4)

    Added inst FE_PHC50496_core_instance_pmem_in_20 (CKBD4)

    Added inst FE_PHC50497_FE_OCPN49842_FE_OFN128_out_119 (BUFFD8)

    Added inst FE_PHC50498_FE_OFN1685_out_39 (CKBD4)

    Added inst FE_PHC50499_core_instance_pmem_in_40 (CKBD0)

    Added inst FE_PHC50500_reset (CKBD4)

    Added inst FE_PHC50501_core_instance_pmem_in_120 (BUFFD1)

    Added inst FE_PHC50502_core_instance_pmem_in_108 (CKBD1)

    Added inst FE_PHC50503_core_instance_sfp_instance_N671 (CKBD2)

    Added inst FE_PHC50504_core_instance_pmem_in_100 (CKBD1)

    Added inst FE_PHC50505_FE_OFN45461_core_instance_pmem_in_112 (CKBD1)
    Committed inst FE_PHC50399_n39768, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC50430_core_instance_pmem_in_29, resized cell CKBD4 -> cell BUFFD0

    Added inst FE_PHC50506_FE_OFN160_core_instance_sfp_instance_N671 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -3.3676
      #VP :          166
      TNS+:       2.0662/32 improved (0.0646 per commit, 38.025%)
  Density :      88.454%
------------------------------------------------------------------------------------------
 30 buffer added (phase total 617, total 617)
 2 inst resized (phase total 19, total 19)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.9 real=0:00:01.0
 accumulated cpu=0:01:34 real=0:01:34 totSessionCpu=5:39:31 mem=3967.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 33 full evals passed out of 33 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst FE_PHC50507_mem_in_108 (CKBD0)

    Added inst FE_PHC50508_mem_in_20 (CKBD0)

    Added inst FE_PHC50509_mem_in_17 (CKBD0)

    Added inst FE_PHC50510_mem_in_13 (CKBD0)

    Added inst FE_PHC50511_core_instance_pmem_in_120 (CKBD1)

    Added inst FE_PHC50512_mem_in_19 (CKBD0)

    Added inst FE_PHC50513_n40616 (CKBD1)

    Added inst FE_PHC50514_n39748 (BUFFD1)

    Added inst FE_PHC50515_n41069 (CKBD0)

    Added inst FE_PHC50516_core_instance_pmem_in_38 (CKBD0)

    Added inst FE_PHC50517_FE_OFN1685_out_39 (CKBD0)

    Added inst FE_PHC50518_n43991 (CKBD0)

    Added inst FE_PHC50519_n39768 (CKBD1)

    Added inst FE_PHC50520_FE_OCPN49842_FE_OFN128_out_119 (BUFFD8)

    Added inst FE_PHC50521_reset (CKBD0)

    Added inst FE_PHC50522_core_instance_pmem_in_108 (CKBD1)

    Added inst FE_PHC50523_FE_OFN45461_core_instance_pmem_in_112 (CKBD1)
    Committed inst FE_PHC50470_core_instance_pmem_in_33, resized cell CKBD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -2.0482
      #VP :          109
      TNS+:       1.3194/18 improved (0.0733 per commit, 39.179%)
  Density :      88.461%
------------------------------------------------------------------------------------------
 17 buffer added (phase total 634, total 634)
 1 inst resized (phase total 20, total 20)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:00.0
 accumulated cpu=0:01:34 real=0:01:35 totSessionCpu=5:39:31 mem=3967.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 20 full evals passed out of 20 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst FE_PHC50524_mem_in_108 (CKBD0)

    Added inst FE_PHC50525_mem_in_17 (CKBD0)

    Added inst FE_PHC50526_mem_in_19 (CKBD0)

    Added inst FE_PHC50527_n39542 (CKBD1)

    Added inst FE_PHC50528_n40616 (CKBD1)

    Added inst FE_PHC50529_n39748 (CKBD1)

    Added inst FE_PHC50530_n39168 (CKBD1)

    Added inst FE_PHC50531_core_instance_pmem_in_33 (CKBD1)

    Added inst FE_PHC50532_FE_OFN45461_core_instance_pmem_in_112 (CKBD1)

    Added inst FE_PHC50533_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -1.4055
      #VP :           86
      TNS+:       0.6427/10 improved (0.0643 per commit, 31.379%)
  Density :      88.465%
------------------------------------------------------------------------------------------
 10 buffer added (phase total 644, total 644)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:01.0
 accumulated cpu=0:01:35 real=0:01:35 totSessionCpu=5:39:31 mem=3967.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 10 full evals passed out of 10 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst FE_PHC50534_core_instance_pmem_in_139 (BUFFD2)

    Added inst FE_PHC50535_n38508 (CKBD0)

    Added inst FE_PHC50536_core_instance_pmem_in_39 (CKBD1)

    Added inst FE_PHC50537_FE_OFN45461_core_instance_pmem_in_112 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -1.2362
      #VP :           72
      TNS+:       0.1693/4 improved (0.0423 per commit, 12.046%)
  Density :      88.467%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 648, total 648)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:01:35 real=0:01:35 totSessionCpu=5:39:32 mem=3967.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 4 full evals passed out of 4 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...

    Added inst FE_PHC50538_core_instance_pmem_in_139 (CKBD1)

    Added inst FE_PHC50539_FE_OFN45461_core_instance_pmem_in_112 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -1.0682
      #VP :           64
      TNS+:       0.1680/2 improved (0.0840 per commit, 13.590%)
  Density :      88.467%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 650, total 650)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:01:35 real=0:01:35 totSessionCpu=5:39:32 mem=3967.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...

    Added inst FE_PHC50540_n39015 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -0.7961
      #VP :           64
      TNS+:       0.2721/1 improved (0.2721 per commit, 25.473%)
  Density :      88.468%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 651, total 651)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:01:35 real=0:01:35 totSessionCpu=5:39:32 mem=3967.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...

    Added inst FE_PHC50541_FE_OFN45461_core_instance_pmem_in_112 (CKBD4)
    Committed inst FE_PHC50523_FE_OFN45461_core_instance_pmem_in_112, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC50539_FE_OFN45461_core_instance_pmem_in_112, resized cell CKBD1 -> cell CKBD0
    Uncommitted inst FE_PHC50523_FE_OFN45461_core_instance_pmem_in_112, resized cell CKBD0 -> cell CKBD1
    Uncommitted inst FE_PHC50539_FE_OFN45461_core_instance_pmem_in_112, resized cell CKBD0 -> cell CKBD1
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -0.7060
      #VP :           64
      TNS+:       0.0901/1 improved (0.0901 per commit, 11.318%)
  Density :      88.469%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 652, total 652)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:01:35 real=0:01:36 totSessionCpu=5:39:32 mem=3967.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 3 full evals passed out of 3 
===========================================================================================

Starting Phase 1 Step 2 Iter 12 ...

    Added inst FE_PHC50542_FE_OFN45461_core_instance_pmem_in_112 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -0.6713
      #VP :           64
      TNS+:       0.0347/1 improved (0.0347 per commit, 4.915%)
  Density :      88.469%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 653, total 653)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:01.0
 accumulated cpu=0:01:35 real=0:01:36 totSessionCpu=5:39:32 mem=3967.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 13 ...
    Committed inst FE_PHC50215_FE_OFN45461_core_instance_pmem_in_112, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC50542_FE_OFN45461_core_instance_pmem_in_112, resized cell CKBD4 -> cell BUFFD0
    Committed inst FE_PHC50532_FE_OFN45461_core_instance_pmem_in_112, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC50537_FE_OFN45461_core_instance_pmem_in_112, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC50466_FE_OFN45461_core_instance_pmem_in_112, resized cell CKBD1 -> cell CKBD0
    Uncommitted inst FE_PHC50532_FE_OFN45461_core_instance_pmem_in_112, resized cell CKBD0 -> cell CKBD1
    Uncommitted inst FE_PHC50537_FE_OFN45461_core_instance_pmem_in_112, resized cell CKBD0 -> cell CKBD1
    Uncommitted inst FE_PHC50466_FE_OFN45461_core_instance_pmem_in_112, resized cell CKBD0 -> cell CKBD1
===========================================================================================
  Phase 1 : Step 2 Iter 13 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -0.6456
      #VP :           64
      TNS+:       0.0257/2 improved (0.0129 per commit, 3.828%)
  Density :      88.469%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 653, total 653)
 2 inst resized (phase total 22, total 22)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:36 real=0:01:36 totSessionCpu=5:39:33 mem=3967.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 25.00 %
    there are 1 full evals passed out of 4 
===========================================================================================

Starting Phase 1 Step 2 Iter 14 ...
===========================================================================================
  Phase 1 : Step 2 Iter 14 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -0.6456
      #VP :           64
  Density :      88.469%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 653, total 653)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:01:36 real=0:01:36 totSessionCpu=5:39:33 mem=3967.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 0.00 %
    there are 0 full evals passed out of 3 
===========================================================================================


*info:    Total 653 cells added for Phase I
*info:    Total 22 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=3967.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=3967.9M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3967.9M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -0.6456
      #VP :           64
  Density :      88.469%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:38 real=0:01:38 totSessionCpu=5:39:34 mem=3967.9M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...

    Added inst FE_PHC50543_n38998 (CKBD1)

    Added inst FE_PHC50544_n39015 (CKBD1)

    Added inst FE_PHC50545_n40979 (CKBD2)

    Added inst FE_PHC50546_n39841 (CKBD0)

    Added inst FE_PHC50547_core_instance_sfp_instance_N489 (BUFFD3)

    Added inst FE_PHC50548_DP_OP_1466J1_130_3651_n27 (CKBD1)

    Added inst FE_PHC50549_core_instance_sfp_instance_N500 (CKBD1)

    Added inst FE_PHC50550_core_instance_sfp_instance_N501 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -0.1627
      #VP :           14
      TNS+:       0.4829/8 improved (0.0604 per commit, 74.799%)
  Density :      88.472%
------------------------------------------------------------------------------------------
 8 buffer added (phase total 8, total 661)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.9 real=0:00:01.0
 accumulated cpu=0:01:38 real=0:01:39 totSessionCpu=5:39:35 mem=3956.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 90.00 %
    there are 9 full evals passed out of 10 
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...

    Added inst FE_PHC50551_n38998 (CKBD1)

    Added inst FE_PHC50552_DP_OP_1466J1_130_3651_n27 (CKBD0)
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -0.0881
      #VP :            1
      TNS+:       0.0746/2 improved (0.0373 per commit, 45.851%)
  Density :      88.473%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 10, total 663)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:01:39 real=0:01:39 totSessionCpu=5:39:35 mem=3956.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================

Starting Phase 2 Step 1 Iter 3 ...
===========================================================================================
  Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -0.0881
      #VP :            1
  Density :      88.473%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 10, total 663)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:01:39 real=0:01:39 totSessionCpu=5:39:36 mem=3956.9M
===========================================================================================


*info:    Total 10 cells added for Phase II
** Profile ** Start :  cpu=0:00:00.0, mem=3956.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=3956.9M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3956.9M

Phase IV ......
Executing transform: AddBuffer
===========================================================================================
  Phase 4 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -0.0881
      #VP :            1
  Density :      88.473%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:40 real=0:01:41 totSessionCpu=5:39:37 mem=3956.9M
===========================================================================================

Starting Phase 4 Step 1 Iter 1 ...
===========================================================================================
  Phase 4 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0881
      TNS :      -0.0881
      #VP :            1
  Density :      88.473%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:01:41 real=0:01:41 totSessionCpu=5:39:37 mem=3956.9M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=3956.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=3956.9M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3956.9M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:01:42 real=0:01:43 totSessionCpu=5:39:39 mem=3956.9M density=88.473% ***

*info:
*info: Added a total of 663 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          231 cells of type 'BUFFD1' used
*info:            4 cells of type 'BUFFD16' used
*info:            8 cells of type 'BUFFD2' used
*info:            6 cells of type 'BUFFD3' used
*info:            1 cell  of type 'BUFFD4' used
*info:            3 cells of type 'BUFFD6' used
*info:            5 cells of type 'BUFFD8' used
*info:          259 cells of type 'CKBD0' used
*info:           89 cells of type 'CKBD1' used
*info:           30 cells of type 'CKBD2' used
*info:           27 cells of type 'CKBD4' used
*info:
*info: Total 22 instances resized
*info:       in which 0 FF resizing
*info:

*summary:     34 instances changed cell type
*	:      3 instances changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      7 instances changed cell type from 'BUFFD1' to 'CKBD0'
*	:      5 instances changed cell type from 'CKBD0' to 'CKBD1'
*	:      4 instances changed cell type from 'CKBD1' to 'BUFFD0'
*	:     11 instances changed cell type from 'CKBD1' to 'CKBD0'
*	:      2 instances changed cell type from 'CKBD4' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKND0' to 'INVD1'
*	:      1 instance  changed cell type from 'INVD1' to 'CKND0'
*** Starting refinePlace (5:39:40 mem=3972.9M) ***
Total net bbox length = 1.406e+06 (6.269e+05 7.791e+05) (ext = 4.244e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 80135 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3972.9MB
Summary Report:
Instances move: 0 (out of 80019 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.406e+06 (6.269e+05 7.791e+05) (ext = 4.244e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:03.0 MEM: 3972.9MB
*** Finished refinePlace (5:39:42 mem=3972.9M) ***
Finished re-routing un-routed nets (0:00:00.1 3972.9M)


Density : 0.8847
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:04.0 mem=3972.9M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=3972.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=3972.9M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3972.9M
*** Finish Post CTS Hold Fixing (cpu=0:01:48 real=0:01:48 totSessionCpu=5:39:45 mem=3972.9M density=88.473%) ***
(I,S,L,T): WC_VIEW: 213.958, 117.179, 3.10954, 334.247
*** HoldOpt [finish] : cpu/real = 0:00:44.7/0:00:44.6 (1.0), totSession cpu/real = 5:39:45.2/5:39:36.4 (1.0), mem = 3937.8M
**INFO: total 664 insts, 0 nets marked don't touch
**INFO: total 664 insts, 0 nets marked don't touch DB property
**INFO: total 664 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 2.626%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -3.100 -> -3.100 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -3.100 -> -3.100 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 2.626%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -3.100 -> -3.100 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3888.69 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3888.69 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 37050
[NR-eGR] Read numTotalNets=85082  numIgnoredNets=143
[NR-eGR] There are 116 clock nets ( 116 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 84823 
[NR-eGR] Rule id: 1  Nets: 116 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 130 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.735640e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 116 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.826720e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 84693 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.535542e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               18( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.85 sec, Real: 1.86 sec, Curr Mem: 3907.48 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:19, real = 0:02:19, mem = 3362.2M, totSessionCpu=5:39:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=3777.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=3777.0M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=26.4727)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 85083
End delay calculation. (MEM=0 CPU=0:00:13.5 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:17.2 REAL=0:00:18.0)
*** Done Building Timing Graph (cpu=0:00:19.9 real=0:00:19.0 totSessionCpu=0:01:20 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:20.8, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:25.2/0:00:25.1 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3802.47)
Total number of fetched objects 85083
End delay calculation. (MEM=3853.15 CPU=0:00:13.7 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=3853.15 CPU=0:00:17.3 REAL=0:00:17.0)
*** Done Building Timing Graph (cpu=0:00:23.3 real=0:00:23.0 totSessionCpu=5:40:40 mem=3853.1M)
** Profile ** Overall slacks :  cpu=0:00:48.6, mem=3853.1M
** Profile ** Total reports :  cpu=0:00:00.8, mem=3809.1M
** Profile ** DRVs :  cpu=0:00:04.4, mem=3807.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.100  | -3.100  | -0.281  |
|           TNS (ns):| -3037.1 | -3033.0 | -4.129  |
|    Violating Paths:|  3971   |  3909   |   62    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.088  | -0.000  | -0.088  |
|           TNS (ns):| -0.088  | -0.000  | -0.088  |
|    Violating Paths:|    7    |    1    |    6    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.473%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3807.1M
**optDesign ... cpu = 0:03:13, real = 0:03:15, mem = 3417.5M, totSessionCpu=5:40:46 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/14 14:43:48, mem=3344.5M)
% Begin Save ccopt configuration ... (date=03/14 14:43:49, mem=3344.5M)
% End Save ccopt configuration ... (date=03/14 14:43:49, total cpu=0:00:00.4, real=0:00:00.0, peak res=3344.7M, current mem=3344.7M)
% Begin Save netlist data ... (date=03/14 14:43:49, mem=3344.7M)
Writing Binary DB to cts.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 14:43:49, total cpu=0:00:00.3, real=0:00:00.0, peak res=3344.7M, current mem=3344.7M)
Saving congestion map file cts.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 14:43:50, mem=3345.8M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 14:43:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=3345.8M, current mem=3345.8M)
Saving scheduling_file.cts.699 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/14 14:43:51, mem=3345.8M)
% End Save clock tree data ... (date=03/14 14:43:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=3345.8M, current mem=3345.8M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 14:43:52, mem=3345.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 14:43:52, total cpu=0:00:00.2, real=0:00:00.0, peak res=3345.9M, current mem=3345.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/14 14:43:52, mem=3345.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 14:43:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=3345.9M, current mem=3345.9M)
% Begin Save routing data ... (date=03/14 14:43:52, mem=3345.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=3750.7M) ***
% End Save routing data ... (date=03/14 14:43:53, total cpu=0:00:00.8, real=0:00:01.0, peak res=3346.3M, current mem=3346.3M)
Saving property file cts.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3753.7M) ***
#Saving pin access data to file cts.enc.dat/fullchip.apa ...
#
Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/14 14:43:55, mem=3346.3M)
% End Save power constraints data ... (date=03/14 14:43:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=3346.3M, current mem=3346.3M)
Cmin Cmax
Generated self-contained design cts.enc.dat
#% End save design ... (date=03/14 14:43:57, total cpu=0:00:06.8, real=0:00:09.0, peak res=3346.8M, current mem=3346.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/14 14:43:57, mem=3346.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3346.79 (MB), peak = 3594.60 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3761.8M, init mem=3766.2M)
*info: Placed = 80135          (Fixed = 116)
*info: Unplaced = 0           
Placement Density:88.47%(346151/391249)
Placement Density (including fixed std cells):88.47%(346151/391249)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=3761.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (143) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3761.8M) ***
#Start route 259 clock and analog nets...
% Begin globalDetailRoute (date=03/14 14:43:58, mem=3336.3M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 14 14:43:58 2022
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/acc of net acc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/div of net div because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wr_norm of net wr_norm because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=84847
#need_extraction net=84847 (total=85106)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar 14 14:44:01 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 85104 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3395.72 (MB), peak = 3594.60 (MB)
#Merging special wires: starts on Mon Mar 14 14:44:08 2022 with memory = 3396.63 (MB), peak = 3594.60 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB
#
#Finished routing data preparation on Mon Mar 14 14:44:09 2022
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 15.59 (MB)
#Total memory = 3396.67 (MB)
#Peak memory = 3594.60 (MB)
#
#
#Start global routing on Mon Mar 14 14:44:09 2022
#
#
#Start global routing initialization on Mon Mar 14 14:44:09 2022
#
#Number of eco nets is 127
#
#Start global routing data preparation on Mon Mar 14 14:44:09 2022
#
#Start routing resource analysis on Mon Mar 14 14:44:09 2022
#
#Routing resource analysis is done on Mon Mar 14 14:44:10 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3122           0       43472    95.99%
#  M2             V        3133           0       43472     0.00%
#  M3             H        3122           0       43472     0.00%
#  M4             V        3133           0       43472     0.00%
#  M5             H        3122           0       43472     0.00%
#  M6             V        3133           0       43472     0.00%
#  M7             H         780           0       43472     0.00%
#  M8             V         782           0       43472     0.00%
#  --------------------------------------------------------------
#  Total                  20327       0.00%      347776    12.00%
#
#  259 nets (0.30%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar 14 14:44:10 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3407.34 (MB), peak = 3594.60 (MB)
#
#
#Global routing initialization is done on Mon Mar 14 14:44:10 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3409.70 (MB), peak = 3594.60 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3502.36 (MB), peak = 3594.60 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3503.00 (MB), peak = 3594.60 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3503.50 (MB), peak = 3594.60 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3510.04 (MB), peak = 3594.60 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of nets with skipped attribute = 84823 (skipped).
#Total number of routable nets = 259.
#Total number of nets in the design = 85106.
#
#243 routable nets have only global wires.
#16 routable nets have only detail routed wires.
#84823 skipped nets have only detail routed wires.
#243 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                243               0  
#------------------------------------------------
#        Total                243               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                259          130               125           84693  
#-------------------------------------------------------------------------------
#        Total                259          130               125           84693  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 53241 um.
#Total half perimeter of net bounding box = 17957 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 610 um.
#Total wire length on LAYER M3 = 28833 um.
#Total wire length on LAYER M4 = 22916 um.
#Total wire length on LAYER M5 = 882 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 33836
#Total number of multi-cut vias = 113 (  0.3%)
#Total number of single cut vias = 33723 ( 99.7%)
#Up-Via Summary (total 33836):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11832 ( 99.1%)       113 (  0.9%)      11945
# M2             10977 (100.0%)         0 (  0.0%)      10977
# M3             10795 (100.0%)         0 (  0.0%)      10795
# M4               119 (100.0%)         0 (  0.0%)        119
#-----------------------------------------------------------
#                33723 ( 99.7%)       113 (  0.3%)      33836 
#
#Total number of involved priority nets 243
#Maximum src to sink distance for priority net 391.4
#Average of max src_to_sink distance for priority net 55.1
#Average of ave src_to_sink distance for priority net 32.3
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 114.14 (MB)
#Total memory = 3510.81 (MB)
#Peak memory = 3594.60 (MB)
#
#Finished global routing on Mon Mar 14 14:44:16 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3426.83 (MB), peak = 3594.60 (MB)
#Start Track Assignment.
#Done with 2691 horizontal wires in 2 hboxes and 405 vertical wires in 2 hboxes.
#Done with 9 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 60509 um.
#Total half perimeter of net bounding box = 17957 um.
#Total wire length on LAYER M1 = 1600 um.
#Total wire length on LAYER M2 = 667 um.
#Total wire length on LAYER M3 = 33895 um.
#Total wire length on LAYER M4 = 23462 um.
#Total wire length on LAYER M5 = 885 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 33836
#Total number of multi-cut vias = 113 (  0.3%)
#Total number of single cut vias = 33723 ( 99.7%)
#Up-Via Summary (total 33836):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11832 ( 99.1%)       113 (  0.9%)      11945
# M2             10977 (100.0%)         0 (  0.0%)      10977
# M3             10795 (100.0%)         0 (  0.0%)      10795
# M4               119 (100.0%)         0 (  0.0%)        119
#-----------------------------------------------------------
#                33723 ( 99.7%)       113 (  0.3%)      33836 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3444.48 (MB), peak = 3594.60 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 63.54 (MB)
#Total memory = 3444.62 (MB)
#Peak memory = 3594.60 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 10.9% of the total area was rechecked for DRC, and 50.3% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            2        2
#	Totals        2        2
#80019 out of 80135 instances (99.9%) need to be verified(marked ipoed), dirty area = 104.3%.
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:01:52, elapsed time = 00:01:52, memory = 3463.94 (MB), peak = 3594.60 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3470.52 (MB), peak = 3594.60 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 54991 um.
#Total half perimeter of net bounding box = 17957 um.
#Total wire length on LAYER M1 = 36 um.
#Total wire length on LAYER M2 = 11863 um.
#Total wire length on LAYER M3 = 25537 um.
#Total wire length on LAYER M4 = 17055 um.
#Total wire length on LAYER M5 = 500 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29371
#Total number of multi-cut vias = 182 (  0.6%)
#Total number of single cut vias = 29189 ( 99.4%)
#Up-Via Summary (total 29371):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12605 ( 98.6%)       182 (  1.4%)      12787
# M2             10115 (100.0%)         0 (  0.0%)      10115
# M3              6412 (100.0%)         0 (  0.0%)       6412
# M4                57 (100.0%)         0 (  0.0%)         57
#-----------------------------------------------------------
#                29189 ( 99.4%)       182 (  0.6%)      29371 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:54
#Elapsed time = 00:01:54
#Increased memory = -22.77 (MB)
#Total memory = 3421.85 (MB)
#Peak memory = 3594.60 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3423.39 (MB), peak = 3594.60 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 54991 um.
#Total half perimeter of net bounding box = 17957 um.
#Total wire length on LAYER M1 = 36 um.
#Total wire length on LAYER M2 = 11863 um.
#Total wire length on LAYER M3 = 25537 um.
#Total wire length on LAYER M4 = 17055 um.
#Total wire length on LAYER M5 = 500 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29371
#Total number of multi-cut vias = 182 (  0.6%)
#Total number of single cut vias = 29189 ( 99.4%)
#Up-Via Summary (total 29371):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12605 ( 98.6%)       182 (  1.4%)      12787
# M2             10115 (100.0%)         0 (  0.0%)      10115
# M3              6412 (100.0%)         0 (  0.0%)       6412
# M4                57 (100.0%)         0 (  0.0%)         57
#-----------------------------------------------------------
#                29189 ( 99.4%)       182 (  0.6%)      29371 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 54991 um.
#Total half perimeter of net bounding box = 17957 um.
#Total wire length on LAYER M1 = 36 um.
#Total wire length on LAYER M2 = 11863 um.
#Total wire length on LAYER M3 = 25537 um.
#Total wire length on LAYER M4 = 17055 um.
#Total wire length on LAYER M5 = 500 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29371
#Total number of multi-cut vias = 182 (  0.6%)
#Total number of single cut vias = 29189 ( 99.4%)
#Up-Via Summary (total 29371):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12605 ( 98.6%)       182 (  1.4%)      12787
# M2             10115 (100.0%)         0 (  0.0%)      10115
# M3              6412 (100.0%)         0 (  0.0%)       6412
# M4                57 (100.0%)         0 (  0.0%)         57
#-----------------------------------------------------------
#                29189 ( 99.4%)       182 (  0.6%)      29371 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:56
#Elapsed time = 00:01:56
#Increased memory = -20.76 (MB)
#Total memory = 3423.86 (MB)
#Peak memory = 3594.60 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:19
#Elapsed time = 00:02:19
#Increased memory = 23.47 (MB)
#Total memory = 3359.80 (MB)
#Peak memory = 3594.60 (MB)
#Number of warnings = 6
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 14 14:46:17 2022
#
% End globalDetailRoute (date=03/14 14:46:17, total cpu=0:02:19, real=0:02:19, peak res=3482.6M, current mem=3311.8M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/14 14:46:17, mem=3311.8M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 14 14:46:17 2022
#
#Generating timing data, please wait...
#85083 total nets, 259 already routed, 259 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 85083
End delay calculation. (MEM=3868.84 CPU=0:00:13.5 REAL=0:00:13.0)
#Generating timing data took: cpu time = 00:00:34, elapsed time = 00:00:34, memory = 3393.02 (MB), peak = 3594.60 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/acc of net acc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/div of net div because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wr_norm of net wr_norm because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=85106)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_699.tif.gz ...
#Read in timing information for 310 ports, 80135 instances from timing file .timing_file_699.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Mon Mar 14 14:46:58 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 85104 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3375.21 (MB), peak = 3594.60 (MB)
#Merging special wires: starts on Mon Mar 14 14:47:02 2022 with memory = 3375.93 (MB), peak = 3594.60 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB
#
#Finished routing data preparation on Mon Mar 14 14:47:02 2022
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 13.16 (MB)
#Total memory = 3375.96 (MB)
#Peak memory = 3594.60 (MB)
#
#
#Start global routing on Mon Mar 14 14:47:02 2022
#
#
#Start global routing initialization on Mon Mar 14 14:47:02 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Mar 14 14:47:02 2022
#
#Start routing resource analysis on Mon Mar 14 14:47:02 2022
#
#Routing resource analysis is done on Mon Mar 14 14:47:04 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3122           0       43472    95.99%
#  M2             V        3133           0       43472     0.00%
#  M3             H        3122           0       43472     0.00%
#  M4             V        3133           0       43472     0.00%
#  M5             H        3122           0       43472     0.00%
#  M6             V        3133           0       43472     0.00%
#  M7             H         780           0       43472     0.00%
#  M8             V         782           0       43472     0.00%
#  --------------------------------------------------------------
#  Total                  20327       0.00%      347776    12.00%
#
#  259 nets (0.30%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar 14 14:47:04 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3386.47 (MB), peak = 3594.60 (MB)
#
#
#Global routing initialization is done on Mon Mar 14 14:47:04 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3388.55 (MB), peak = 3594.60 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3423.53 (MB), peak = 3594.60 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3512.25 (MB), peak = 3594.60 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3512.29 (MB), peak = 3594.60 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 3551.70 (MB), peak = 3594.60 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of routable nets = 85082.
#Total number of nets in the design = 85106.
#
#84823 routable nets have only global wires.
#259 routable nets have only detail routed wires.
#130 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#259 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default          130               125           84693  
#------------------------------------------------------------
#        Total          130               125           84693  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                259          130               125           84693  
#-------------------------------------------------------------------------------
#        Total                259          130               125           84693  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2           11(0.03%)      5(0.01%)   (0.04%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     11(0.00%)      5(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.89 |          3.11 |
[hotspot] |    M2(V)   |          0.00 |          0.00 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M1)     0.89 | (M1)     3.11 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1547025 um.
#Total half perimeter of net bounding box = 1522378 um.
#Total wire length on LAYER M1 = 48 um.
#Total wire length on LAYER M2 = 434365 um.
#Total wire length on LAYER M3 = 516191 um.
#Total wire length on LAYER M4 = 358480 um.
#Total wire length on LAYER M5 = 164672 um.
#Total wire length on LAYER M6 = 45852 um.
#Total wire length on LAYER M7 = 10175 um.
#Total wire length on LAYER M8 = 17242 um.
#Total number of vias = 485413
#Total number of multi-cut vias = 182 (  0.0%)
#Total number of single cut vias = 485231 (100.0%)
#Up-Via Summary (total 485413):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            270751 ( 99.9%)       182 (  0.1%)     270933
# M2            162052 (100.0%)         0 (  0.0%)     162052
# M3             37004 (100.0%)         0 (  0.0%)      37004
# M4              9780 (100.0%)         0 (  0.0%)       9780
# M5              2893 (100.0%)         0 (  0.0%)       2893
# M6              1446 (100.0%)         0 (  0.0%)       1446
# M7              1305 (100.0%)         0 (  0.0%)       1305
#-----------------------------------------------------------
#               485231 (100.0%)       182 (  0.0%)     485413 
#
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:52
#Increased memory = 175.74 (MB)
#Total memory = 3551.70 (MB)
#Peak memory = 3594.60 (MB)
#
#Finished global routing on Mon Mar 14 14:47:55 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3450.93 (MB), peak = 3594.60 (MB)
#Start Track Assignment.
#Done with 102200 horizontal wires in 2 hboxes and 119270 vertical wires in 2 hboxes.
#Done with 23816 horizontal wires in 2 hboxes and 24044 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1            10.96 	  0.00%  	  0.00% 	  0.00%
# M2        419994.33 	  0.03%  	  0.00% 	  0.00%
# M3        485281.59 	  0.06%  	  0.00% 	  0.00%
# M4        341018.59 	  0.01%  	  0.00% 	  0.00%
# M5        164060.33 	  0.00%  	  0.00% 	  0.00%
# M6         45982.80 	  0.00%  	  0.00% 	  0.00%
# M7         10426.00 	  0.01%  	  0.00% 	  0.00%
# M8         17538.54 	  0.01%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1484313.15  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1608330 um.
#Total half perimeter of net bounding box = 1522378 um.
#Total wire length on LAYER M1 = 45885 um.
#Total wire length on LAYER M2 = 430324 um.
#Total wire length on LAYER M3 = 532693 um.
#Total wire length on LAYER M4 = 360014 um.
#Total wire length on LAYER M5 = 165631 um.
#Total wire length on LAYER M6 = 46212 um.
#Total wire length on LAYER M7 = 10234 um.
#Total wire length on LAYER M8 = 17336 um.
#Total number of vias = 485413
#Total number of multi-cut vias = 182 (  0.0%)
#Total number of single cut vias = 485231 (100.0%)
#Up-Via Summary (total 485413):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            270751 ( 99.9%)       182 (  0.1%)     270933
# M2            162052 (100.0%)         0 (  0.0%)     162052
# M3             37004 (100.0%)         0 (  0.0%)      37004
# M4              9780 (100.0%)         0 (  0.0%)       9780
# M5              2893 (100.0%)         0 (  0.0%)       2893
# M6              1446 (100.0%)         0 (  0.0%)       1446
# M7              1305 (100.0%)         0 (  0.0%)       1305
#-----------------------------------------------------------
#               485231 (100.0%)       182 (  0.0%)     485413 
#
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 3502.66 (MB), peak = 3594.60 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	614       565       1179      
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:24
#Elapsed time = 00:01:24
#Increased memory = 141.75 (MB)
#Total memory = 3504.55 (MB)
#Peak memory = 3594.60 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 490
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0       57        0       57
#	M2           46       24      356        0        7      433
#	Totals       46       24      356       57        7      490
#cpu time = 00:10:24, elapsed time = 00:10:23, memory = 3543.33 (MB), peak = 3594.60 (MB)
#start 1st optimization iteration ...
#   number of violations = 488
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        1        0        0        0        0        1
#	M2          110       27      267       48        1       34      487
#	Totals      110       28      267       48        1       34      488
#    number of process antenna violations = 1
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3554.81 (MB), peak = 3594.60 (MB)
#start 2nd optimization iteration ...
#   number of violations = 470
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        2        0        0        0        2
#	M2          116       13      260       48       31      468
#	Totals      116       15      260       48       31      470
#    number of process antenna violations = 1
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 3559.55 (MB), peak = 3594.60 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 3567.41 (MB), peak = 3594.60 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1642964 um.
#Total half perimeter of net bounding box = 1522378 um.
#Total wire length on LAYER M1 = 8832 um.
#Total wire length on LAYER M2 = 445505 um.
#Total wire length on LAYER M3 = 525582 um.
#Total wire length on LAYER M4 = 415564 um.
#Total wire length on LAYER M5 = 169918 um.
#Total wire length on LAYER M6 = 53710 um.
#Total wire length on LAYER M7 = 8115 um.
#Total wire length on LAYER M8 = 15738 um.
#Total number of vias = 553479
#Total number of multi-cut vias = 3654 (  0.7%)
#Total number of single cut vias = 549825 ( 99.3%)
#Up-Via Summary (total 553479):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            276498 ( 98.9%)      3073 (  1.1%)     279571
# M2            206439 (100.0%)         0 (  0.0%)     206439
# M3             53308 (100.0%)         0 (  0.0%)      53308
# M4             10465 (100.0%)         0 (  0.0%)      10465
# M5              1897 ( 76.6%)       581 ( 23.4%)       2478
# M6               611 (100.0%)         0 (  0.0%)        611
# M7               607 (100.0%)         0 (  0.0%)        607
#-----------------------------------------------------------
#               549825 ( 99.3%)      3654 (  0.7%)     553479 
#
#Total number of DRC violations = 0
#Cpu time = 00:11:33
#Elapsed time = 00:11:31
#Increased memory = -38.78 (MB)
#Total memory = 3465.92 (MB)
#Peak memory = 3594.60 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3468.24 (MB), peak = 3594.60 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1642964 um.
#Total half perimeter of net bounding box = 1522378 um.
#Total wire length on LAYER M1 = 8832 um.
#Total wire length on LAYER M2 = 445505 um.
#Total wire length on LAYER M3 = 525582 um.
#Total wire length on LAYER M4 = 415564 um.
#Total wire length on LAYER M5 = 169918 um.
#Total wire length on LAYER M6 = 53710 um.
#Total wire length on LAYER M7 = 8115 um.
#Total wire length on LAYER M8 = 15738 um.
#Total number of vias = 553479
#Total number of multi-cut vias = 3654 (  0.7%)
#Total number of single cut vias = 549825 ( 99.3%)
#Up-Via Summary (total 553479):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            276498 ( 98.9%)      3073 (  1.1%)     279571
# M2            206439 (100.0%)         0 (  0.0%)     206439
# M3             53308 (100.0%)         0 (  0.0%)      53308
# M4             10465 (100.0%)         0 (  0.0%)      10465
# M5              1897 ( 76.6%)       581 ( 23.4%)       2478
# M6               611 (100.0%)         0 (  0.0%)        611
# M7               607 (100.0%)         0 (  0.0%)        607
#-----------------------------------------------------------
#               549825 ( 99.3%)      3654 (  0.7%)     553479 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3468.74 (MB), peak = 3594.60 (MB)
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1642964 um.
#Total half perimeter of net bounding box = 1522378 um.
#Total wire length on LAYER M1 = 8832 um.
#Total wire length on LAYER M2 = 445505 um.
#Total wire length on LAYER M3 = 525582 um.
#Total wire length on LAYER M4 = 415564 um.
#Total wire length on LAYER M5 = 169918 um.
#Total wire length on LAYER M6 = 53710 um.
#Total wire length on LAYER M7 = 8115 um.
#Total wire length on LAYER M8 = 15738 um.
#Total number of vias = 553479
#Total number of multi-cut vias = 3654 (  0.7%)
#Total number of single cut vias = 549825 ( 99.3%)
#Up-Via Summary (total 553479):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            276498 ( 98.9%)      3073 (  1.1%)     279571
# M2            206439 (100.0%)         0 (  0.0%)     206439
# M3             53308 (100.0%)         0 (  0.0%)      53308
# M4             10465 (100.0%)         0 (  0.0%)      10465
# M5              1897 ( 76.6%)       581 ( 23.4%)       2478
# M6               611 (100.0%)         0 (  0.0%)        611
# M7               607 (100.0%)         0 (  0.0%)        607
#-----------------------------------------------------------
#               549825 ( 99.3%)      3654 (  0.7%)     553479 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1642964 um.
#Total half perimeter of net bounding box = 1522378 um.
#Total wire length on LAYER M1 = 8832 um.
#Total wire length on LAYER M2 = 445505 um.
#Total wire length on LAYER M3 = 525582 um.
#Total wire length on LAYER M4 = 415564 um.
#Total wire length on LAYER M5 = 169918 um.
#Total wire length on LAYER M6 = 53710 um.
#Total wire length on LAYER M7 = 8115 um.
#Total wire length on LAYER M8 = 15738 um.
#Total number of vias = 553479
#Total number of multi-cut vias = 3654 (  0.7%)
#Total number of single cut vias = 549825 ( 99.3%)
#Up-Via Summary (total 553479):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            276498 ( 98.9%)      3073 (  1.1%)     279571
# M2            206439 (100.0%)         0 (  0.0%)     206439
# M3             53308 (100.0%)         0 (  0.0%)      53308
# M4             10465 (100.0%)         0 (  0.0%)      10465
# M5              1897 ( 76.6%)       581 ( 23.4%)       2478
# M6               611 (100.0%)         0 (  0.0%)        611
# M7               607 (100.0%)         0 (  0.0%)        607
#-----------------------------------------------------------
#               549825 ( 99.3%)      3654 (  0.7%)     553479 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#
#Start Post Route via swapping...
#100.00% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:01:24, elapsed time = 00:01:23, memory = 3489.85 (MB), peak = 3594.60 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 6
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1642964 um.
#Total half perimeter of net bounding box = 1522378 um.
#Total wire length on LAYER M1 = 8832 um.
#Total wire length on LAYER M2 = 445505 um.
#Total wire length on LAYER M3 = 525582 um.
#Total wire length on LAYER M4 = 415564 um.
#Total wire length on LAYER M5 = 169918 um.
#Total wire length on LAYER M6 = 53710 um.
#Total wire length on LAYER M7 = 8115 um.
#Total wire length on LAYER M8 = 15738 um.
#Total number of vias = 553479
#Total number of multi-cut vias = 363134 ( 65.6%)
#Total number of single cut vias = 190345 ( 34.4%)
#Up-Via Summary (total 553479):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            186899 ( 66.9%)     92672 ( 33.1%)     279571
# M2              3096 (  1.5%)    203343 ( 98.5%)     206439
# M3               247 (  0.5%)     53061 ( 99.5%)      53308
# M4                32 (  0.3%)     10433 ( 99.7%)      10465
# M5                 2 (  0.1%)      2476 ( 99.9%)       2478
# M6                28 (  4.6%)       583 ( 95.4%)        611
# M7                41 (  6.8%)       566 ( 93.2%)        607
#-----------------------------------------------------------
#               190345 ( 34.4%)    363134 ( 65.6%)     553479 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:50, elapsed time = 00:00:50, memory = 3529.15 (MB), peak = 3594.60 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 6
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 14 15:02:29 2022
#
#
#Start Post Route Wire Spread.
#Done with 16786 horizontal wires in 4 hboxes and 18149 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1656981 um.
#Total half perimeter of net bounding box = 1522378 um.
#Total wire length on LAYER M1 = 8833 um.
#Total wire length on LAYER M2 = 447951 um.
#Total wire length on LAYER M3 = 531260 um.
#Total wire length on LAYER M4 = 420293 um.
#Total wire length on LAYER M5 = 170846 um.
#Total wire length on LAYER M6 = 53848 um.
#Total wire length on LAYER M7 = 8149 um.
#Total wire length on LAYER M8 = 15802 um.
#Total number of vias = 553479
#Total number of multi-cut vias = 363134 ( 65.6%)
#Total number of single cut vias = 190345 ( 34.4%)
#Up-Via Summary (total 553479):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            186899 ( 66.9%)     92672 ( 33.1%)     279571
# M2              3096 (  1.5%)    203343 ( 98.5%)     206439
# M3               247 (  0.5%)     53061 ( 99.5%)      53308
# M4                32 (  0.3%)     10433 ( 99.7%)      10465
# M5                 2 (  0.1%)      2476 ( 99.9%)       2478
# M6                28 (  4.6%)       583 ( 95.4%)        611
# M7                41 (  6.8%)       566 ( 93.2%)        607
#-----------------------------------------------------------
#               190345 ( 34.4%)    363134 ( 65.6%)     553479 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 3618.82 (MB), peak = 3641.25 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 6
#   number of violations = 0
#cpu time = 00:01:14, elapsed time = 00:01:13, memory = 3501.94 (MB), peak = 3641.25 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 6
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1656981 um.
#Total half perimeter of net bounding box = 1522378 um.
#Total wire length on LAYER M1 = 8833 um.
#Total wire length on LAYER M2 = 447951 um.
#Total wire length on LAYER M3 = 531260 um.
#Total wire length on LAYER M4 = 420293 um.
#Total wire length on LAYER M5 = 170846 um.
#Total wire length on LAYER M6 = 53848 um.
#Total wire length on LAYER M7 = 8149 um.
#Total wire length on LAYER M8 = 15802 um.
#Total number of vias = 553479
#Total number of multi-cut vias = 363134 ( 65.6%)
#Total number of single cut vias = 190345 ( 34.4%)
#Up-Via Summary (total 553479):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            186899 ( 66.9%)     92672 ( 33.1%)     279571
# M2              3096 (  1.5%)    203343 ( 98.5%)     206439
# M3               247 (  0.5%)     53061 ( 99.5%)      53308
# M4                32 (  0.3%)     10433 ( 99.7%)      10465
# M5                 2 (  0.1%)      2476 ( 99.9%)       2478
# M6                28 (  4.6%)       583 ( 95.4%)        611
# M7                41 (  6.8%)       566 ( 93.2%)        607
#-----------------------------------------------------------
#               190345 ( 34.4%)    363134 ( 65.6%)     553479 
#
#detailRoute Statistics:
#Cpu time = 00:15:22
#Elapsed time = 00:15:21
#Increased memory = -4.50 (MB)
#Total memory = 3500.21 (MB)
#Peak memory = 3641.25 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:17:31
#Elapsed time = 00:17:29
#Increased memory = 70.45 (MB)
#Total memory = 3382.29 (MB)
#Peak memory = 3641.25 (MB)
#Number of warnings = 6
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 14 15:03:46 2022
#
% End globalDetailRoute (date=03/14 15:03:46, total cpu=0:17:31, real=0:17:29, peak res=3641.2M, current mem=3379.5M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:19:52, elapsed time = 00:19:50, memory = 3325.57 (MB), peak = 3641.25 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/14 15:03:47, total cpu=0:19:52, real=0:19:50, peak res=3641.2M, current mem=3325.6M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=80135 and nets=85106 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/fullchip_699_Pwv4Q0.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3877.4M)
Extracted 10.0002% (CPU Time= 0:00:03.1  MEM= 3957.8M)
Extracted 20.0002% (CPU Time= 0:00:03.8  MEM= 3957.8M)
Extracted 30.0002% (CPU Time= 0:00:04.6  MEM= 3957.8M)
Extracted 40.0002% (CPU Time= 0:00:05.4  MEM= 3957.8M)
Extracted 50.0002% (CPU Time= 0:00:06.8  MEM= 3961.8M)
Extracted 60.0002% (CPU Time= 0:00:09.3  MEM= 3961.8M)
Extracted 70.0002% (CPU Time= 0:00:11.3  MEM= 3961.8M)
Extracted 80.0002% (CPU Time= 0:00:12.2  MEM= 3961.8M)
Extracted 90.0002% (CPU Time= 0:00:13.3  MEM= 3961.8M)
Extracted 100% (CPU Time= 0:00:16.1  MEM= 3961.8M)
Number of Extracted Resistors     : 1439613
Number of Extracted Ground Cap.   : 1434809
Number of Extracted Coupling Cap. : 2492344
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3917.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:22.0  Real Time: 0:00:20.0  MEM: 3921.734M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3316.4M, totSessionCpu=6:01:07 **
**WARN: (IMPOPT-576):	3 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-665):	acc : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	div : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wr_norm : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
AAE DB initialization (MEM=3938.84 CPU=0:00:00.4 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3948.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 3948.4M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2022-Mar-14 15:04:26 (2022-Mar-14 22:04:26 GMT)
2022-Mar-14 15:04:26 (2022-Mar-14 22:04:26 GMT): 10%
2022-Mar-14 15:04:26 (2022-Mar-14 22:04:26 GMT): 20%
2022-Mar-14 15:04:26 (2022-Mar-14 22:04:26 GMT): 30%
2022-Mar-14 15:04:26 (2022-Mar-14 22:04:26 GMT): 40%
2022-Mar-14 15:04:26 (2022-Mar-14 22:04:26 GMT): 50%
2022-Mar-14 15:04:26 (2022-Mar-14 22:04:26 GMT): 60%
2022-Mar-14 15:04:26 (2022-Mar-14 22:04:26 GMT): 70%
2022-Mar-14 15:04:26 (2022-Mar-14 22:04:26 GMT): 80%
2022-Mar-14 15:04:26 (2022-Mar-14 22:04:26 GMT): 90%

Finished Levelizing
2022-Mar-14 15:04:27 (2022-Mar-14 22:04:27 GMT)

Starting Activity Propagation
2022-Mar-14 15:04:27 (2022-Mar-14 22:04:27 GMT)
2022-Mar-14 15:04:28 (2022-Mar-14 22:04:28 GMT): 10%
2022-Mar-14 15:04:28 (2022-Mar-14 22:04:28 GMT): 20%

Finished Activity Propagation
2022-Mar-14 15:04:30 (2022-Mar-14 22:04:30 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 3407.7M, totSessionCpu=6:01:37 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3964.8M, init mem=3964.8M)
*info: Placed = 80135          (Fixed = 116)
*info: Unplaced = 0           
Placement Density:88.47%(346151/391249)
Placement Density (including fixed std cells):88.47%(346151/391249)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=3960.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 80135

Instance distribution across the VT partitions:

 LVT : inst = 42033 (52.5%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 42033 (52.5%)

 HVT : inst = 38102 (47.5%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 38102 (47.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=80135 and nets=85106 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/fullchip_699_Pwv4Q0.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3954.8M)
Extracted 10.0002% (CPU Time= 0:00:03.1  MEM= 4035.1M)
Extracted 20.0002% (CPU Time= 0:00:03.7  MEM= 4035.1M)
Extracted 30.0002% (CPU Time= 0:00:04.4  MEM= 4035.1M)
Extracted 40.0002% (CPU Time= 0:00:05.3  MEM= 4035.1M)
Extracted 50.0002% (CPU Time= 0:00:06.5  MEM= 4039.1M)
Extracted 60.0002% (CPU Time= 0:00:08.9  MEM= 4039.1M)
Extracted 70.0002% (CPU Time= 0:00:10.8  MEM= 4039.1M)
Extracted 80.0002% (CPU Time= 0:00:11.7  MEM= 4039.1M)
Extracted 90.0002% (CPU Time= 0:00:12.8  MEM= 4039.1M)
Extracted 100% (CPU Time= 0:00:15.6  MEM= 4039.1M)
Number of Extracted Resistors     : 1439613
Number of Extracted Ground Cap.   : 1434809
Number of Extracted Coupling Cap. : 2492344
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3999.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:21.3  Real Time: 0:00:19.0  MEM: 3999.094M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=13.6094)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 85083. 
Total number of fetched objects 85083
End delay calculation. (MEM=0 CPU=0:00:14.9 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:17.4 REAL=0:00:17.0)
*** Done Building Timing Graph (cpu=0:00:21.9 real=0:00:22.0 totSessionCpu=0:01:46 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:25.9 real=0:00:26.0 totSessionCpu=0:01:46 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:28.6/0:00:28.4 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4031.61)
Total number of fetched objects 85083
AAE_INFO-618: Total number of nets in the design is 85106,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4090.37 CPU=0:00:27.2 REAL=0:00:27.0)
End delay calculation (fullDC). (MEM=4063.29 CPU=0:00:29.6 REAL=0:00:29.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4063.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 4063.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4006.41)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 85083. 
Total number of fetched objects 85083
AAE_INFO-618: Total number of nets in the design is 85106,  13.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4012.56 CPU=0:00:14.0 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=4012.56 CPU=0:00:14.5 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:57.5 real=0:00:57.0 totSessionCpu=6:03:30 mem=4012.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=4012.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=4012.6M
** Profile ** Overall slacks :  cpu=0:00:01.4, mem=4012.6M
** Profile ** DRVs :  cpu=0:00:01.8, mem=4027.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.077  | -3.077  | -0.253  |
|           TNS (ns):| -2971.5 | -2969.3 | -2.155  |
|    Violating Paths:|  3548   |  3513   |   35    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.473%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:27, real = 0:02:26, mem = 3601.8M, totSessionCpu=6:03:34 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       259 (unrouted=0, trialRouted=0, noStatus=0, routed=259, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 84847 (unrouted=24, trialRouted=0, noStatus=0, routed=84823, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 258 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 391249.440um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       12285
      Delay constrained sinks:     12285
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 12285 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO initial state:
    cell counts      : b=250, i=8, icg=0, nicg=0, l=0, total=258
    cell areas       : b=1766.880um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1830.240um^2
    cell capacitance : b=0.970pF, i=0.136pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.106pF
    sink capacitance : count=12285, total=11.776pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.824pF, leaf=7.351pF, total=8.175pF
    wire lengths     : top=0.000um, trunk=6218.200um, leaf=48902.200um, total=55120.400um
    hp wire lengths  : top=0.000um, trunk=4931.200um, leaf=12193.400um, total=17124.600um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=118 avg=0.043ns sd=0.022ns min=0.014ns max=0.085ns {84 <= 0.063ns, 31 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=141 avg=0.086ns sd=0.021ns min=0.018ns max=0.103ns {14 <= 0.063ns, 2 <= 0.084ns, 91 <= 0.094ns, 31 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 14 CKBD16: 137 BUFFD12: 3 CKBD12: 3 CKBD8: 3 CKBD6: 3 BUFFD4: 8 CKBD4: 3 CKBD3: 9 BUFFD2: 1 CKBD2: 9 BUFFD1: 18 CKBD1: 12 CKBD0: 27 
     Invs: INVD16: 6 CKND16: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.406, max=1.066, avg=0.649, sd=0.116], skew [0.659 vs 0.057*], 52.8% {0.568, 0.625} (wid=0.055 ws=0.032) (gid=1.030 gs=0.638)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.0 real=0:00:01.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 259, tested: 259, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=250, i=8, icg=0, nicg=0, l=0, total=258
    cell areas       : b=1766.880um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1830.240um^2
    cell capacitance : b=0.970pF, i=0.136pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.106pF
    sink capacitance : count=12285, total=11.776pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.824pF, leaf=7.351pF, total=8.175pF
    wire lengths     : top=0.000um, trunk=6218.200um, leaf=48902.200um, total=55120.400um
    hp wire lengths  : top=0.000um, trunk=4931.200um, leaf=12193.400um, total=17124.600um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=118 avg=0.043ns sd=0.022ns min=0.014ns max=0.085ns {84 <= 0.063ns, 31 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=141 avg=0.086ns sd=0.021ns min=0.018ns max=0.103ns {14 <= 0.063ns, 2 <= 0.084ns, 91 <= 0.094ns, 31 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 14 CKBD16: 137 BUFFD12: 3 CKBD12: 3 CKBD8: 3 CKBD6: 3 BUFFD4: 8 CKBD4: 3 CKBD3: 9 BUFFD2: 1 CKBD2: 9 BUFFD1: 18 CKBD1: 12 CKBD0: 27 
     Invs: INVD16: 6 CKND16: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.406, max=1.066, avg=0.649, sd=0.116], skew [0.659 vs 0.057*], 52.8% {0.568, 0.625} (wid=0.055 ws=0.032) (gid=1.030 gs=0.638)
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO final:
    cell counts      : b=250, i=8, icg=0, nicg=0, l=0, total=258
    cell areas       : b=1766.880um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1830.240um^2
    cell capacitance : b=0.970pF, i=0.136pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.106pF
    sink capacitance : count=12285, total=11.776pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.824pF, leaf=7.351pF, total=8.175pF
    wire lengths     : top=0.000um, trunk=6218.200um, leaf=48902.200um, total=55120.400um
    hp wire lengths  : top=0.000um, trunk=4931.200um, leaf=12193.400um, total=17124.600um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=118 avg=0.043ns sd=0.022ns min=0.014ns max=0.085ns {84 <= 0.063ns, 31 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=141 avg=0.086ns sd=0.021ns min=0.018ns max=0.103ns {14 <= 0.063ns, 2 <= 0.084ns, 91 <= 0.094ns, 31 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 14 CKBD16: 137 BUFFD12: 3 CKBD12: 3 CKBD8: 3 CKBD6: 3 BUFFD4: 8 CKBD4: 3 CKBD3: 9 BUFFD2: 1 CKBD2: 9 BUFFD1: 18 CKBD1: 12 CKBD0: 27 
     Invs: INVD16: 6 CKND16: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.406, max=1.066, avg=0.649, sd=0.116], skew [0.659 vs 0.057*], 52.8% {0.568, 0.625} (wid=0.055 ws=0.032) (gid=1.030 gs=0.638)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       259 (unrouted=0, trialRouted=0, noStatus=0, routed=259, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 84847 (unrouted=24, trialRouted=0, noStatus=0, routed=84823, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.3 real=0:00:06.3)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 4001.05M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 259 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:03:49.4/6:03:38.5 (1.0), mem = 4001.1M
(I,S,L,T): WC_VIEW: 213.474, 110.813, 3.10954, 327.396
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -3.08| -2971.20|       0|       0|       0|  88.47|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -3.08| -2971.20|       0|       0|       0|  88.47| 0:00:00.0|  4168.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 130 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=4168.9M) ***

(I,S,L,T): WC_VIEW: 213.474, 110.813, 3.10954, 327.396
*** DrvOpt [finish] : cpu/real = 0:00:13.1/0:00:13.1 (1.0), totSession cpu/real = 6:04:02.5/6:03:51.7 (1.0), mem = 4149.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:56, real = 0:02:54, mem = 3795.2M, totSessionCpu=6:04:03 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:14, Mem = 4096.87M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4096.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=4096.9M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4106.9M
** Profile ** DRVs :  cpu=0:00:01.5, mem=4106.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.23min real=0.23min mem=4096.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.077  | -3.077  | -0.253  |
|           TNS (ns):| -2971.2 | -2969.0 | -2.158  |
|    Violating Paths:|  3544   |  3509   |   35    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.473%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4106.9M
**optDesign ... cpu = 0:02:59, real = 0:02:57, mem = 3788.8M, totSessionCpu=6:04:06 **
*** Timing NOT met, worst failing slack is -3.076
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 259 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:04:08.0/6:03:57.2 (1.0), mem = 4087.3M
(I,S,L,T): WC_VIEW: 213.474, 110.813, 3.10954, 327.396
*info: 259 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.076 TNS Slack -2971.199 Density 88.47
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.253|   -2.158|
|reg2reg   |-3.076|-2969.041|
|HEPG      |-3.076|-2969.041|
|All Paths |-3.076|-2971.199|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.076|   -3.076|-2969.041|-2971.199|    88.47%|   0:00:00.0| 4185.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.074|   -3.074|-2968.949|-2971.107|    88.47%|   0:00:03.0| 4257.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.074|   -3.074|-2968.928|-2971.086|    88.47%|   0:00:00.0| 4257.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.072|   -3.072|-2968.906|-2971.064|    88.47%|   0:00:00.0| 4257.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.070|   -3.070|-2968.860|-2971.018|    88.47%|   0:00:01.0| 4257.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
|  -3.070|   -3.070|-2968.827|-2970.985|    88.47%|   0:00:00.0| 4257.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_7_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 7 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.061|   -3.061|-2971.084|-2973.243|    88.48%|   0:00:16.0| 4331.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_5_/D  |
|  -3.059|   -3.059|-2970.960|-2973.119|    88.48%|   0:00:00.0| 4331.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_17_/D |
|  -3.059|   -3.059|-2970.923|-2973.082|    88.48%|   0:00:00.0| 4331.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_17_/D |
|  -3.056|   -3.056|-2970.840|-2972.999|    88.48%|   0:00:01.0| 4331.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_17_/D |
|  -3.056|   -3.056|-2970.826|-2972.985|    88.48%|   0:00:01.0| 4331.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_17_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 6 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.047|   -3.047|-2970.335|-2972.497|    88.48%|   0:00:14.0| 4364.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_5_/D  |
|  -3.047|   -3.047|-2970.230|-2972.391|    88.48%|   0:00:00.0| 4364.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.048|   -3.048|-2970.243|-2972.404|    88.49%|   0:00:01.0| 4364.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.7 real=0:00:37.0 mem=4364.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.255|   -3.048|  -2.162|-2972.404|    88.49%|   0:00:01.0| 4364.1M|   WC_VIEW|  default| out[79]                                            |
|  -0.255|   -3.048|  -2.162|-2972.404|    88.49%|   0:00:01.0| 4364.1M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=4364.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:39.5 real=0:00:39.0 mem=4364.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -2.162|
|reg2reg   |-3.048|-2970.243|
|HEPG      |-3.048|-2970.243|
|All Paths |-3.048|-2972.404|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.048 TNS Slack -2972.404 Density 88.49
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 19 Nets
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -2.162|
|reg2reg   |-3.048|-2970.243|
|HEPG      |-3.048|-2970.243|
|All Paths |-3.048|-2972.404|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 272 constrained nets 
Layer 7 has 130 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:40.9 real=0:00:41.0 mem=4364.1M) ***
(I,S,L,T): WC_VIEW: 213.482, 110.828, 3.11043, 327.42
*** SetupOpt [finish] : cpu/real = 0:00:56.9/0:00:56.9 (1.0), totSession cpu/real = 6:05:05.0/6:04:54.0 (1.0), mem = 4345.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:05:05 mem=4345.0M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 80162 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 123 insts, mean move: 3.74 um, max move: 11.80 um
	Max move on inst (FE_RC_9088_0): (341.00, 194.40) --> (347.40, 199.80)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 4345.0MB
Summary Report:
Instances move: 123 (out of 80046 movable)
Instances flipped: 0
Mean displacement: 3.74 um
Max displacement: 11.80 um (Instance: FE_RC_9088_0) (341, 194.4) -> (347.4, 199.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 4345.0MB
*** Finished refinePlace (6:05:08 mem=4345.0M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 272 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:05:08.7/6:04:57.8 (1.0), mem = 4235.0M
(I,S,L,T): WC_VIEW: 213.482, 110.828, 3.11043, 327.42
*info: 272 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.048 TNS Slack -2972.404 Density 88.49
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -2.162|
|reg2reg   |-3.048|-2970.243|
|HEPG      |-3.048|-2970.243|
|All Paths |-3.048|-2972.404|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.048|   -3.048|-2970.243|-2972.404|    88.49%|   0:00:01.0| 4256.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
|  -3.048|   -3.048|-2969.528|-2971.689|    88.49%|   0:00:05.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
|  -3.048|   -3.048|-2969.116|-2971.278|    88.49%|   0:00:01.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_15_/D |
|  -3.048|   -3.048|-2969.113|-2971.349|    88.49%|   0:00:00.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_15_/D |
|  -3.048|   -3.048|-2969.036|-2971.272|    88.49%|   0:00:02.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_1_/D  |
|  -3.048|   -3.048|-2968.488|-2970.724|    88.49%|   0:00:01.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_1_/D  |
|  -3.048|   -3.048|-2968.428|-2970.665|    88.49%|   0:00:01.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_4_/D  |
|  -3.048|   -3.048|-2968.427|-2970.664|    88.49%|   0:00:01.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_5_/D  |
|  -3.048|   -3.048|-2968.412|-2970.648|    88.49%|   0:00:00.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign7_reg_5_/D  |
|  -3.048|   -3.048|-2968.412|-2970.648|    88.49%|   0:00:01.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_10_/D |
|  -3.048|   -3.048|-2968.412|-2970.648|    88.49%|   0:00:01.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_12_/D |
|  -3.048|   -3.048|-2964.499|-2966.736|    88.49%|   0:00:00.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.048|   -3.048|-2961.708|-2963.945|    88.49%|   0:00:01.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.048|   -3.048|-2961.194|-2963.430|    88.49%|   0:00:00.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.048|   -3.048|-2961.189|-2963.426|    88.49%|   0:00:01.0| 4316.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 33 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.048|   -3.048|-2929.362|-2931.598|    88.49%|   0:00:12.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.048|   -3.048|-2928.855|-2931.092|    88.49%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.048|   -3.048|-2928.403|-2930.639|    88.49%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.048|   -3.048|-2927.731|-2929.968|    88.49%|   0:00:01.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.048|   -3.048|-2927.723|-2929.960|    88.49%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.048|   -3.048|-2927.428|-2929.665|    88.49%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.048|   -3.048|-2925.510|-2927.746|    88.49%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -3.048|   -3.048|-2924.887|-2927.124|    88.49%|   0:00:01.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -3.048|   -3.048|-2924.809|-2927.046|    88.49%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -3.048|   -3.048|-2924.573|-2926.810|    88.49%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -3.048|   -3.048|-2919.935|-2922.171|    88.49%|   0:00:01.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -3.048|   -3.048|-2919.946|-2922.183|    88.49%|   0:00:01.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -3.048|   -3.048|-2919.348|-2921.585|    88.49%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -3.048|   -3.048|-2918.923|-2921.160|    88.49%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -3.048|   -3.048|-2918.875|-2921.112|    88.49%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -3.048|   -3.048|-2918.176|-2920.412|    88.49%|   0:00:01.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.048|   -3.048|-2918.108|-2920.345|    88.50%|   0:00:01.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.048|   -3.048|-2918.108|-2920.345|    88.50%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -3.048|   -3.048|-2918.037|-2920.273|    88.50%|   0:00:01.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -3.048|   -3.048|-2917.385|-2919.622|    88.50%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -3.048|   -3.048|-2917.073|-2919.310|    88.50%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.048|   -3.048|-2917.073|-2919.310|    88.50%|   0:00:01.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -3.048|   -3.048|-2916.518|-2918.755|    88.50%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -3.048|   -3.048|-2916.468|-2918.705|    88.50%|   0:00:01.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_20_/D         |
|  -3.048|   -3.048|-2915.690|-2917.927|    88.50%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -3.048|   -3.048|-2915.384|-2917.620|    88.50%|   0:00:01.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -3.048|   -3.048|-2915.305|-2917.542|    88.50%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -3.048|   -3.048|-2915.271|-2917.508|    88.50%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.048|   -3.048|-2915.127|-2917.364|    88.50%|   0:00:01.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.048|   -3.048|-2915.094|-2917.330|    88.50%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.048|   -3.048|-2915.033|-2917.269|    88.50%|   0:00:00.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -3.048|   -3.048|-2914.959|-2917.196|    88.50%|   0:00:02.0| 4373.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -3.048|   -3.048|-2914.959|-2917.196|    88.50%|   0:00:01.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -3.048|   -3.048|-2914.959|-2917.196|    88.50%|   0:00:00.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -3.048|   -3.048|-2914.937|-2917.173|    88.50%|   0:00:01.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -3.048|   -3.048|-2914.794|-2917.031|    88.51%|   0:00:01.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -3.048|   -3.048|-2914.724|-2916.961|    88.51%|   0:00:00.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -3.048|   -3.048|-2914.708|-2916.945|    88.51%|   0:00:00.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -3.048|   -3.048|-2914.615|-2916.852|    88.51%|   0:00:01.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -3.048|   -3.048|-2914.555|-2916.792|    88.51%|   0:00:00.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -3.048|   -3.048|-2914.449|-2916.686|    88.51%|   0:00:00.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -3.048|   -3.048|-2914.097|-2916.334|    88.51%|   0:00:00.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -3.048|   -3.048|-2913.913|-2916.150|    88.51%|   0:00:01.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -3.048|   -3.048|-2913.893|-2916.130|    88.51%|   0:00:00.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -3.048|   -3.048|-2913.874|-2916.111|    88.51%|   0:00:00.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.048|   -3.048|-2913.874|-2916.111|    88.51%|   0:00:00.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -3.048|   -3.048|-2913.629|-2915.866|    88.51%|   0:00:01.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -3.048|   -3.048|-2913.281|-2915.518|    88.51%|   0:00:00.0| 4381.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 32 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.048|   -3.048|-2880.325|-2882.562|    88.51%|   0:00:13.0| 4400.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -3.048|   -3.048|-2880.264|-2882.501|    88.51%|   0:00:00.0| 4400.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -3.048|   -3.048|-2880.210|-2882.447|    88.51%|   0:00:00.0| 4400.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -3.048|   -3.048|-2880.210|-2882.447|    88.51%|   0:00:01.0| 4400.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -3.048|   -3.048|-2880.176|-2882.413|    88.51%|   0:00:00.0| 4400.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -3.048|   -3.048|-2880.176|-2882.413|    88.51%|   0:00:00.0| 4400.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -3.048|   -3.048|-2880.176|-2882.413|    88.51%|   0:00:01.0| 4400.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -3.048|   -3.048|-2879.983|-2882.219|    88.51%|   0:00:00.0| 4400.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.048|   -3.048|-2879.693|-2881.930|    88.52%|   0:00:01.0| 4400.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.048|   -3.048|-2879.676|-2881.913|    88.52%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sum_q_reg_7_/D          |
|  -3.048|   -3.048|-2879.571|-2881.808|    88.52%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -3.048|   -3.048|-2879.524|-2881.761|    88.52%|   0:00:01.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -3.048|   -3.048|-2879.506|-2881.743|    88.52%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -3.048|   -3.048|-2879.421|-2881.658|    88.52%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -3.048|   -3.048|-2879.384|-2881.620|    88.52%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_6_/D         |
|  -3.048|   -3.048|-2879.377|-2881.614|    88.52%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_6_/D         |
|  -3.048|   -3.048|-2879.258|-2881.495|    88.52%|   0:00:01.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
|  -3.048|   -3.048|-2879.250|-2881.487|    88.52%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
|  -3.048|   -3.048|-2879.175|-2881.412|    88.52%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_35_/D        |
|  -3.048|   -3.048|-2879.162|-2881.399|    88.53%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_35_/D        |
|  -3.048|   -3.048|-2879.022|-2881.259|    88.53%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -3.048|   -3.048|-2878.972|-2881.209|    88.53%|   0:00:01.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.048|   -3.048|-2878.944|-2881.181|    88.53%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.048|   -3.048|-2878.936|-2881.173|    88.53%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -3.048|   -3.048|-2878.835|-2881.072|    88.53%|   0:00:01.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -3.048|   -3.048|-2878.827|-2881.064|    88.53%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -3.048|   -3.048|-2878.792|-2881.029|    88.54%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_122_/D       |
|  -3.048|   -3.048|-2878.786|-2881.023|    88.54%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_122_/D       |
|  -3.048|   -3.048|-2877.370|-2879.607|    88.54%|   0:00:01.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_54_/D        |
|  -3.048|   -3.048|-2877.368|-2879.604|    88.54%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_54_/D        |
|  -3.048|   -3.048|-2877.342|-2879.579|    88.54%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_75_/D        |
|  -3.048|   -3.048|-2875.206|-2877.442|    88.54%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.048|   -3.048|-2872.906|-2875.143|    88.54%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.048|   -3.048|-2872.861|-2875.098|    88.55%|   0:00:01.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.048|   -3.048|-2872.851|-2875.087|    88.55%|   0:00:00.0| 4419.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -3.048|   -3.048|-2871.957|-2874.194|    88.55%|   0:00:01.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_120_/D       |
|  -3.048|   -3.048|-2871.932|-2874.169|    88.55%|   0:00:00.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_120_/D       |
|  -3.048|   -3.048|-2868.058|-2870.295|    88.56%|   0:00:01.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory10_reg_156_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.048|   -3.048|-2865.480|-2867.717|    88.57%|   0:00:01.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory12_reg_3_/D  |
|  -3.048|   -3.048|-2864.284|-2866.521|    88.57%|   0:00:00.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory12_reg_3_/D  |
|  -3.048|   -3.048|-2858.660|-2860.896|    88.58%|   0:00:02.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.048|   -3.048|-2857.908|-2860.145|    88.58%|   0:00:01.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.048|   -3.048|-2857.505|-2859.742|    88.58%|   0:00:00.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.048|   -3.048|-2857.500|-2859.737|    88.58%|   0:00:00.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_47_/D        |
|  -3.048|   -3.048|-2852.012|-2854.249|    88.58%|   0:00:01.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_151_/D |
|  -3.048|   -3.048|-2851.844|-2854.081|    88.58%|   0:00:00.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_151_/D |
|  -3.048|   -3.048|-2848.583|-2850.820|    88.59%|   0:00:02.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory1_reg_96_/D  |
|  -3.048|   -3.048|-2847.997|-2850.234|    88.59%|   0:00:00.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory1_reg_96_/D  |
|  -3.048|   -3.048|-2847.048|-2849.285|    88.59%|   0:00:01.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory14_reg_155_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.048|   -3.048|-2846.993|-2849.229|    88.59%|   0:00:00.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory14_reg_155_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.048|   -3.048|-2846.945|-2849.182|    88.59%|   0:00:01.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory14_reg_155_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.048|   -3.048|-2846.945|-2849.182|    88.59%|   0:00:00.0| 4476.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:19 real=0:01:20 mem=4476.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.255|   -3.048|  -2.237|-2849.182|    88.59%|   0:00:00.0| 4476.8M|   WC_VIEW|  default| out[79]                                            |
|  -0.255|   -3.048|  -2.159|-2849.104|    88.59%|   0:00:01.0| 4476.8M|   WC_VIEW|  default| out[114]                                           |
|  -0.255|   -3.048|  -2.085|-2849.030|    88.59%|   0:00:00.0| 4476.8M|   WC_VIEW|  default| out[140]                                           |
|  -0.255|   -3.048|  -2.058|-2849.003|    88.60%|   0:00:00.0| 4476.8M|   WC_VIEW|  default| out[103]                                           |
|  -0.255|   -3.048|  -2.021|-2848.966|    88.60%|   0:00:00.0| 4476.8M|   WC_VIEW|  default| out[103]                                           |
|  -0.255|   -3.048|  -1.966|-2848.911|    88.60%|   0:00:01.0| 4476.8M|   WC_VIEW|  default| out[102]                                           |
|  -0.255|   -3.048|  -1.900|-2848.845|    88.60%|   0:00:00.0| 4476.8M|   WC_VIEW|  default| out[112]                                           |
|  -0.255|   -3.048|  -1.898|-2848.844|    88.60%|   0:00:00.0| 4476.8M|   WC_VIEW|  default| out[99]                                            |
|  -0.255|   -3.048|  -1.899|-2848.843|    88.60%|   0:00:00.0| 4476.8M|   WC_VIEW|  default| out[79]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=4476.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:22 real=0:01:22 mem=4476.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -1.899|
|reg2reg   |-3.048|-2846.945|
|HEPG      |-3.048|-2846.945|
|All Paths |-3.048|-2848.843|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.048 TNS Slack -2848.843 Density 88.60
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 159 Nets
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -1.928|
|reg2reg   |-3.048|-2846.949|
|HEPG      |-3.048|-2846.949|
|All Paths |-3.048|-2848.876|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 337 constrained nets 
Layer 7 has 130 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:24 real=0:01:24 mem=4476.8M) ***
(I,S,L,T): WC_VIEW: 213.718, 110.892, 3.12239, 327.732
*** SetupOpt [finish] : cpu/real = 0:01:38.0/0:01:37.8 (1.0), totSession cpu/real = 6:06:46.7/6:06:35.5 (1.0), mem = 4457.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:06:47 mem=4457.7M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 80259 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 4457.7MB
Summary Report:
Instances move: 0 (out of 80143 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 4457.7MB
*** Finished refinePlace (6:06:49 mem=4457.7M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:05:44, real = 0:05:42, mem = 3911.3M, totSessionCpu=6:06:51 **
** Profile ** Start :  cpu=0:00:00.0, mem=4295.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=4295.7M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4305.8M
** Profile ** DRVs :  cpu=0:00:01.5, mem=4305.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.048  | -3.048  | -0.254  |
|           TNS (ns):| -2848.9 | -2846.9 | -1.928  |
|    Violating Paths:|  2978   |  2949   |   29    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.659%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4305.8M
Info: 337 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3914.92MB/5511.70MB/4068.46MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3914.92MB/5511.70MB/4068.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3914.92MB/5511.70MB/4068.46MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 15:09:54 (2022-Mar-14 22:09:54 GMT)
2022-Mar-14 15:09:54 (2022-Mar-14 22:09:54 GMT): 10%
2022-Mar-14 15:09:54 (2022-Mar-14 22:09:54 GMT): 20%
2022-Mar-14 15:09:54 (2022-Mar-14 22:09:54 GMT): 30%
2022-Mar-14 15:09:54 (2022-Mar-14 22:09:54 GMT): 40%
2022-Mar-14 15:09:54 (2022-Mar-14 22:09:54 GMT): 50%
2022-Mar-14 15:09:54 (2022-Mar-14 22:09:54 GMT): 60%
2022-Mar-14 15:09:54 (2022-Mar-14 22:09:54 GMT): 70%
2022-Mar-14 15:09:54 (2022-Mar-14 22:09:54 GMT): 80%
2022-Mar-14 15:09:54 (2022-Mar-14 22:09:54 GMT): 90%

Finished Levelizing
2022-Mar-14 15:09:55 (2022-Mar-14 22:09:55 GMT)

Starting Activity Propagation
2022-Mar-14 15:09:55 (2022-Mar-14 22:09:55 GMT)
2022-Mar-14 15:09:56 (2022-Mar-14 22:09:56 GMT): 10%
2022-Mar-14 15:09:56 (2022-Mar-14 22:09:56 GMT): 20%

Finished Activity Propagation
2022-Mar-14 15:09:58 (2022-Mar-14 22:09:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3918.59MB/5511.70MB/4068.46MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2022-Mar-14 15:09:58 (2022-Mar-14 22:09:58 GMT)
 ... Calculating switching power
2022-Mar-14 15:09:58 (2022-Mar-14 22:09:58 GMT): 10%
2022-Mar-14 15:09:58 (2022-Mar-14 22:09:58 GMT): 20%
2022-Mar-14 15:09:59 (2022-Mar-14 22:09:59 GMT): 30%
2022-Mar-14 15:09:59 (2022-Mar-14 22:09:59 GMT): 40%
2022-Mar-14 15:09:59 (2022-Mar-14 22:09:59 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 15:10:00 (2022-Mar-14 22:10:00 GMT): 60%
2022-Mar-14 15:10:01 (2022-Mar-14 22:10:01 GMT): 70%
2022-Mar-14 15:10:01 (2022-Mar-14 22:10:01 GMT): 80%
2022-Mar-14 15:10:02 (2022-Mar-14 22:10:02 GMT): 90%

Finished Calculating power
2022-Mar-14 15:10:06 (2022-Mar-14 22:10:06 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=3919.05MB/5511.70MB/4068.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3919.05MB/5511.70MB/4068.46MB)

Ended Power Analysis: (cpu=0:00:14, real=0:00:14, mem(process/total/peak)=3919.05MB/5511.70MB/4068.46MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3919.05MB/5511.70MB/4068.46MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 15:10:06 (2022-Mar-14 22:10:06 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      216.89504347 	   62.2337%
Total Switching Power:     128.33458923 	   36.8231%
Total Leakage Power:         3.28725223 	    0.9432%
Total Power:               348.51688301
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         110.8       4.585      0.8298       116.2       33.35
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   2.181e-07
Combinational                      99.58       106.3       2.413       208.3       59.77
Clock (Combinational)              6.505       17.44      0.0442       23.99       6.884
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              216.9       128.3       3.287       348.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      216.9       128.3       3.287       348.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.505       17.44      0.0442       23.99       6.884
-----------------------------------------------------------------------------------------
Total                              6.505       17.44      0.0442       23.99       6.884
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       FE_USKC13753_CTS_11 (CKBD16):           0.1778
*              Highest Leakage Power:              FE_RC_7325_0 (ND3D8):         0.000302
*                Total Cap:      5.98861e-10 F
*                Total instances in design: 80259
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=3947.13MB/5532.70MB/4068.46MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:07:11.2/6:07:00.0 (1.0), mem = 4345.8M
(I,S,L,T): WC_VIEW: 213.718, 110.892, 3.12239, 327.732
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.048  TNS Slack -2848.876 Density 88.66
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    88.66%|        -|  -3.048|-2848.876|   0:00:00.0| 4345.8M|
|    88.65%|        7|  -3.048|-2848.876|   0:00:16.0| 4388.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.048  TNS Slack -2848.876 Density 88.65
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 337 constrained nets 
Layer 7 has 130 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:22.6) (real = 0:00:23.0) **
(I,S,L,T): WC_VIEW: 213.702, 110.89, 3.12174, 327.714
*** PowerOpt [finish] : cpu/real = 0:00:23.5/0:00:23.4 (1.0), totSession cpu/real = 6:07:34.6/6:07:23.4 (1.0), mem = 4388.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:07:35 mem=4388.0M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 80259 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 4388.0MB
Summary Report:
Instances move: 0 (out of 80143 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 4388.0MB
*** Finished refinePlace (6:07:37 mem=4388.0M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:06:31, real = 0:06:29, mem = 3940.0M, totSessionCpu=6:07:38 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:02, real=0:00:02, mem=4360.96M, totSessionCpu=6:07:40).
**optDesign ... cpu = 0:06:33, real = 0:06:31, mem = 3940.0M, totSessionCpu=6:07:40 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3939.97MB/5566.91MB/4068.46MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3939.97MB/5566.91MB/4068.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3939.97MB/5566.91MB/4068.46MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 15:10:40 (2022-Mar-14 22:10:40 GMT)
2022-Mar-14 15:10:40 (2022-Mar-14 22:10:40 GMT): 10%
2022-Mar-14 15:10:40 (2022-Mar-14 22:10:40 GMT): 20%
2022-Mar-14 15:10:40 (2022-Mar-14 22:10:40 GMT): 30%
2022-Mar-14 15:10:40 (2022-Mar-14 22:10:40 GMT): 40%
2022-Mar-14 15:10:40 (2022-Mar-14 22:10:40 GMT): 50%
2022-Mar-14 15:10:40 (2022-Mar-14 22:10:40 GMT): 60%
2022-Mar-14 15:10:40 (2022-Mar-14 22:10:40 GMT): 70%
2022-Mar-14 15:10:40 (2022-Mar-14 22:10:40 GMT): 80%
2022-Mar-14 15:10:40 (2022-Mar-14 22:10:40 GMT): 90%

Finished Levelizing
2022-Mar-14 15:10:41 (2022-Mar-14 22:10:41 GMT)

Starting Activity Propagation
2022-Mar-14 15:10:41 (2022-Mar-14 22:10:41 GMT)
2022-Mar-14 15:10:42 (2022-Mar-14 22:10:42 GMT): 10%
2022-Mar-14 15:10:42 (2022-Mar-14 22:10:42 GMT): 20%

Finished Activity Propagation
2022-Mar-14 15:10:44 (2022-Mar-14 22:10:44 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3943.42MB/5566.91MB/4068.46MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2022-Mar-14 15:10:44 (2022-Mar-14 22:10:44 GMT)
 ... Calculating switching power
2022-Mar-14 15:10:44 (2022-Mar-14 22:10:44 GMT): 10%
2022-Mar-14 15:10:44 (2022-Mar-14 22:10:44 GMT): 20%
2022-Mar-14 15:10:45 (2022-Mar-14 22:10:45 GMT): 30%
2022-Mar-14 15:10:45 (2022-Mar-14 22:10:45 GMT): 40%
2022-Mar-14 15:10:45 (2022-Mar-14 22:10:45 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 15:10:46 (2022-Mar-14 22:10:46 GMT): 60%
2022-Mar-14 15:10:47 (2022-Mar-14 22:10:47 GMT): 70%
2022-Mar-14 15:10:48 (2022-Mar-14 22:10:48 GMT): 80%
2022-Mar-14 15:10:49 (2022-Mar-14 22:10:49 GMT): 90%

Finished Calculating power
2022-Mar-14 15:10:53 (2022-Mar-14 22:10:53 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=3943.43MB/5566.91MB/4068.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3943.43MB/5566.91MB/4068.46MB)

Ended Power Analysis: (cpu=0:00:14, real=0:00:14, mem(process/total/peak)=3943.43MB/5566.91MB/4068.46MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3943.43MB/5566.91MB/4068.46MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 15:10:53 (2022-Mar-14 22:10:53 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      216.87881224 	   62.2324%
Total Switching Power:     128.33299665 	   36.8246%
Total Leakage Power:         3.28659101 	    0.9431%
Total Power:               348.49839798
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         110.8       4.585      0.8298       116.2       33.35
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   2.181e-07
Combinational                      99.57       106.3       2.413       208.3       59.77
Clock (Combinational)              6.505       17.44      0.0442       23.99       6.884
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              216.9       128.3       3.287       348.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      216.9       128.3       3.287       348.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.505       17.44      0.0442       23.99       6.884
-----------------------------------------------------------------------------------------
Total                              6.505       17.44      0.0442       23.99       6.884
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       FE_USKC13753_CTS_11 (CKBD16):           0.1778
*              Highest Leakage Power:              FE_RC_7325_0 (ND3D8):         0.000302
*                Total Cap:      5.98849e-10 F
*                Total instances in design: 80259
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=3971.09MB/5591.41MB/4068.46MB)

** Power Reclaim End WNS Slack -3.048  TNS Slack -2848.876 
End: Power Optimization (cpu=0:00:46, real=0:00:46, mem=4295.38M, totSessionCpu=6:07:57).
**optDesign ... cpu = 0:06:50, real = 0:06:48, mem = 3914.7M, totSessionCpu=6:07:57 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=6:08:01 mem=4297.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 85207
AAE_INFO-618: Total number of nets in the design is 85230,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:25.4 REAL=0:00:25.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:28.7 REAL=0:00:29.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 85207. 
Total number of fetched objects 85207
AAE_INFO-618: Total number of nets in the design is 85230,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:42.8 real=0:00:43.0 totSessionCpu=0:02:35 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:46.9 real=0:00:47.0 totSessionCpu=0:02:35 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/coe_eosdata_jooXs0/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [79594 node(s), 94374 edge(s), 1 view(s)] (fixHold) cpu=0:00:53.0 real=0:00:53.0 totSessionCpu=0:02:41 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:53.2/0:00:52.9 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:52.5 real=0:00:53.0 totSessionCpu=6:08:54 mem=4297.4M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4297.4M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4307.4M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/coe_eosdata_jooXs0/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4312.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=4312.9M
** Profile ** DRVs :  cpu=0:00:01.5, mem=4312.9M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.048  | -3.048  | -0.254  |
|           TNS (ns):| -2848.9 | -2846.9 | -1.928  |
|    Violating Paths:|  2978   |  2949   |   29    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.133  | -0.063  | -0.133  |
|           TNS (ns):| -17.317 | -2.889  | -15.780 |
|    Violating Paths:|   435   |   138   |   384   |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.652%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:07:51, real = 0:07:49, mem = 3921.1M, totSessionCpu=6:08:58 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:08:57.6/6:08:47.1 (1.0), mem = 4299.9M
(I,S,L,T): WC_VIEW: 213.702, 110.89, 3.12174, 327.714
*info: Run optDesign holdfix with 1 thread.
Info: 337 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:01:01 real=0:01:01 totSessionCpu=6:09:02 mem=4327.0M density=88.652% ***
** Profile ** Start :  cpu=0:00:00.0, mem=4327.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=4327.0M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4337.0M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1329
      TNS :     -17.3173
      #VP :          433
  Density :      88.652%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:05 real=0:01:05 totSessionCpu=6:09:06 mem=4337.0M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1329
      TNS :     -17.3173
      #VP :          433
  Density :      88.652%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:01:05 real=0:01:06 totSessionCpu=6:09:06 mem=4356.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1329
      TNS :     -17.3173
      #VP :          433
  Density :      88.652%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:05 real=0:01:06 totSessionCpu=6:09:06 mem=4356.1M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC50691_mem_in_18 (CKBD0)

    Added inst FE_PHC50692_mem_in_14 (CKBD0)

    Added inst FE_PHC50693_mem_in_2 (CKBD0)

    Added inst FE_PHC50694_core_instance_ofifo_inst_col_idx_0__fifo_instance_q15_19 (CKBD0)

    Added inst FE_PHC50695_core_instance_ofifo_inst_col_idx_0__fifo_instance_q7_19 (CKBD0)

    Added inst FE_PHC50696_n38691 (CKBD0)

    Added inst FE_PHC50697_mem_in_3 (CKBD0)

    Added inst FE_PHC50698_core_instance_ofifo_inst_col_idx_0__fifo_instance_q14_19 (CKBD1)

    Added inst FE_PHC50699_n41220 (CKBD0)

    Added inst FE_PHC50700_core_instance_ofifo_inst_col_idx_0__fifo_instance_q6_19 (CKBD0)

    Added inst FE_PHC50701_core_instance_ofifo_inst_col_idx_0__fifo_instance_q12_19 (CKBD1)

    Added inst FE_PHC50702_core_instance_ofifo_inst_col_idx_0__fifo_instance_q4_19 (CKBD0)

    Added inst FE_PHC50703_core_instance_ofifo_inst_col_idx_0__fifo_instance_q1_19 (CKBD0)

    Added inst FE_PHC50704_core_instance_ofifo_inst_col_idx_0__fifo_instance_q9_19 (CKBD1)

    Added inst FE_PHC50705_n39729 (CKBD0)

    Added inst FE_PHC50706_core_instance_ofifo_inst_col_idx_0__fifo_instance_q10_19 (CKBD1)

    Added inst FE_PHC50707_core_instance_ofifo_inst_col_idx_0__fifo_instance_q2_19 (CKBD1)

    Added inst FE_PHC50708_mem_in_4 (CKBD0)

    Added inst FE_PHC50709_core_instance_ofifo_inst_col_idx_6__fifo_instance_q15_4 (CKBD0)

    Added inst FE_PHC50710_core_instance_ofifo_inst_col_idx_0__fifo_instance_q7_14 (CKBD0)

    Added inst FE_PHC50711_core_instance_ofifo_inst_col_idx_6__fifo_instance_q7_4 (CKBD0)

    Added inst FE_PHC50712_n41115 (CKBD0)

    Added inst FE_PHC50713_n38708 (CKBD0)

    Added inst FE_PHC50714_inst_16 (CKBD0)

    Added inst FE_PHC50715_core_instance_ofifo_inst_col_idx_0__fifo_instance_q14_14 (CKBD1)

    Added inst FE_PHC50716_n40395 (CKBD0)

    Added inst FE_PHC50717_n41243 (BUFFD0)

    Added inst FE_PHC50718_n43991 (CKBD0)

    Added inst FE_PHC50719_core_instance_ofifo_inst_col_idx_0__fifo_instance_q10_14 (CKBD1)

    Added inst FE_PHC50720_n43860 (CKBD0)

    Added inst FE_PHC50721_core_instance_ofifo_inst_col_idx_0__fifo_instance_q4_14 (CKBD1)

    Added inst FE_PHC50722_n26162 (CKBD0)

    Added inst FE_PHC50723_n38490 (CKBD0)

    Added inst FE_PHC50724_n41183 (BUFFD4)

    Added inst FE_PHC50725_core_instance_ofifo_inst_col_idx_0__fifo_instance_q2_14 (CKBD1)

    Added inst FE_PHC50726_inst_6 (BUFFD3)

    Added inst FE_PHC50727_core_instance_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_3 (BUFFD1)

    Added inst FE_PHC50728_n41232 (CKBD2)

    Added inst FE_PHC50729_core_instance_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_0 (BUFFD1)

    Added inst FE_PHC50730_FE_OFN1685_out_39 (CKBD0)

    Added inst FE_PHC50731_FE_OFN47516_n (CKBD0)

    Added inst FE_PHC50732_inst_0 (CKBD4)

    Added inst FE_PHC50733_out_19 (BUFFD2)

    Added inst FE_PHC50734_inst_15 (BUFFD6)

    Added inst FE_PHC50735_inst_9 (CKBD2)

    Added inst FE_PHC50736_n39789 (BUFFD2)

    Added inst FE_PHC50737_FE_OCPN49842_FE_OFN128_out_119 (CKBD4)

    Added inst FE_PHC50738_reset (CKBD4)

    Added inst FE_PHC50739_inst_8 (BUFFD6)

    Added inst FE_PHC50740_inst_11 (CKBD12)

    Added inst FE_PHC50741_inst_10 (BUFFD16)

    Added inst FE_PHC50742_core_instance_pmem_in_35 (BUFFD1)

    Added inst FE_PHC50743_FE_OFN486_core_instance_psum_mem_instance_N290 (CKBD0)

    Added inst FE_PHC50744_FE_OFN495_core_instance_psum_mem_instance_N280 (CKBD0)

    Added inst FE_PHC50745_FE_OFN488_core_instance_psum_mem_instance_N288 (CKBD0)

    Added inst FE_PHC50746_core_instance_ofifo_inst_col_idx_5__fifo_instance_N38 (CKBD0)

    Added inst FE_PHC50747_FE_OFN152_core_instance_qmem_instance_N236 (CKBD0)

    Added inst FE_PHC50748_n41232 (BUFFD1)

    Added inst FE_PHC50749_FE_OFN493_core_instance_psum_mem_instance_N282 (BUFFD1)

    Added inst FE_PHC50750_core_instance_qmem_instance_N240 (CKBD0)

    Added inst FE_PHC50751_core_instance_pmem_in_32 (BUFFD2)

    Added inst FE_PHC50752_n38492 (BUFFD1)

    Added inst FE_PHC50753_core_instance_ofifo_inst_col_idx_5__fifo_instance_N33 (CKBD0)

    Added inst FE_PHC50754_FE_OFN478_core_instance_kmem_instance_N232 (BUFFD2)

    Added inst FE_PHC50755_core_instance_pmem_in_124 (BUFFD6)

    Added inst FE_PHC50756_core_instance_pmem_in_4 (CKBD0)

    Added inst FE_PHC50757_core_instance_psum_mem_instance_N268 (CKBD2)

    Added inst FE_PHC50758_core_instance_pmem_in_36 (CKBD4)

    Added inst FE_PHC50759_core_instance_qmem_instance_N226 (CKBD0)

    Added inst FE_PHC50760_core_instance_pmem_in_19 (CKBD2)

    Added inst FE_PHC50761_core_instance_pmem_in_33 (CKBD4)
    Committed inst FE_RC_10040_0, resized cell INVD1 -> cell INVD0
    Committed inst U41611, resized cell CKXOR2D1 -> cell XOR2D0
    Committed inst U17169, resized cell XOR2D0 -> cell CKXOR2D0
    Committed inst FE_OFC631_inst_13, resized cell INVD1 -> cell CKND0
    Committed inst FE_PHC50135_core_instance_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_2, resized cell BUFFD1 -> cell CKBD0
    Uncommitted inst U41611, resized cell XOR2D0 -> cell CKXOR2D1
    Uncommitted inst U17169, resized cell CKXOR2D0 -> cell XOR2D0

    Added inst FE_PHC50762_core_instance_pmem_in_8 (BUFFD1)

    Added inst FE_PHC50763_core_instance_ofifo_inst_col_idx_4__fifo_instance_N158 (BUFFD1)

    Added inst FE_PHC50764_FE_RN_6369_0 (CKBD1)

    Added inst FE_PHC50765_core_instance_ofifo_inst_col_idx_4__fifo_instance_N163 (CKBD4)

    Added inst FE_PHC50766_n38493 (BUFFD1)

    Added inst FE_PHC50767_core_instance_ofifo_inst_col_idx_4__fifo_instance_N161 (BUFFD3)
    Committed inst U15262, resized cell CKND2D1 -> cell CKND2D0
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1042
      TNS :      -8.0377
      #VP :          259
      TNS+:       9.2796/81 improved (0.1146 per commit, 53.586%)
  Density :      88.692%
------------------------------------------------------------------------------------------
 77 buffer added (phase total 77, total 77)
 4 inst resized (phase total 4, total 4)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:04.6 real=0:00:04.0
 accumulated cpu=0:01:09 real=0:01:10 totSessionCpu=6:09:10 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 53.94 %
    there are 89 full evals passed out of 165 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC50768_n41220 (CKBD0)

    Added inst FE_PHC50769_mem_in_14 (CKBD0)

    Added inst FE_PHC50770_mem_in_2 (CKBD0)

    Added inst FE_PHC50771_n39644 (CKBD0)

    Added inst FE_PHC50772_core_instance_ofifo_inst_col_idx_1__fifo_instance_q15_12 (CKBD0)

    Added inst FE_PHC50773_n38708 (CKBD0)

    Added inst FE_PHC50774_mem_in_3 (CKBD0)

    Added inst FE_PHC50775_n41115 (CKBD0)

    Added inst FE_PHC50776_FE_OFN126_out_139 (CKBD0)

    Added inst FE_PHC50777_mem_in_18 (CKBD0)

    Added inst FE_PHC50778_core_instance_ofifo_inst_col_idx_5__fifo_instance_N33 (CKBD1)

    Added inst FE_PHC50779_n38691 (CKBD0)

    Added inst FE_PHC50780_n40395 (CKBD0)

    Added inst FE_PHC50781_n39729 (BUFFD1)

    Added inst FE_PHC50782_core_instance_ofifo_inst_col_idx_5__fifo_instance_N38 (CKBD1)

    Added inst FE_PHC50783_n43991 (CKBD0)

    Added inst FE_PHC50784_n41232 (CKBD2)

    Added inst FE_PHC50785_n39789 (CKBD0)

    Added inst FE_PHC50786_core_instance_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_2 (CKBD2)

    Added inst FE_PHC50787_n41243 (CKBD0)

    Added inst FE_PHC50788_inst_15 (CKBD0)

    Added inst FE_PHC50789_inst_0 (BUFFD1)

    Added inst FE_PHC50790_inst_11 (CKBD2)

    Added inst FE_PHC50791_inst_9 (BUFFD1)

    Added inst FE_PHC50792_FE_RN_6254_0 (BUFFD1)

    Added inst FE_PHC50793_FE_OFN45474_n (CKBD0)

    Added inst FE_PHC50794_n44064 (BUFFD1)

    Added inst FE_PHC50795_n44058 (BUFFD1)

    Added inst FE_PHC50796_core_instance_ofifo_inst_col_idx_4__fifo_instance_N158 (CKBD0)

    Added inst FE_PHC50797_core_instance_psum_mem_instance_N268 (CKBD0)

    Added inst FE_PHC50798_core_instance_ofifo_inst_col_idx_4__fifo_instance_N159 (CKBD4)

    Added inst FE_PHC50799_n38497 (CKBD0)

    Added inst FE_PHC50800_core_instance_pmem_in_4 (CKBD0)

    Added inst FE_PHC50801_core_instance_pmem_in_33 (CKBD0)

    Added inst FE_PHC50802_core_instance_pmem_in_32 (BUFFD2)

    Added inst FE_PHC50803_core_instance_pmem_in_36 (BUFFD6)

    Added inst FE_PHC50804_core_instance_pmem_in_19 (CKBD4)

    Added inst FE_PHC50805_core_instance_pmem_in_14 (CKBD2)
    Committed inst FE_OFC709_core_instance_psum_mem_instance_N276, resized cell BUFFD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0838
      TNS :      -4.9024
      #VP :          166
      TNS+:       3.1353/39 improved (0.0804 per commit, 39.007%)
  Density :      88.709%
------------------------------------------------------------------------------------------
 38 buffer added (phase total 115, total 115)
 1 inst resized (phase total 5, total 5)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.3 real=0:00:01.0
 accumulated cpu=0:01:11 real=0:01:11 totSessionCpu=6:09:12 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 82.35 %
    there are 42 full evals passed out of 51 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst FE_PHC50806_n38691 (BUFFD1)

    Added inst FE_PHC50807_mem_in_14 (CKBD0)

    Added inst FE_PHC50808_n40225 (CKBD0)

    Added inst FE_PHC50809_n38708 (CKBD1)

    Added inst FE_PHC50810_n40395 (CKBD1)

    Added inst FE_PHC50811_n41232 (CKBD2)

    Added inst FE_PHC50812_n39789 (CKBD0)

    Added inst FE_PHC50813_n41243 (CKBD0)

    Added inst FE_PHC50814_core_instance_ofifo_inst_col_idx_4__fifo_instance_wr_ptr_2 (CKBD0)

    Added inst FE_PHC50815_inst_10 (BUFFD1)

    Added inst FE_PHC50816_inst_9 (CKBD0)

    Added inst FE_PHC50817_FE_OFN45515_core_instance_psum_mem_instance_N290 (CKBD0)

    Added inst FE_PHC50818_FE_OFN487_core_instance_psum_mem_instance_N288 (CKBD0)

    Added inst FE_PHC50819_FE_OFN497_core_instance_psum_mem_instance_N280 (BUFFD1)

    Added inst FE_PHC50820_core_instance_psum_mem_instance_N268 (CKBD0)

    Added inst FE_PHC50821_core_instance_psum_mem_instance_N274 (CKBD0)

    Added inst FE_PHC50822_core_instance_pmem_in_19 (CKBD0)

    Added inst FE_PHC50823_core_instance_pmem_in_37 (CKBD2)

    Added inst FE_PHC50824_FE_OFN494_core_instance_psum_mem_instance_N282 (CKBD4)

    Added inst FE_PHC50825_core_instance_pmem_in_33 (CKBD0)

    Added inst FE_PHC50826_core_instance_pmem_in_36 (CKBD0)

    Added inst FE_PHC50827_core_instance_psum_mem_instance_N264 (CKBD4)

    Added inst FE_PHC50828_core_instance_psum_mem_instance_N270 (CKBD2)

    Added inst FE_PHC50829_core_instance_pmem_in_14 (CKBD4)
    Committed inst FE_PHC50795_n44058, resized cell BUFFD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -3.5088
      #VP :          138
      TNS+:       1.3936/25 improved (0.0557 per commit, 28.427%)
  Density :      88.719%
------------------------------------------------------------------------------------------
 24 buffer added (phase total 139, total 139)
 1 inst resized (phase total 6, total 6)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.3 real=0:00:02.0
 accumulated cpu=0:01:12 real=0:01:13 totSessionCpu=6:09:13 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 80.00 %
    there are 28 full evals passed out of 35 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst FE_PHC50830_n41232 (CKBD0)

    Added inst FE_PHC50831_n40225 (BUFFD0)

    Added inst FE_PHC50832_n38691 (CKBD1)

    Added inst FE_PHC50833_n41232 (CKBD2)

    Added inst FE_PHC50834_n44058 (CKBD1)

    Added inst FE_PHC50835_n41243 (CKBD0)

    Added inst FE_PHC50836_core_instance_pmem_in_36 (CKBD0)

    Added inst FE_PHC50837_inst_8 (CKBD1)

    Added inst FE_PHC50838_inst_10 (BUFFD1)

    Added inst FE_PHC50839_inst_9 (CKBD1)

    Added inst FE_PHC50840_FE_OFN46452_n (CKBD0)

    Added inst FE_PHC50841_FE_OFN45515_core_instance_psum_mem_instance_N290 (CKBD0)

    Added inst FE_PHC50842_core_instance_psum_mem_instance_N268 (CKBD0)

    Added inst FE_PHC50843_core_instance_psum_mem_instance_N264 (CKBD0)

    Added inst FE_PHC50844_core_instance_pmem_in_19 (CKBD0)

    Added inst FE_PHC50845_core_instance_pmem_in_14 (CKBD0)

    Added inst FE_PHC50846_FE_OFN494_core_instance_psum_mem_instance_N282 (CKBD4)

    Added inst FE_PHC50847_core_instance_psum_mem_instance_N270 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -2.1606
      #VP :          100
      TNS+:       1.3482/18 improved (0.0749 per commit, 38.423%)
  Density :      88.727%
------------------------------------------------------------------------------------------
 18 buffer added (phase total 157, total 157)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.8 real=0:00:00.0
 accumulated cpu=0:01:13 real=0:01:14 totSessionCpu=6:09:14 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 76.92 %
    there are 20 full evals passed out of 26 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst FE_PHC50848_FE_OFN498_core_instance_psum_mem_instance_N278 (BUFFD1)

    Added inst FE_PHC50849_core_instance_psum_mem_instance_N274 (CKBD0)

    Added inst FE_PHC50850_FE_OFN495_core_instance_psum_mem_instance_N280 (CKBD0)

    Added inst FE_PHC50851_n41232 (CKBD1)

    Added inst FE_PHC50852_core_instance_psum_mem_instance_N268 (CKBD0)

    Added inst FE_PHC50853_FE_OFN43032_core_instance_psum_mem_instance_N280 (CKBD0)

    Added inst FE_PHC50854_FE_OFN515_core_instance_psum_mem_instance_N264 (CKBD2)

    Added inst FE_PHC50855_n41243 (CKBD0)

    Added inst FE_PHC50856_core_instance_pmem_in_36 (CKBD0)

    Added inst FE_PHC50857_FE_OFN511_core_instance_psum_mem_instance_N266 (CKBD0)

    Added inst FE_PHC50858_FE_OFN494_core_instance_psum_mem_instance_N282 (CKBD4)

    Added inst FE_PHC50859_core_instance_psum_mem_instance_N270 (BUFFD8)

    Added inst FE_PHC50860_n41232 (CKBD2)

    Added inst FE_PHC50861_n41232 (CKBD1)

    Added inst FE_PHC50862_core_instance_pmem_in_19 (CKBD0)

    Added inst FE_PHC50863_core_instance_pmem_in_14 (CKBD0)

    Added inst FE_PHC50864_core_instance_pmem_in_4 (CKBD0)
    Committed inst FE_OFC3828_core_instance_psum_mem_instance_N276, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -1.4541
      #VP :           54
      TNS+:       0.7065/18 improved (0.0393 per commit, 32.699%)
  Density :      88.735%
------------------------------------------------------------------------------------------
 17 buffer added (phase total 174, total 174)
 1 inst resized (phase total 7, total 7)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.0 real=0:00:02.0
 accumulated cpu=0:01:14 real=0:01:15 totSessionCpu=6:09:15 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 73.08 %
    there are 19 full evals passed out of 26 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst FE_PHC50865_n41232 (CKBD0)

    Added inst FE_PHC50866_core_instance_psum_mem_instance_N270 (CKBD0)

    Added inst FE_PHC50867_core_instance_pmem_in_36 (CKBD0)

    Added inst FE_PHC50868_FE_OFN494_core_instance_psum_mem_instance_N282 (CKBD0)

    Added inst FE_PHC50869_n41243 (BUFFD1)

    Added inst FE_PHC50870_core_instance_pmem_in_19 (CKBD0)

    Added inst FE_PHC50871_core_instance_pmem_in_14 (CKBD0)

    Added inst FE_PHC50872_core_instance_pmem_in_12 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -1.2331
      #VP :           52
      TNS+:       0.2210/8 improved (0.0276 per commit, 15.198%)
  Density :      88.739%
------------------------------------------------------------------------------------------
 8 buffer added (phase total 182, total 182)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:00.0
 accumulated cpu=0:01:14 real=0:01:15 totSessionCpu=6:09:15 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 90.00 %
    there are 9 full evals passed out of 10 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst FE_PHC50873_core_instance_pmem_in_19 (CKBD0)

    Added inst FE_PHC50874_core_instance_psum_mem_instance_N270 (CKBD0)

    Added inst FE_PHC50875_core_instance_pmem_in_36 (CKBD0)

    Added inst FE_PHC50876_core_instance_pmem_in_14 (CKBD0)

    Added inst FE_PHC50877_FE_OFN494_core_instance_psum_mem_instance_N282 (CKBD0)

    Added inst FE_PHC50878_n41243 (CKBD2)
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -0.9657
      #VP :           50
      TNS+:       0.2674/6 improved (0.0446 per commit, 21.685%)
  Density :      88.741%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 188, total 188)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:01:15 real=0:01:15 totSessionCpu=6:09:16 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 7 full evals passed out of 7 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst FE_PHC50879_core_instance_psum_mem_instance_N270 (CKBD0)

    Added inst FE_PHC50880_core_instance_pmem_in_36 (CKBD0)

    Added inst FE_PHC50881_n41243 (CKBD4)

    Added inst FE_PHC50882_core_instance_pmem_in_14 (BUFFD1)

    Added inst FE_PHC50883_core_instance_pmem_in_19 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -0.8069
      #VP :           46
      TNS+:       0.1588/5 improved (0.0318 per commit, 16.444%)
  Density :      88.744%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 193, total 193)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:01.0
 accumulated cpu=0:01:15 real=0:01:16 totSessionCpu=6:09:16 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 8.93 %
    there are 5 full evals passed out of 56 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...

    Added inst FE_PHC50884_n41243 (CKBD1)

    Added inst FE_PHC50885_n39789 (CKBD1)

    Added inst FE_PHC50886_n39151 (BUFFD1)

    Added inst FE_PHC50887_core_instance_psum_mem_instance_N270 (CKBD0)

    Added inst FE_PHC50888_n41243 (CKBD0)

    Added inst FE_PHC50889_core_instance_pmem_in_19 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -0.5494
      #VP :           38
      TNS+:       0.2575/6 improved (0.0429 per commit, 31.912%)
  Density :      88.746%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 199, total 199)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:15 real=0:01:16 totSessionCpu=6:09:16 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 10.00 %
    there are 7 full evals passed out of 70 
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...

    Added inst FE_PHC50890_core_instance_pmem_in_19 (CKBD1)

    Added inst FE_PHC50891_n41243 (CKBD1)

    Added inst FE_PHC50892_core_instance_pmem_in_19 (BUFFD1)

    Added inst FE_PHC50893_n41243 (CKBD0)
    Committed inst FE_PHC50886_n39151, resized cell BUFFD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -0.2726
      #VP :           24
      TNS+:       0.2768/5 improved (0.0554 per commit, 50.382%)
  Density :      88.747%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 203, total 203)
 1 inst resized (phase total 8, total 8)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:16 real=0:01:16 totSessionCpu=6:09:17 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 5 full evals passed out of 5 
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...

    Added inst FE_PHC50894_core_instance_pmem_in_19 (CKBD1)

    Added inst FE_PHC50895_n39151 (CKBD1)

    Added inst FE_PHC50896_n41243 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -0.1425
      #VP :           11
      TNS+:       0.1301/3 improved (0.0434 per commit, 47.726%)
  Density :      88.748%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 206, total 206)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:01:16 real=0:01:17 totSessionCpu=6:09:17 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 3 full evals passed out of 3 
===========================================================================================

Starting Phase 1 Step 2 Iter 12 ...
===========================================================================================
  Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -0.1425
      #VP :           11
  Density :      88.748%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 206, total 206)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:01.0
 accumulated cpu=0:01:16 real=0:01:17 totSessionCpu=6:09:17 mem=4497.1M
===========================================================================================


*info:    Total 206 cells added for Phase I
*info:    Total 8 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=4497.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=4497.1M
** Profile ** Overall slacks :  cpu=0:00:01.2, mem=4497.1M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -0.1425
      #VP :           11
  Density :      88.748%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:18 real=0:01:19 totSessionCpu=6:09:19 mem=4497.1M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...

    Added inst FE_PHC50897_FE_OCPN49842_FE_OFN128_out_119 (CKBD0)

    Added inst FE_PHC50898_FE_OFN1302_out_154 (CKBD4)

    Added inst FE_PHC50899_n19073 (CKBD4)

    Added inst FE_PHC50900_FE_RN_253_0 (CKBD1)

    Added inst FE_PHC50901_n43808 (CKBD0)

    Added inst FE_PHC50902_core_instance_sfp_instance_N494 (CKBD4)

    Added inst FE_PHC50903_core_instance_sfp_instance_N495 (CKBD2)

    Added inst FE_PHC50904_core_instance_sfp_instance_N497 (CKBD1)

    Added inst FE_PHC50905_core_instance_sfp_instance_N500 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -0.0971
      #VP :            2
      TNS+:       0.0454/9 improved (0.0050 per commit, 31.860%)
  Density :      88.753%
------------------------------------------------------------------------------------------
 9 buffer added (phase total 9, total 215)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.8 real=0:00:02.0
 accumulated cpu=0:01:20 real=0:01:20 totSessionCpu=6:09:21 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 10 full evals passed out of 10 
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...

    Added inst FE_PHC50906_n43808 (CKBD0)
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -0.0797
      #VP :            1
      TNS+:       0.0174/1 improved (0.0174 per commit, 17.920%)
  Density :      88.754%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 10, total 216)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:01:20 real=0:01:20 totSessionCpu=6:09:21 mem=4497.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 2 Step 1 Iter 3 ...
===========================================================================================
  Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0797
      TNS :      -0.0797
      #VP :            1
  Density :      88.754%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 10, total 216)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:01:20 real=0:01:21 totSessionCpu=6:09:21 mem=4497.1M
===========================================================================================


*info:    Total 10 cells added for Phase II
** Profile ** Start :  cpu=0:00:00.0, mem=4497.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=4497.1M
** Profile ** Overall slacks :  cpu=0:00:01.2, mem=4497.1M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:01:22 real=0:01:22 totSessionCpu=6:09:23 mem=4497.1M density=88.754% ***

*info:
*info: Added a total of 216 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'BUFFD0' used
*info:           24 cells of type 'BUFFD1' used
*info:            1 cell  of type 'BUFFD16' used
*info:            5 cells of type 'BUFFD2' used
*info:            2 cells of type 'BUFFD3' used
*info:            1 cell  of type 'BUFFD4' used
*info:            4 cells of type 'BUFFD6' used
*info:            1 cell  of type 'BUFFD8' used
*info:          110 cells of type 'CKBD0' used
*info:           30 cells of type 'CKBD1' used
*info:            1 cell  of type 'CKBD12' used
*info:           16 cells of type 'CKBD2' used
*info:           19 cells of type 'CKBD4' used
*info:
*info: Total 8 instances resized
*info:       in which 0 FF resizing
*info:

*summary:     12 instances changed cell type
*	:      4 instances changed cell type from 'BUFFD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKBD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKND2D1' to 'CKND2D0'
*	:      1 instance  changed cell type from 'CKXOR2D0' to 'XOR2D0'
*	:      1 instance  changed cell type from 'CKXOR2D1' to 'XOR2D0'
*	:      1 instance  changed cell type from 'INVD1' to 'CKND0'
*	:      1 instance  changed cell type from 'INVD1' to 'INVD0'
*	:      1 instance  changed cell type from 'XOR2D0' to 'CKXOR2D0'
*	:      1 instance  changed cell type from 'XOR2D0' to 'CKXOR2D1'
*** Finish Post Route Hold Fixing (cpu=0:01:22 real=0:01:22 totSessionCpu=6:09:23 mem=4497.1M density=88.754%) ***
(I,S,L,T): WC_VIEW: 213.791, 110.98, 3.12641, 327.897
*** HoldOpt [finish] : cpu/real = 0:00:25.7/0:00:25.6 (1.0), totSession cpu/real = 6:09:23.3/6:09:12.8 (1.0), mem = 4478.1M
**INFO: total 224 insts, 0 nets marked don't touch
**INFO: total 224 insts, 0 nets marked don't touch DB property
**INFO: total 224 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:09:24 mem=4478.1M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 80475 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 4478.1MB
Summary Report:
Instances move: 0 (out of 80359 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 4478.1MB
*** Finished refinePlace (6:09:27 mem=4478.1M) ***
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:08:20, real = 0:08:19, mem = 3917.5M, totSessionCpu=6:09:27 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=4306.09M, totSessionCpu=6:09:30).
**optDesign ... cpu = 0:08:23, real = 0:08:22, mem = 3922.9M, totSessionCpu=6:09:30 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -3.048 ns

Start Layer Assignment ...
WNS(-3.048ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 235 cadidates out of 85446.
Total Assign Layers on 15 Nets (cpu 0:00:02.6).
GigaOpt: setting up router preferences
        design wns: -3.0480
        slack threshold: -1.5980
GigaOpt: 64 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 2553 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -3.048 ns

Start Layer Assignment ...
WNS(-3.048ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 223 cadidates out of 85446.
Total Assign Layers on 0 Nets (cpu 0:00:02.5).
GigaOpt: setting up router preferences
        design wns: -3.0480
        slack threshold: -1.5980
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 2553 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=4400.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=4400.5M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4400.5M
** Profile ** DRVs :  cpu=0:00:01.5, mem=4400.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.048  | -3.048  | -0.254  |
|           TNS (ns):| -2848.7 | -2846.8 | -1.919  |
|    Violating Paths:|  2958   |  2929   |   29    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.754%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4400.5M
**optDesign ... cpu = 0:08:35, real = 0:08:33, mem = 3861.0M, totSessionCpu=6:09:42 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 593
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 593

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Mar 14 15:12:41 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/acc of net acc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/div of net div because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wr_norm of net wr_norm because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=85446)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 1296 dirty instances, 1725 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(1110 insts marked dirty, reset pre-exisiting dirty flag on 1125 insts, 2644 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar 14 15:12:46 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 85444 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3602.75 (MB), peak = 4119.45 (MB)
#Merging special wires: starts on Mon Mar 14 15:12:51 2022 with memory = 3603.56 (MB), peak = 4119.45 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.0 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 445.29500 468.90000 ) on M1 for NET CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 146.83500 87.30000 ) on M1 for NET CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 335.80500 227.80000 ) on M1 for NET CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 340.00500 225.80000 ) on M1 for NET CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 322.40500 199.00000 ) on M1 for NET CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 323.39500 377.00000 ) on M1 for NET CTS_90. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 364.74500 404.09500 ) on M1 for NET CTS_90. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 416.99500 377.00000 ) on M1 for NET CTS_124. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 428.40000 371.80000 ) on M1 for NET CTS_124. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 430.40000 368.20000 ) on M1 for NET CTS_124. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 432.39500 364.60000 ) on M1 for NET CTS_124. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 429.20000 364.60000 ) on M1 for NET CTS_124. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 423.20000 364.60000 ) on M1 for NET CTS_124. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 277.20000 225.80000 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 282.39500 209.80000 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 278.60000 209.80000 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 278.60000 207.80000 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 207.00000 2.60000 ) on M1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 192.59500 1.00000 ) on M1 for NET CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 202.59500 78.20000 ) on M1 for NET CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#2471 routed nets are extracted.
#    1453 (1.70%) extracted nets are partially routed.
#82778 routed net(s) are imported.
#173 (0.20%) nets are without wires.
#24 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 85446.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Mar 14 15:12:52 2022
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 10.50 (MB)
#Total memory = 3605.14 (MB)
#Peak memory = 4119.45 (MB)
#
#
#Start global routing on Mon Mar 14 15:12:52 2022
#
#
#Start global routing initialization on Mon Mar 14 15:12:52 2022
#
#Number of eco nets is 1481
#
#Start global routing data preparation on Mon Mar 14 15:12:52 2022
#
#Start routing resource analysis on Mon Mar 14 15:12:53 2022
#
#Routing resource analysis is done on Mon Mar 14 15:12:56 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3122           0       43472    96.15%
#  M2             V        3133           0       43472     0.00%
#  M3             H        3122           0       43472     0.00%
#  M4             V        3133           0       43472     0.00%
#  M5             H        3122           0       43472     0.00%
#  M6             V        3133           0       43472     0.00%
#  M7             H         780           0       43472     0.00%
#  M8             V         782           0       43472     0.00%
#  --------------------------------------------------------------
#  Total                  20327       0.00%      347776    12.02%
#
#  401 nets (0.47%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar 14 15:12:56 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3615.84 (MB), peak = 4119.45 (MB)
#
#
#Global routing initialization is done on Mon Mar 14 15:12:57 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3617.43 (MB), peak = 4119.45 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3669.16 (MB), peak = 4119.45 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3670.94 (MB), peak = 4119.45 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3672.50 (MB), peak = 4119.45 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3680.40 (MB), peak = 4119.45 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of routable nets = 85422.
#Total number of nets in the design = 85446.
#
#1654 routable nets have only global wires.
#83768 routable nets have only detail routed wires.
#146 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#411 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                120           26                20            1508  
#-------------------------------------------------------------------------------
#        Total                120           26                20            1508  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                401          156               145           84865  
#-------------------------------------------------------------------------------
#        Total                401          156               145           84865  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            1(0.02%)      0(0.00%)   (0.02%)
#  M2           40(0.09%)      4(0.01%)   (0.10%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     41(0.01%)      4(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 401
#Total wire length = 1660178 um.
#Total half perimeter of net bounding box = 1526355 um.
#Total wire length on LAYER M1 = 8795 um.
#Total wire length on LAYER M2 = 448876 um.
#Total wire length on LAYER M3 = 532789 um.
#Total wire length on LAYER M4 = 420959 um.
#Total wire length on LAYER M5 = 170845 um.
#Total wire length on LAYER M6 = 53850 um.
#Total wire length on LAYER M7 = 8220 um.
#Total wire length on LAYER M8 = 15844 um.
#Total number of vias = 554928
#Total number of multi-cut vias = 362570 ( 65.3%)
#Total number of single cut vias = 192358 ( 34.7%)
#Up-Via Summary (total 554928):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            187632 ( 67.0%)     92426 ( 33.0%)     280058
# M2              3988 (  1.9%)    203056 ( 98.1%)     207044
# M3               510 (  1.0%)     53037 ( 99.0%)      53547
# M4                77 (  0.7%)     10430 ( 99.3%)      10507
# M5                34 (  1.4%)      2474 ( 98.6%)       2508
# M6                60 (  9.4%)       581 ( 90.6%)        641
# M7                57 (  9.1%)       566 ( 90.9%)        623
#-----------------------------------------------------------
#               192358 ( 34.7%)    362570 ( 65.3%)     554928 
#
#Total number of involved priority nets 115
#Maximum src to sink distance for priority net 113.0
#Average of max src_to_sink distance for priority net 24.0
#Average of ave src_to_sink distance for priority net 18.5
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 75.62 (MB)
#Total memory = 3680.95 (MB)
#Peak memory = 4119.45 (MB)
#
#Finished global routing on Mon Mar 14 15:13:05 2022
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3637.21 (MB), peak = 4119.45 (MB)
#Start Track Assignment.
#Done with 464 horizontal wires in 2 hboxes and 457 vertical wires in 2 hboxes.
#Done with 48 horizontal wires in 2 hboxes and 33 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 401
#Total wire length = 1661576 um.
#Total half perimeter of net bounding box = 1526355 um.
#Total wire length on LAYER M1 = 8979 um.
#Total wire length on LAYER M2 = 449367 um.
#Total wire length on LAYER M3 = 533416 um.
#Total wire length on LAYER M4 = 420998 um.
#Total wire length on LAYER M5 = 170874 um.
#Total wire length on LAYER M6 = 53850 um.
#Total wire length on LAYER M7 = 8242 um.
#Total wire length on LAYER M8 = 15850 um.
#Total number of vias = 554928
#Total number of multi-cut vias = 362570 ( 65.3%)
#Total number of single cut vias = 192358 ( 34.7%)
#Up-Via Summary (total 554928):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            187632 ( 67.0%)     92426 ( 33.0%)     280058
# M2              3988 (  1.9%)    203056 ( 98.1%)     207044
# M3               510 (  1.0%)     53037 ( 99.0%)      53547
# M4                77 (  0.7%)     10430 ( 99.3%)      10507
# M5                34 (  1.4%)      2474 ( 98.6%)       2508
# M6                60 (  9.4%)       581 ( 90.6%)        641
# M7                57 (  9.1%)       566 ( 90.9%)        623
#-----------------------------------------------------------
#               192358 ( 34.7%)    362570 ( 65.3%)     554928 
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3786.93 (MB), peak = 4119.45 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	51        24        9         4         88        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 194.09 (MB)
#Total memory = 3788.73 (MB)
#Peak memory = 4119.45 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 9.1% of the total area was rechecked for DRC, and 31.8% required routing.
#   number of violations = 229
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           16        3       21        8        0       48
#	M2           23       12      118        0       13      166
#	M3            0        0        8        0        0        8
#	M4            1        1        5        0        0        7
#	Totals       40       16      152        8       13      229
#1110 out of 80475 instances (1.4%) need to be verified(marked ipoed), dirty area = 1.2%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 229
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           16        3       21        8        0       48
#	M2           23       12      118        0       13      166
#	M3            0        0        8        0        0        8
#	M4            1        1        5        0        0        7
#	Totals       40       16      152        8       13      229
#cpu time = 00:01:14, elapsed time = 00:01:14, memory = 3802.72 (MB), peak = 4119.45 (MB)
#start 1st optimization iteration ...
#   number of violations = 53
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            9        1       13        1        1        0       25
#	M2            3        2       14        0        0        3       22
#	M3            0        0        4        0        0        0        4
#	M4            0        0        2        0        0        0        2
#	Totals       12        3       33        1        1        3       53
#    number of process antenna violations = 6
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3863.59 (MB), peak = 4119.45 (MB)
#start 2nd optimization iteration ...
#   number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	M1            7       12        1        0       20
#	M2            3       13        0        3       19
#	M3            0        3        0        0        3
#	M4            0        2        0        0        2
#	Totals       10       30        1        3       44
#    number of process antenna violations = 5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3863.36 (MB), peak = 4119.45 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 5
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3865.88 (MB), peak = 4119.45 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 401
#Total wire length = 1660741 um.
#Total half perimeter of net bounding box = 1526355 um.
#Total wire length on LAYER M1 = 8596 um.
#Total wire length on LAYER M2 = 448092 um.
#Total wire length on LAYER M3 = 533567 um.
#Total wire length on LAYER M4 = 421755 um.
#Total wire length on LAYER M5 = 170920 um.
#Total wire length on LAYER M6 = 53858 um.
#Total wire length on LAYER M7 = 8147 um.
#Total wire length on LAYER M8 = 15806 um.
#Total number of vias = 557075
#Total number of multi-cut vias = 359863 ( 64.6%)
#Total number of single cut vias = 197212 ( 35.4%)
#Up-Via Summary (total 557075):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            188756 ( 67.3%)     91519 ( 32.7%)     280275
# M2              6906 (  3.3%)    201503 ( 96.7%)     208409
# M3              1317 (  2.4%)     52835 ( 97.6%)      54152
# M4               125 (  1.2%)     10397 ( 98.8%)      10522
# M5                13 (  0.5%)      2477 ( 99.5%)       2490
# M6                47 (  7.6%)       572 ( 92.4%)        619
# M7                48 (  7.9%)       560 ( 92.1%)        608
#-----------------------------------------------------------
#               197212 ( 35.4%)    359863 ( 64.6%)     557075 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:34
#Elapsed time = 00:01:34
#Increased memory = -154.16 (MB)
#Total memory = 3634.73 (MB)
#Peak memory = 4119.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3636.27 (MB), peak = 4119.45 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 401
#Total wire length = 1660741 um.
#Total half perimeter of net bounding box = 1526355 um.
#Total wire length on LAYER M1 = 8596 um.
#Total wire length on LAYER M2 = 448092 um.
#Total wire length on LAYER M3 = 533567 um.
#Total wire length on LAYER M4 = 421755 um.
#Total wire length on LAYER M5 = 170920 um.
#Total wire length on LAYER M6 = 53858 um.
#Total wire length on LAYER M7 = 8147 um.
#Total wire length on LAYER M8 = 15806 um.
#Total number of vias = 557075
#Total number of multi-cut vias = 359863 ( 64.6%)
#Total number of single cut vias = 197212 ( 35.4%)
#Up-Via Summary (total 557075):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            188756 ( 67.3%)     91519 ( 32.7%)     280275
# M2              6906 (  3.3%)    201503 ( 96.7%)     208409
# M3              1317 (  2.4%)     52835 ( 97.6%)      54152
# M4               125 (  1.2%)     10397 ( 98.8%)      10522
# M5                13 (  0.5%)      2477 ( 99.5%)       2490
# M6                47 (  7.6%)       572 ( 92.4%)        619
# M7                48 (  7.9%)       560 ( 92.1%)        608
#-----------------------------------------------------------
#               197212 ( 35.4%)    359863 ( 64.6%)     557075 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 3
#
#
#Total number of nets with non-default rule or having extra spacing = 401
#Total wire length = 1660741 um.
#Total half perimeter of net bounding box = 1526355 um.
#Total wire length on LAYER M1 = 8596 um.
#Total wire length on LAYER M2 = 448092 um.
#Total wire length on LAYER M3 = 533567 um.
#Total wire length on LAYER M4 = 421755 um.
#Total wire length on LAYER M5 = 170920 um.
#Total wire length on LAYER M6 = 53858 um.
#Total wire length on LAYER M7 = 8147 um.
#Total wire length on LAYER M8 = 15806 um.
#Total number of vias = 557075
#Total number of multi-cut vias = 359863 ( 64.6%)
#Total number of single cut vias = 197212 ( 35.4%)
#Up-Via Summary (total 557075):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            188756 ( 67.3%)     91519 ( 32.7%)     280275
# M2              6906 (  3.3%)    201503 ( 96.7%)     208409
# M3              1317 (  2.4%)     52835 ( 97.6%)      54152
# M4               125 (  1.2%)     10397 ( 98.8%)      10522
# M5                13 (  0.5%)      2477 ( 99.5%)       2490
# M6                47 (  7.6%)       572 ( 92.4%)        619
# M7                48 (  7.9%)       560 ( 92.1%)        608
#-----------------------------------------------------------
#               197212 ( 35.4%)    359863 ( 64.6%)     557075 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 5
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 14 15:15:05 2022
#
#
#Start Post Route Wire Spread.
#Done with 1502 horizontal wires in 4 hboxes and 1693 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 401
#Total wire length = 1661516 um.
#Total half perimeter of net bounding box = 1526355 um.
#Total wire length on LAYER M1 = 8596 um.
#Total wire length on LAYER M2 = 448229 um.
#Total wire length on LAYER M3 = 533860 um.
#Total wire length on LAYER M4 = 422067 um.
#Total wire length on LAYER M5 = 170941 um.
#Total wire length on LAYER M6 = 53862 um.
#Total wire length on LAYER M7 = 8147 um.
#Total wire length on LAYER M8 = 15813 um.
#Total number of vias = 557075
#Total number of multi-cut vias = 359863 ( 64.6%)
#Total number of single cut vias = 197212 ( 35.4%)
#Up-Via Summary (total 557075):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            188756 ( 67.3%)     91519 ( 32.7%)     280275
# M2              6906 (  3.3%)    201503 ( 96.7%)     208409
# M3              1317 (  2.4%)     52835 ( 97.6%)      54152
# M4               125 (  1.2%)     10397 ( 98.8%)      10522
# M5                13 (  0.5%)      2477 ( 99.5%)       2490
# M6                47 (  7.6%)       572 ( 92.4%)        619
# M7                48 (  7.9%)       560 ( 92.1%)        608
#-----------------------------------------------------------
#               197212 ( 35.4%)    359863 ( 64.6%)     557075 
#
#   number of violations = 0
#cpu time = 00:00:19, elapsed time = 00:00:18, memory = 3749.77 (MB), peak = 4119.45 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 5
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 401
#Total wire length = 1661516 um.
#Total half perimeter of net bounding box = 1526355 um.
#Total wire length on LAYER M1 = 8596 um.
#Total wire length on LAYER M2 = 448229 um.
#Total wire length on LAYER M3 = 533860 um.
#Total wire length on LAYER M4 = 422067 um.
#Total wire length on LAYER M5 = 170941 um.
#Total wire length on LAYER M6 = 53862 um.
#Total wire length on LAYER M7 = 8147 um.
#Total wire length on LAYER M8 = 15813 um.
#Total number of vias = 557075
#Total number of multi-cut vias = 359863 ( 64.6%)
#Total number of single cut vias = 197212 ( 35.4%)
#Up-Via Summary (total 557075):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            188756 ( 67.3%)     91519 ( 32.7%)     280275
# M2              6906 (  3.3%)    201503 ( 96.7%)     208409
# M3              1317 (  2.4%)     52835 ( 97.6%)      54152
# M4               125 (  1.2%)     10397 ( 98.8%)      10522
# M5                13 (  0.5%)      2477 ( 99.5%)       2490
# M6                47 (  7.6%)       572 ( 92.4%)        619
# M7                48 (  7.9%)       560 ( 92.1%)        608
#-----------------------------------------------------------
#               197212 ( 35.4%)    359863 ( 64.6%)     557075 
#
#detailRoute Statistics:
#Cpu time = 00:02:04
#Elapsed time = 00:02:04
#Increased memory = -154.67 (MB)
#Total memory = 3634.22 (MB)
#Peak memory = 4119.45 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:47
#Elapsed time = 00:02:46
#Increased memory = -290.82 (MB)
#Total memory = 3570.22 (MB)
#Peak memory = 4119.45 (MB)
#Number of warnings = 26
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 14 15:15:27 2022
#
**optDesign ... cpu = 0:11:22, real = 0:11:20, mem = 3520.8M, totSessionCpu=6:12:29 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=80475 and nets=85446 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/fullchip_699_Pwv4Q0.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 4139.8M)
Extracted 10.0002% (CPU Time= 0:00:03.1  MEM= 4212.1M)
Extracted 20.0002% (CPU Time= 0:00:03.8  MEM= 4212.1M)
Extracted 30.0001% (CPU Time= 0:00:04.6  MEM= 4212.1M)
Extracted 40.0002% (CPU Time= 0:00:05.4  MEM= 4212.1M)
Extracted 50.0002% (CPU Time= 0:00:06.7  MEM= 4216.1M)
Extracted 60.0002% (CPU Time= 0:00:09.0  MEM= 4216.1M)
Extracted 70.0002% (CPU Time= 0:00:11.1  MEM= 4216.1M)
Extracted 80.0001% (CPU Time= 0:00:12.1  MEM= 4216.1M)
Extracted 90.0002% (CPU Time= 0:00:13.3  MEM= 4216.1M)
Extracted 100% (CPU Time= 0:00:16.2  MEM= 4216.1M)
Number of Extracted Resistors     : 1456259
Number of Extracted Ground Cap.   : 1450613
Number of Extracted Coupling Cap. : 2522868
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 4184.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:22.0  Real Time: 0:00:21.0  MEM: 4182.812M)
**optDesign ... cpu = 0:11:44, real = 0:11:41, mem = 3527.5M, totSessionCpu=6:12:51 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4157.8)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 85423
AAE_INFO-618: Total number of nets in the design is 85446,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4216.48 CPU=0:00:27.0 REAL=0:00:27.0)
End delay calculation (fullDC). (MEM=4216.48 CPU=0:00:30.3 REAL=0:00:30.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4216.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 4216.5M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4173.6)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 85423. 
Total number of fetched objects 85423
AAE_INFO-618: Total number of nets in the design is 85446,  13.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=4179.75 CPU=0:00:14.2 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=4179.75 CPU=0:00:14.6 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:01:01 real=0:01:00.0 totSessionCpu=6:13:52 mem=4179.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=4179.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=4179.8M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=4179.8M
** Profile ** DRVs :  cpu=0:00:01.7, mem=4195.0M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.054  | -3.054  | -0.254  |
|           TNS (ns):| -2851.6 | -2849.7 | -1.923  |
|    Violating Paths:|  3002   |  2968   |   35    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.754%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4195.0M
**optDesign ... cpu = 0:12:49, real = 0:12:45, mem = 3690.7M, totSessionCpu=6:13:56 **
**optDesign ... cpu = 0:12:49, real = 0:12:45, mem = 3690.7M, totSessionCpu=6:13:56 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -3.055
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 337 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:13:56.4/6:13:43.4 (1.0), mem = 4157.0M
(I,S,L,T): WC_VIEW: 213.792, 110.961, 3.12641, 327.879
*info: 337 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.054 TNS Slack -2851.629 Density 88.75
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.254|   -1.923|
|reg2reg   |-3.054|-2849.706|
|HEPG      |-3.054|-2849.706|
|All Paths |-3.054|-2851.629|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.054|   -3.054|-2849.706|-2851.629|    88.75%|   0:00:00.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
|  -3.055|   -3.055|-2849.706|-2851.629|    88.75%|   0:00:02.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_1_/D  |
|  -3.055|   -3.055|-2849.706|-2851.629|    88.75%|   0:00:01.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_16_/D |
|  -3.055|   -3.055|-2849.706|-2851.629|    88.75%|   0:00:01.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.055|   -3.055|-2849.706|-2851.629|    88.75%|   0:00:01.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -3.055|   -3.055|-2849.706|-2851.629|    88.75%|   0:00:00.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -3.055|   -3.055|-2849.706|-2851.629|    88.75%|   0:00:00.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -3.055|   -3.055|-2849.706|-2851.629|    88.75%|   0:00:01.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -3.055|   -3.055|-2849.706|-2851.629|    88.75%|   0:00:00.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -3.055|   -3.055|-2849.706|-2851.629|    88.75%|   0:00:00.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -3.055|   -3.055|-2849.706|-2851.629|    88.75%|   0:00:01.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -3.055|   -3.055|-2849.706|-2851.629|    88.75%|   0:00:00.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_8_/D         |
|  -3.055|   -3.055|-2849.706|-2851.629|    88.75%|   0:00:00.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory3_reg_56_/D  |
|  -3.054|   -3.054|-2849.706|-2851.629|    88.75%|   0:00:00.0| 4317.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.0 real=0:00:07.0 mem=4317.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:07.9 real=0:00:08.0 mem=4317.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.254|   -1.923|
|reg2reg   |-3.054|-2849.706|
|HEPG      |-3.054|-2849.706|
|All Paths |-3.054|-2851.629|
+----------+------+---------+

OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.254|   -1.923|
|reg2reg   |-3.054|-2849.706|
|HEPG      |-3.054|-2849.706|
|All Paths |-3.054|-2851.629|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 337 constrained nets 
Layer 5 has 15 constrained nets 
Layer 7 has 141 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:09.0 real=0:00:09.0 mem=4317.1M) ***
(I,S,L,T): WC_VIEW: 213.792, 110.961, 3.12641, 327.879
*** SetupOpt [finish] : cpu/real = 0:00:24.1/0:00:24.1 (1.0), totSession cpu/real = 6:14:20.5/6:14:07.5 (1.0), mem = 4298.0M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:13:14, real = 0:13:10, mem = 3934.7M, totSessionCpu=6:14:21 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=4243.02M, totSessionCpu=6:14:23).
**optDesign ... cpu = 0:13:16, real = 0:13:12, mem = 3927.4M, totSessionCpu=6:14:23 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3927.96MB/5449.62MB/4097.43MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3927.96MB/5449.62MB/4097.43MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3927.96MB/5449.62MB/4097.43MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 15:17:25 (2022-Mar-14 22:17:25 GMT)
2022-Mar-14 15:17:25 (2022-Mar-14 22:17:25 GMT): 10%
2022-Mar-14 15:17:25 (2022-Mar-14 22:17:25 GMT): 20%
2022-Mar-14 15:17:25 (2022-Mar-14 22:17:25 GMT): 30%
2022-Mar-14 15:17:26 (2022-Mar-14 22:17:26 GMT): 40%
2022-Mar-14 15:17:26 (2022-Mar-14 22:17:26 GMT): 50%
2022-Mar-14 15:17:26 (2022-Mar-14 22:17:26 GMT): 60%
2022-Mar-14 15:17:26 (2022-Mar-14 22:17:26 GMT): 70%
2022-Mar-14 15:17:26 (2022-Mar-14 22:17:26 GMT): 80%
2022-Mar-14 15:17:26 (2022-Mar-14 22:17:26 GMT): 90%

Finished Levelizing
2022-Mar-14 15:17:26 (2022-Mar-14 22:17:26 GMT)

Starting Activity Propagation
2022-Mar-14 15:17:26 (2022-Mar-14 22:17:26 GMT)
2022-Mar-14 15:17:27 (2022-Mar-14 22:17:27 GMT): 10%
2022-Mar-14 15:17:28 (2022-Mar-14 22:17:28 GMT): 20%

Finished Activity Propagation
2022-Mar-14 15:17:30 (2022-Mar-14 22:17:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=3931.08MB/5450.62MB/4097.43MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2022-Mar-14 15:17:30 (2022-Mar-14 22:17:30 GMT)
 ... Calculating switching power
2022-Mar-14 15:17:30 (2022-Mar-14 22:17:30 GMT): 10%
2022-Mar-14 15:17:30 (2022-Mar-14 22:17:30 GMT): 20%
2022-Mar-14 15:17:30 (2022-Mar-14 22:17:30 GMT): 30%
2022-Mar-14 15:17:31 (2022-Mar-14 22:17:31 GMT): 40%
2022-Mar-14 15:17:31 (2022-Mar-14 22:17:31 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 15:17:32 (2022-Mar-14 22:17:32 GMT): 60%
2022-Mar-14 15:17:32 (2022-Mar-14 22:17:32 GMT): 70%
2022-Mar-14 15:17:33 (2022-Mar-14 22:17:33 GMT): 80%
2022-Mar-14 15:17:34 (2022-Mar-14 22:17:34 GMT): 90%

Finished Calculating power
2022-Mar-14 15:17:38 (2022-Mar-14 22:17:38 GMT)
Ended Power Computation: (cpu=0:00:07, real=0:00:08, mem(process/total/peak)=3931.54MB/5450.62MB/4097.43MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3931.54MB/5450.62MB/4097.43MB)

Ended Power Analysis: (cpu=0:00:14, real=0:00:14, mem(process/total/peak)=3931.54MB/5450.62MB/4097.43MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3931.54MB/5450.62MB/4097.43MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 15:17:38 (2022-Mar-14 22:17:38 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      216.96882307 	   62.2408%
Total Switching Power:     128.33590872 	   36.8151%
Total Leakage Power:         3.29133212 	    0.9442%
Total Power:               348.59606196
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         110.8       4.583      0.8298       116.2       33.34
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07    2.18e-07
Combinational                      99.66       106.4       2.417       208.5        59.8
Clock (Combinational)              6.504       17.38      0.0442       23.92       6.863
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                217       128.3       3.291       348.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9        217       128.3       3.291       348.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.504       17.38      0.0442       23.92       6.863
-----------------------------------------------------------------------------------------
Total                              6.504       17.38      0.0442       23.92       6.863
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=3955.36MB/5476.88MB/4097.43MB)


Output file is ./timingReports/fullchip_postRoute.power.
**optDesign ... cpu = 0:13:37, real = 0:13:33, mem = 3923.0M, totSessionCpu=6:14:44 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:13:37, real = 0:13:33, mem = 3920.7M, totSessionCpu=6:14:44 **
** Profile ** Start :  cpu=0:00:00.0, mem=4246.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=4246.3M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 85423
AAE_INFO-618: Total number of nets in the design is 85446,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:25.7 REAL=0:00:25.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:29.0 REAL=0:00:29.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 85423. 
Total number of fetched objects 85423
AAE_INFO-618: Total number of nets in the design is 85446,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:43.8 real=0:00:44.0 totSessionCpu=0:03:28 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:44.9, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:49.3/0:00:49.1 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:49.5, mem=4256.3M
** Profile ** Total reports :  cpu=0:00:00.8, mem=4248.3M
** Profile ** DRVs :  cpu=0:00:03.7, mem=4246.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.054  | -3.054  | -0.254  |
|           TNS (ns):| -2851.6 | -2849.7 | -1.923  |
|    Violating Paths:|  3002   |  2968   |   35    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.080  | -0.003  | -0.080  |
|           TNS (ns):| -0.223  | -0.028  | -0.195  |
|    Violating Paths:|   62    |   18    |   44    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.754%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4246.3M
**optDesign ... cpu = 0:14:32, real = 0:14:30, mem = 3906.0M, totSessionCpu=6:15:39 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3820.1M, totSessionCpu=6:15:39 **
**WARN: (IMPOPT-576):	3 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	acc : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	div : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wr_norm : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2022-Mar-14 15:18:49 (2022-Mar-14 22:18:49 GMT)
2022-Mar-14 15:18:50 (2022-Mar-14 22:18:50 GMT): 10%
2022-Mar-14 15:18:50 (2022-Mar-14 22:18:50 GMT): 20%

Finished Activity Propagation
2022-Mar-14 15:18:52 (2022-Mar-14 22:18:52 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 3895.5M, totSessionCpu=6:16:00 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4238.9M, init mem=4238.9M)
*info: Placed = 80475          (Fixed = 194)
*info: Unplaced = 0           
Placement Density:88.69%(347248/391515)
Placement Density (including fixed std cells):88.69%(347248/391515)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=4234.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 80475

Instance distribution across the VT partitions:

 LVT : inst = 42577 (52.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 42577 (52.9%)

 HVT : inst = 37898 (47.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 37898 (47.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=80475 and nets=85446 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/fullchip_699_Pwv4Q0.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 4214.9M)
Extracted 10.0002% (CPU Time= 0:00:03.3  MEM= 4287.2M)
Extracted 20.0002% (CPU Time= 0:00:04.0  MEM= 4287.2M)
Extracted 30.0001% (CPU Time= 0:00:04.7  MEM= 4287.2M)
Extracted 40.0002% (CPU Time= 0:00:05.6  MEM= 4287.2M)
Extracted 50.0002% (CPU Time= 0:00:06.9  MEM= 4291.2M)
Extracted 60.0002% (CPU Time= 0:00:09.3  MEM= 4291.2M)
Extracted 70.0002% (CPU Time= 0:00:11.4  MEM= 4291.2M)
Extracted 80.0001% (CPU Time= 0:00:12.4  MEM= 4291.2M)
Extracted 90.0002% (CPU Time= 0:00:13.5  MEM= 4291.2M)
Extracted 100% (CPU Time= 0:00:16.4  MEM= 4291.2M)
Number of Extracted Resistors     : 1456259
Number of Extracted Ground Cap.   : 1450613
Number of Extracted Coupling Cap. : 2522868
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 4260.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:22.2  Real Time: 0:00:21.0  MEM: 4263.957M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4256.67)
Total number of fetched objects 85423
AAE_INFO-618: Total number of nets in the design is 85446,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4288.35 CPU=0:00:26.9 REAL=0:00:26.0)
End delay calculation (fullDC). (MEM=4288.35 CPU=0:00:29.2 REAL=0:00:29.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4288.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:01.0, MEM = 4288.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4222.47)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 85423. 
Total number of fetched objects 85423
AAE_INFO-618: Total number of nets in the design is 85446,  13.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=4228.62 CPU=0:00:14.4 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=4228.62 CPU=0:00:14.8 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:58.9 real=0:00:59.0 totSessionCpu=6:17:25 mem=4228.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=4228.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=4228.6M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4228.6M
** Profile ** DRVs :  cpu=0:00:01.7, mem=4243.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.054  | -3.054  | -0.254  |
|           TNS (ns):| -2851.6 | -2849.7 | -1.923  |
|    Violating Paths:|  3002   |  2968   |   35    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.754%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4243.9M
**optDesign ... cpu = 0:01:49, real = 0:01:47, mem = 3725.1M, totSessionCpu=6:17:28 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       337 (unrouted=0, trialRouted=0, noStatus=0, routed=337, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 85109 (unrouted=24, trialRouted=0, noStatus=0, routed=85085, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 336 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 391249.440um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       12285
      Delay constrained sinks:     12285
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 12285 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO initial state:
    cell counts      : b=316, i=20, icg=0, nicg=0, l=0, total=336
    cell areas       : b=1960.200um^2, i=135.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2095.560um^2
    cell capacitance : b=1.081pF, i=0.287pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.368pF
    sink capacitance : count=12285, total=11.821pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.934pF, leaf=7.385pF, total=8.319pF
    wire lengths     : top=0.000um, trunk=6895.905um, leaf=49144.615um, total=56040.520um
    hp wire lengths  : top=0.000um, trunk=5579.000um, leaf=12325.900um, total=17904.900um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=190 avg=0.036ns sd=0.020ns min=0.013ns max=0.085ns {155 <= 0.063ns, 32 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=147 avg=0.083ns sd=0.024ns min=0.019ns max=0.105ns {20 <= 0.063ns, 2 <= 0.084ns, 88 <= 0.094ns, 33 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 15 CKBD16: 143 BUFFD12: 3 CKBD12: 3 CKBD8: 4 BUFFD6: 1 CKBD6: 6 BUFFD4: 10 CKBD4: 3 CKBD3: 13 BUFFD2: 4 CKBD2: 25 BUFFD1: 43 CKBD1: 16 CKBD0: 27 
     Invs: INVD16: 12 CKND16: 4 CKND6: 2 INVD1: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.407, max=1.067, avg=0.668, sd=0.139], skew [0.660 vs 0.057*], 52.3% {0.568, 0.625} (wid=0.055 ws=0.032) (gid=1.031 gs=0.640)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.1 real=0:00:01.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 337, tested: 337, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -------------------------------------------------------------------------------------------------------------------
  top                0                    0           0            0                    0                  0
  trunk              0                    0           0            0                    0                  0
  leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=316, i=20, icg=0, nicg=0, l=0, total=336
    cell areas       : b=1960.200um^2, i=135.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2095.560um^2
    cell capacitance : b=1.081pF, i=0.287pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.368pF
    sink capacitance : count=12285, total=11.821pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.934pF, leaf=7.385pF, total=8.319pF
    wire lengths     : top=0.000um, trunk=6895.905um, leaf=49144.615um, total=56040.520um
    hp wire lengths  : top=0.000um, trunk=5579.000um, leaf=12325.900um, total=17904.900um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=190 avg=0.036ns sd=0.020ns min=0.013ns max=0.085ns {155 <= 0.063ns, 32 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=147 avg=0.083ns sd=0.024ns min=0.019ns max=0.105ns {20 <= 0.063ns, 2 <= 0.084ns, 88 <= 0.094ns, 33 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 15 CKBD16: 143 BUFFD12: 3 CKBD12: 3 CKBD8: 4 BUFFD6: 1 CKBD6: 6 BUFFD4: 10 CKBD4: 3 CKBD3: 13 BUFFD2: 4 CKBD2: 25 BUFFD1: 43 CKBD1: 16 CKBD0: 27 
     Invs: INVD16: 12 CKND16: 4 CKND6: 2 INVD1: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.407, max=1.067, avg=0.668, sd=0.139], skew [0.660 vs 0.057*], 52.3% {0.568, 0.625} (wid=0.055 ws=0.032) (gid=1.031 gs=0.640)
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 2 insts, 4 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats PRO final:
    cell counts      : b=316, i=20, icg=0, nicg=0, l=0, total=336
    cell areas       : b=1960.200um^2, i=135.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2095.560um^2
    cell capacitance : b=1.081pF, i=0.287pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.368pF
    sink capacitance : count=12285, total=11.821pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.934pF, leaf=7.385pF, total=8.319pF
    wire lengths     : top=0.000um, trunk=6895.905um, leaf=49144.615um, total=56040.520um
    hp wire lengths  : top=0.000um, trunk=5579.000um, leaf=12325.900um, total=17904.900um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=190 avg=0.036ns sd=0.020ns min=0.013ns max=0.085ns {155 <= 0.063ns, 32 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=147 avg=0.083ns sd=0.024ns min=0.019ns max=0.105ns {20 <= 0.063ns, 2 <= 0.084ns, 88 <= 0.094ns, 33 <= 0.100ns, 3 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 15 CKBD16: 143 BUFFD12: 3 CKBD12: 3 CKBD8: 4 BUFFD6: 1 CKBD6: 6 BUFFD4: 10 CKBD4: 3 CKBD3: 13 BUFFD2: 4 CKBD2: 25 BUFFD1: 43 CKBD1: 16 CKBD0: 27 
     Invs: INVD16: 12 CKND16: 4 CKND6: 2 INVD1: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.407, max=1.067, avg=0.668, sd=0.139], skew [0.660 vs 0.057*], 52.3% {0.568, 0.625} (wid=0.055 ws=0.032) (gid=1.031 gs=0.640)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       337 (unrouted=0, trialRouted=0, noStatus=0, routed=337, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 85109 (unrouted=24, trialRouted=0, noStatus=0, routed=85085, fixed=0, [crossesIlmBoundary=0, tooFewTerms=24, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.6 real=0:00:06.6)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 4216.11M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 337 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:17:43.6/6:17:30.5 (1.0), mem = 4216.1M
(I,S,L,T): WC_VIEW: 213.794, 110.961, 3.12641, 327.882
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -3.05| -2851.57|       0|       0|       0|  88.75|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -3.05| -2851.57|       0|       0|       0|  88.75| 0:00:00.0|  4373.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 337 constrained nets 
Layer 5 has 15 constrained nets 
Layer 7 has 141 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.7 real=0:00:05.0 mem=4373.1M) ***

(I,S,L,T): WC_VIEW: 213.794, 110.961, 3.12641, 327.882
*** DrvOpt [finish] : cpu/real = 0:00:12.6/0:00:12.5 (1.0), totSession cpu/real = 6:17:56.1/6:17:43.0 (1.0), mem = 4354.0M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:17, real = 0:02:15, mem = 3915.2M, totSessionCpu=6:17:56 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:13, Mem = 4296.99M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4297.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=4297.0M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4307.0M
** Profile ** DRVs :  cpu=0:00:01.5, mem=4307.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.22min real=0.22min mem=4297.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.054  | -3.054  | -0.254  |
|           TNS (ns):| -2851.6 | -2849.7 | -1.924  |
|    Violating Paths:|  2992   |  2958   |   35    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.754%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4307.0M
**optDesign ... cpu = 0:02:20, real = 0:02:18, mem = 3908.5M, totSessionCpu=6:17:59 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:23, real = 0:02:21, mem = 3846.8M, totSessionCpu=6:18:02 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=4283.46M, totSessionCpu=6:18:04).
**optDesign ... cpu = 0:02:25, real = 0:02:23, mem = 3847.2M, totSessionCpu=6:18:04 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=4283.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=4283.5M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=4293.5M
** Profile ** DRVs :  cpu=0:00:01.5, mem=4293.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.054  | -3.054  | -0.254  |
|           TNS (ns):| -2851.6 | -2849.7 | -1.924  |
|    Violating Paths:|  2992   |  2958   |   35    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.754%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4293.5M
**optDesign ... cpu = 0:02:29, real = 0:02:28, mem = 3848.1M, totSessionCpu=6:18:08 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:18:09 mem=4283.5M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 80475 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 4303.1MB
Summary Report:
Instances move: 0 (out of 80359 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 4303.1MB
*** Finished refinePlace (6:18:11 mem=4303.1M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 3
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 3

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Mar 14 15:21:08 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/acc of net acc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/div of net div because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wr_norm of net wr_norm because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=85446)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar 14 15:21:13 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 85444 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3761.13 (MB), peak = 4119.45 (MB)
#Merging special wires: starts on Mon Mar 14 15:21:18 2022 with memory = 3762.03 (MB), peak = 4119.45 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.0 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Mar 14 15:21:19 2022
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 8.80 (MB)
#Total memory = 3762.07 (MB)
#Peak memory = 4119.45 (MB)
#
#
#Start global routing on Mon Mar 14 15:21:19 2022
#
#
#Start global routing initialization on Mon Mar 14 15:21:19 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 8.80 (MB)
#Total memory = 3762.07 (MB)
#Peak memory = 4119.45 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3769.24 (MB), peak = 4119.45 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 401
#Total wire length = 1661516 um.
#Total half perimeter of net bounding box = 1526355 um.
#Total wire length on LAYER M1 = 8596 um.
#Total wire length on LAYER M2 = 448229 um.
#Total wire length on LAYER M3 = 533860 um.
#Total wire length on LAYER M4 = 422067 um.
#Total wire length on LAYER M5 = 170941 um.
#Total wire length on LAYER M6 = 53862 um.
#Total wire length on LAYER M7 = 8147 um.
#Total wire length on LAYER M8 = 15813 um.
#Total number of vias = 557075
#Total number of multi-cut vias = 359863 ( 64.6%)
#Total number of single cut vias = 197212 ( 35.4%)
#Up-Via Summary (total 557075):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            188756 ( 67.3%)     91519 ( 32.7%)     280275
# M2              6906 (  3.3%)    201503 ( 96.7%)     208409
# M3              1317 (  2.4%)     52835 ( 97.6%)      54152
# M4               125 (  1.2%)     10397 ( 98.8%)      10522
# M5                13 (  0.5%)      2477 ( 99.5%)       2490
# M6                47 (  7.6%)       572 ( 92.4%)        619
# M7                48 (  7.9%)       560 ( 92.1%)        608
#-----------------------------------------------------------
#               197212 ( 35.4%)    359863 ( 64.6%)     557075 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 5.59 (MB)
#Total memory = 3767.67 (MB)
#Peak memory = 4119.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3775.65 (MB), peak = 4119.45 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 401
#Total wire length = 1661516 um.
#Total half perimeter of net bounding box = 1526355 um.
#Total wire length on LAYER M1 = 8596 um.
#Total wire length on LAYER M2 = 448229 um.
#Total wire length on LAYER M3 = 533860 um.
#Total wire length on LAYER M4 = 422067 um.
#Total wire length on LAYER M5 = 170941 um.
#Total wire length on LAYER M6 = 53862 um.
#Total wire length on LAYER M7 = 8147 um.
#Total wire length on LAYER M8 = 15813 um.
#Total number of vias = 557075
#Total number of multi-cut vias = 359863 ( 64.6%)
#Total number of single cut vias = 197212 ( 35.4%)
#Up-Via Summary (total 557075):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            188756 ( 67.3%)     91519 ( 32.7%)     280275
# M2              6906 (  3.3%)    201503 ( 96.7%)     208409
# M3              1317 (  2.4%)     52835 ( 97.6%)      54152
# M4               125 (  1.2%)     10397 ( 98.8%)      10522
# M5                13 (  0.5%)      2477 ( 99.5%)       2490
# M6                47 (  7.6%)       572 ( 92.4%)        619
# M7                48 (  7.9%)       560 ( 92.1%)        608
#-----------------------------------------------------------
#               197212 ( 35.4%)    359863 ( 64.6%)     557075 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 3
#
#
#Total number of nets with non-default rule or having extra spacing = 401
#Total wire length = 1661516 um.
#Total half perimeter of net bounding box = 1526355 um.
#Total wire length on LAYER M1 = 8596 um.
#Total wire length on LAYER M2 = 448229 um.
#Total wire length on LAYER M3 = 533860 um.
#Total wire length on LAYER M4 = 422067 um.
#Total wire length on LAYER M5 = 170941 um.
#Total wire length on LAYER M6 = 53862 um.
#Total wire length on LAYER M7 = 8147 um.
#Total wire length on LAYER M8 = 15813 um.
#Total number of vias = 557075
#Total number of multi-cut vias = 359863 ( 64.6%)
#Total number of single cut vias = 197212 ( 35.4%)
#Up-Via Summary (total 557075):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            188756 ( 67.3%)     91519 ( 32.7%)     280275
# M2              6906 (  3.3%)    201503 ( 96.7%)     208409
# M3              1317 (  2.4%)     52835 ( 97.6%)      54152
# M4               125 (  1.2%)     10397 ( 98.8%)      10522
# M5                13 (  0.5%)      2477 ( 99.5%)       2490
# M6                47 (  7.6%)       572 ( 92.4%)        619
# M7                48 (  7.9%)       560 ( 92.1%)        608
#-----------------------------------------------------------
#               197212 ( 35.4%)    359863 ( 64.6%)     557075 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 5
#
#detailRoute Statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = 13.93 (MB)
#Total memory = 3776.01 (MB)
#Peak memory = 4119.45 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -127.74 (MB)
#Total memory = 3756.76 (MB)
#Peak memory = 4119.45 (MB)
#Number of warnings = 6
#Total number of warnings = 56
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 14 15:21:41 2022
#
**optDesign ... cpu = 0:03:06, real = 0:03:05, mem = 3753.6M, totSessionCpu=6:18:45 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=80475 and nets=85446 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/fullchip_699_Pwv4Q0.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 4286.1M)
Extracted 10.0002% (CPU Time= 0:00:03.2  MEM= 4358.4M)
Extracted 20.0002% (CPU Time= 0:00:03.9  MEM= 4358.4M)
Extracted 30.0002% (CPU Time= 0:00:04.6  MEM= 4358.4M)
Extracted 40.0001% (CPU Time= 0:00:05.4  MEM= 4358.4M)
Extracted 50.0002% (CPU Time= 0:00:06.7  MEM= 4362.4M)
Extracted 60.0002% (CPU Time= 0:00:09.0  MEM= 4362.4M)
Extracted 70.0001% (CPU Time= 0:00:11.1  MEM= 4362.4M)
Extracted 80.0002% (CPU Time= 0:00:12.1  MEM= 4362.4M)
Extracted 90.0002% (CPU Time= 0:00:13.2  MEM= 4362.4M)
Extracted 100% (CPU Time= 0:00:16.1  MEM= 4362.4M)
Number of Extracted Resistors     : 1454150
Number of Extracted Ground Cap.   : 1448504
Number of Extracted Coupling Cap. : 2516364
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 4331.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:22.1  Real Time: 0:00:20.0  MEM: 4331.160M)
**optDesign ... cpu = 0:03:29, real = 0:03:25, mem = 3687.1M, totSessionCpu=6:19:08 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4269.41)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 85423
AAE_INFO-618: Total number of nets in the design is 85446,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4330.1 CPU=0:00:27.1 REAL=0:00:27.0)
End delay calculation (fullDC). (MEM=4330.1 CPU=0:00:30.4 REAL=0:00:30.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4330.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 4330.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4286.22)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 85423. 
Total number of fetched objects 85423
AAE_INFO-618: Total number of nets in the design is 85446,  13.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=4292.37 CPU=0:00:14.8 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=4292.37 CPU=0:00:15.2 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:01:03 real=0:01:02 totSessionCpu=6:20:11 mem=4292.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=4292.4M
** Profile ** Other data :  cpu=0:00:00.5, mem=4292.4M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4292.4M
** Profile ** DRVs :  cpu=0:00:01.8, mem=4307.6M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.055  | -3.055  | -0.254  |
|           TNS (ns):| -2852.0 | -2850.1 | -1.922  |
|    Violating Paths:|  3008   |  2974   |   35    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.754%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4307.6M
**optDesign ... cpu = 0:04:36, real = 0:04:32, mem = 3830.0M, totSessionCpu=6:20:15 **
**optDesign ... cpu = 0:04:36, real = 0:04:32, mem = 3830.0M, totSessionCpu=6:20:15 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:41, real = 0:04:36, mem = 3824.1M, totSessionCpu=6:20:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=4269.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=4269.7M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4279.7M
** Profile ** Total reports :  cpu=0:00:00.9, mem=4271.7M
** Profile ** DRVs :  cpu=0:00:04.2, mem=4269.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.055  | -3.055  | -0.254  |
|           TNS (ns):| -2852.0 | -2850.1 | -1.922  |
|    Violating Paths:|  3008   |  2974   |   35    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.754%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4269.7M
**optDesign ... cpu = 0:04:48, real = 0:04:44, mem = 3814.1M, totSessionCpu=6:20:27 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3734.6M, totSessionCpu=6:20:27 **
**WARN: (IMPOPT-576):	3 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	acc : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	div : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	wr_norm : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2022-Mar-14 15:23:35 (2022-Mar-14 22:23:35 GMT)
2022-Mar-14 15:23:35 (2022-Mar-14 22:23:35 GMT): 10%
2022-Mar-14 15:23:36 (2022-Mar-14 22:23:36 GMT): 20%
2022-Mar-14 15:23:36 (2022-Mar-14 22:23:36 GMT): 30%
2022-Mar-14 15:23:36 (2022-Mar-14 22:23:36 GMT): 40%
2022-Mar-14 15:23:36 (2022-Mar-14 22:23:36 GMT): 50%
2022-Mar-14 15:23:36 (2022-Mar-14 22:23:36 GMT): 60%
2022-Mar-14 15:23:36 (2022-Mar-14 22:23:36 GMT): 70%
2022-Mar-14 15:23:36 (2022-Mar-14 22:23:36 GMT): 80%
2022-Mar-14 15:23:36 (2022-Mar-14 22:23:36 GMT): 90%

Finished Levelizing
2022-Mar-14 15:23:36 (2022-Mar-14 22:23:36 GMT)

Starting Activity Propagation
2022-Mar-14 15:23:36 (2022-Mar-14 22:23:36 GMT)
2022-Mar-14 15:23:38 (2022-Mar-14 22:23:38 GMT): 10%
2022-Mar-14 15:23:38 (2022-Mar-14 22:23:38 GMT): 20%

Finished Activity Propagation
2022-Mar-14 15:23:40 (2022-Mar-14 22:23:40 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 3814.0M, totSessionCpu=6:20:53 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4271.3M, init mem=4271.3M)
*info: Placed = 80475          (Fixed = 194)
*info: Unplaced = 0           
Placement Density:88.69%(347248/391515)
Placement Density (including fixed std cells):88.69%(347248/391515)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=4266.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 80475

Instance distribution across the VT partitions:

 LVT : inst = 42577 (52.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 42577 (52.9%)

 HVT : inst = 37898 (47.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 37898 (47.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=80475 and nets=85446 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/fullchip_699_Pwv4Q0.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 4255.3M)
Extracted 10.0002% (CPU Time= 0:00:03.8  MEM= 4327.6M)
Extracted 20.0002% (CPU Time= 0:00:04.7  MEM= 4327.6M)
Extracted 30.0002% (CPU Time= 0:00:05.5  MEM= 4327.6M)
Extracted 40.0001% (CPU Time= 0:00:06.5  MEM= 4327.6M)
Extracted 50.0002% (CPU Time= 0:00:08.0  MEM= 4331.6M)
Extracted 60.0002% (CPU Time= 0:00:10.7  MEM= 4331.6M)
Extracted 70.0001% (CPU Time= 0:00:13.2  MEM= 4331.6M)
Extracted 80.0002% (CPU Time= 0:00:14.3  MEM= 4331.6M)
Extracted 90.0002% (CPU Time= 0:00:15.7  MEM= 4331.6M)
Extracted 100% (CPU Time= 0:00:19.0  MEM= 4331.6M)
Number of Extracted Resistors     : 1454150
Number of Extracted Ground Cap.   : 1448504
Number of Extracted Coupling Cap. : 2516364
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 4300.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:25.5  Real Time: 0:00:24.0  MEM: 4300.324M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=12.0391)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 85423. 
Total number of fetched objects 85423
End delay calculation. (MEM=0 CPU=0:00:12.7 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:15.3 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:00:19.6 real=0:00:19.0 totSessionCpu=0:03:52 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:24.0 real=0:00:24.0 totSessionCpu=0:03:52 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:26.4/0:00:26.3 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4293.04)
Total number of fetched objects 85423
AAE_INFO-618: Total number of nets in the design is 85446,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4343.8 CPU=0:00:26.9 REAL=0:00:26.0)
End delay calculation (fullDC). (MEM=4343.8 CPU=0:00:29.1 REAL=0:00:29.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4343.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 4343.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4260.91)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 85423. 
Total number of fetched objects 85423
AAE_INFO-618: Total number of nets in the design is 85446,  13.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=4267.07 CPU=0:00:13.6 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=4267.07 CPU=0:00:14.0 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:56.1 real=0:00:56.0 totSessionCpu=6:22:46 mem=4267.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=4267.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=4267.1M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4267.1M
** Profile ** DRVs :  cpu=0:00:01.7, mem=4282.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.055  | -3.055  | -0.254  |
|           TNS (ns):| -2852.0 | -2850.1 | -1.922  |
|    Violating Paths:|  3008   |  2974   |   35    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.754%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:23, real = 0:02:22, mem = 3806.0M, totSessionCpu=6:22:50 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -3.055
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 337 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:22:56.4/6:22:41.1 (1.0), mem = 4244.3M
(I,S,L,T): WC_VIEW: 213.795, 110.968, 3.12641, 327.89
*info: 337 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.054 TNS Slack -2852.017 Density 88.75
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.254|   -1.922|
|reg2reg   |-3.054|-2850.095|
|HEPG      |-3.054|-2850.095|
|All Paths |-3.054|-2852.017|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.054|   -3.054|-2850.095|-2852.017|    88.75%|   0:00:00.0| 4402.9M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_10_/D |
|  -3.051|   -3.051|-2849.941|-2851.862|    88.75%|   0:00:04.0| 4440.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_14_/D |
|  -3.046|   -3.046|-2849.785|-2851.706|    88.75%|   0:00:01.0| 4442.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_9_/D  |
|  -3.045|   -3.045|-2849.692|-2851.613|    88.76%|   0:00:06.0| 4458.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.045|   -3.045|-2849.611|-2851.532|    88.76%|   0:00:01.0| 4458.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
|  -3.045|   -3.045|-2849.562|-2851.484|    88.76%|   0:00:05.0| 4458.0M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_0_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.042|   -3.042|-2849.451|-2851.374|    88.76%|   0:00:07.0| 4552.8M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.042|   -3.042|-2849.526|-2851.449|    88.76%|   0:00:04.0| 4565.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.0 real=0:00:28.0 mem=4565.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:28.2 real=0:00:28.0 mem=4565.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -1.923|
|reg2reg   |-3.042|-2849.526|
|HEPG      |-3.042|-2849.526|
|All Paths |-3.042|-2851.449|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.042 TNS Slack -2851.449 Density 88.76
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 12 Nets
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -1.923|
|reg2reg   |-3.042|-2849.526|
|HEPG      |-3.042|-2849.526|
|All Paths |-3.042|-2851.449|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 339 constrained nets 
Layer 5 has 15 constrained nets 
Layer 7 has 141 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:29.8 real=0:00:29.0 mem=4565.3M) ***
(I,S,L,T): WC_VIEW: 213.811, 110.976, 3.12702, 327.915
*** SetupOpt [finish] : cpu/real = 0:00:47.0/0:00:47.0 (1.0), totSession cpu/real = 6:23:43.4/6:23:28.1 (1.0), mem = 4546.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:23:44 mem=4546.2M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 80483 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 78 insts, mean move: 3.31 um, max move: 14.60 um
	Max move on inst (U43478): (619.00, 181.80) --> (621.00, 194.40)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 4546.2MB
Summary Report:
Instances move: 78 (out of 80367 movable)
Instances flipped: 0
Mean displacement: 3.31 um
Max displacement: 14.60 um (Instance: U43478) (619, 181.8) -> (621, 194.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 4546.2MB
*** Finished refinePlace (6:23:46 mem=4546.2M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 339 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:23:47.1/6:23:31.8 (1.0), mem = 4436.2M
(I,S,L,T): WC_VIEW: 213.811, 110.976, 3.12702, 327.915
*info: 339 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.042 TNS Slack -2851.449 Density 88.76
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -1.923|
|reg2reg   |-3.042|-2849.526|
|HEPG      |-3.042|-2849.526|
|All Paths |-3.042|-2851.449|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.042|   -3.042|-2849.526|-2851.449|    88.76%|   0:00:00.0| 4457.3M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_18_/D |
|  -3.042|   -3.042|-2849.446|-2851.369|    88.76%|   0:00:08.0| 4498.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign2_reg_12_/D |
|  -3.042|   -3.042|-2849.446|-2851.369|    88.76%|   0:00:03.0| 4498.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_8_/D  |
|  -3.042|   -3.042|-2849.428|-2851.351|    88.76%|   0:00:00.0| 4498.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign1_reg_9_/D  |
|  -3.042|   -3.042|-2849.428|-2851.351|    88.76%|   0:00:01.0| 4498.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign4_reg_8_/D  |
|  -3.042|   -3.042|-2849.428|-2851.351|    88.76%|   0:00:01.0| 4498.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign5_reg_1_/D  |
|  -3.042|   -3.042|-2849.428|-2851.351|    88.76%|   0:00:00.0| 4498.5M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_16_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 29 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.042|   -3.042|-2818.811|-2820.733|    88.76%|   0:00:13.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -3.042|   -3.042|-2817.964|-2819.887|    88.76%|   0:00:01.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -3.042|   -3.042|-2816.597|-2818.520|    88.76%|   0:00:01.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.042|   -3.042|-2816.567|-2818.490|    88.76%|   0:00:00.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.042|   -3.042|-2816.583|-2818.506|    88.76%|   0:00:01.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -3.042|   -3.042|-2816.583|-2818.506|    88.76%|   0:00:01.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -3.042|   -3.042|-2816.583|-2818.506|    88.76%|   0:00:01.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -3.042|   -3.042|-2816.583|-2818.506|    88.76%|   0:00:00.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -3.042|   -3.042|-2816.583|-2818.506|    88.76%|   0:00:01.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.042|   -3.042|-2816.583|-2818.506|    88.76%|   0:00:00.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -3.042|   -3.042|-2816.583|-2818.506|    88.76%|   0:00:01.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -3.042|   -3.042|-2816.583|-2818.506|    88.76%|   0:00:00.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -3.042|   -3.042|-2816.561|-2818.484|    88.76%|   0:00:00.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -3.042|   -3.042|-2816.444|-2818.367|    88.76%|   0:00:01.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -3.042|   -3.042|-2816.413|-2818.335|    88.76%|   0:00:01.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
|  -3.042|   -3.042|-2816.318|-2818.241|    88.76%|   0:00:00.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -3.042|   -3.042|-2816.318|-2818.241|    88.76%|   0:00:01.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -3.042|   -3.042|-2816.318|-2818.241|    88.76%|   0:00:01.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -3.042|   -3.042|-2816.318|-2818.241|    88.76%|   0:00:00.0| 4570.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.042|   -3.042|-2815.637|-2817.560|    88.76%|   0:00:10.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -3.042|   -3.042|-2815.625|-2817.548|    88.76%|   0:00:00.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -3.042|   -3.042|-2815.611|-2817.534|    88.76%|   0:00:00.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -3.042|   -3.042|-2815.611|-2817.534|    88.76%|   0:00:00.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -3.042|   -3.042|-2815.611|-2817.534|    88.76%|   0:00:01.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -3.042|   -3.042|-2815.611|-2817.534|    88.76%|   0:00:00.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -3.042|   -3.042|-2816.079|-2818.001|    88.76%|   0:00:01.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -3.042|   -3.042|-2816.079|-2818.001|    88.76%|   0:00:02.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_38_/D        |
|  -3.042|   -3.042|-2816.079|-2818.001|    88.76%|   0:00:00.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -3.042|   -3.042|-2816.079|-2818.001|    88.76%|   0:00:01.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_122_/D       |
|  -3.042|   -3.042|-2815.892|-2817.814|    88.76%|   0:00:00.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory8_reg_21_/D  |
|  -3.042|   -3.042|-2814.331|-2816.254|    88.76%|   0:00:00.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_106_/D       |
|  -3.042|   -3.042|-2813.822|-2815.745|    88.76%|   0:00:00.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_106_/D       |
|  -3.042|   -3.042|-2813.647|-2815.570|    88.76%|   0:00:00.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_106_/D       |
|  -3.042|   -3.042|-2813.599|-2815.522|    88.76%|   0:00:01.0| 4597.8M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_106_/D       |
|  -3.042|   -3.042|-2812.714|-2814.637|    88.76%|   0:00:00.0| 4674.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_28_/D  |
|  -3.042|   -3.042|-2812.621|-2814.544|    88.76%|   0:00:01.0| 4674.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory7_reg_31_/D  |
|  -3.042|   -3.042|-2812.525|-2814.448|    88.76%|   0:00:00.0| 4674.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory7_reg_31_/D  |
|  -3.042|   -3.042|-2811.391|-2813.314|    88.76%|   0:00:00.0| 4674.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory13_reg_29_/D |
|  -3.042|   -3.042|-2809.892|-2811.815|    88.76%|   0:00:01.0| 4674.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory11_reg_54_/D |
|  -3.042|   -3.042|-2809.802|-2811.725|    88.76%|   0:00:00.0| 4674.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory11_reg_54_/D |
|  -3.042|   -3.042|-2808.896|-2810.819|    88.77%|   0:00:00.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory8_reg_152_/D |
|  -3.042|   -3.042|-2808.626|-2810.549|    88.77%|   0:00:01.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory8_reg_152_/D |
|  -3.042|   -3.042|-2807.620|-2809.543|    88.77%|   0:00:00.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_25_/D  |
|  -3.042|   -3.042|-2806.197|-2808.120|    88.77%|   0:00:01.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_3_/D   |
|  -3.042|   -3.042|-2806.119|-2808.042|    88.77%|   0:00:00.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_3_/D   |
|  -3.042|   -3.042|-2804.934|-2806.857|    88.77%|   0:00:00.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory14_reg_118_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.042|   -3.042|-2803.825|-2805.749|    88.77%|   0:00:01.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory7_reg_101_/D |
|  -3.042|   -3.042|-2803.668|-2805.591|    88.77%|   0:00:00.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory7_reg_101_/D |
|  -3.042|   -3.042|-2802.884|-2804.807|    88.78%|   0:00:01.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory2_reg_2_/D   |
|  -3.042|   -3.042|-2802.771|-2804.695|    88.78%|   0:00:00.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory13_reg_145_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.042|   -3.042|-2802.770|-2804.693|    88.78%|   0:00:00.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory13_reg_145_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.042|   -3.042|-2802.202|-2804.125|    88.78%|   0:00:00.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory13_reg_145_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.042|   -3.042|-2802.196|-2804.119|    88.78%|   0:00:00.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory13_reg_145_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.042|   -3.042|-2802.195|-2804.119|    88.78%|   0:00:00.0| 4682.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:59.5 real=0:00:59.0 mem=4682.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:59.7 real=0:01:00.0 mem=4682.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -1.925|
|reg2reg   |-3.042|-2802.195|
|HEPG      |-3.042|-2802.195|
|All Paths |-3.042|-2804.119|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -3.042 TNS Slack -2804.119 Density 88.78
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 27 Nets
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -1.925|
|reg2reg   |-3.042|-2802.218|
|HEPG      |-3.042|-2802.218|
|All Paths |-3.042|-2804.141|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 370 constrained nets 
Layer 5 has 15 constrained nets 
Layer 7 has 141 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:01 real=0:01:01 mem=4682.1M) ***
(I,S,L,T): WC_VIEW: 213.793, 110.988, 3.12886, 327.909
*** SetupOpt [finish] : cpu/real = 0:01:16.2/0:01:16.0 (1.0), totSession cpu/real = 6:25:03.3/6:24:47.8 (1.0), mem = 4663.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (6:25:04 mem=4663.0M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 80513 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 4663.0MB
Summary Report:
Instances move: 0 (out of 80397 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 4663.0MB
*** Finished refinePlace (6:25:06 mem=4663.0M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -3.042 ns

Start Layer Assignment ...
WNS(-3.042ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 221 cadidates out of 85484.
Total Assign Layers on 2 Nets (cpu 0:00:02.6).
GigaOpt: setting up router preferences
        design wns: -3.0420
        slack threshold: -1.5920
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 2553 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -3.042 ns

Start Layer Assignment ...
WNS(-3.042ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 227 cadidates out of 85484.
Total Assign Layers on 0 Nets (cpu 0:00:02.7).
GigaOpt: setting up router preferences
        design wns: -3.0420
        slack threshold: -1.5920
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 2553 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=4584.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=4584.4M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4584.4M
** Profile ** DRVs :  cpu=0:00:01.6, mem=4584.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.042  | -3.042  | -0.255  |
|           TNS (ns):| -2804.1 | -2802.2 | -1.925  |
|    Violating Paths:|  3225   |  3191   |   36    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.802%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4584.4M
**optDesign ... cpu = 0:04:52, real = 0:04:51, mem = 4039.0M, totSessionCpu=6:25:19 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 110
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 110

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Mar 14 15:28:13 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/acc of net acc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/div of net div because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wr_norm of net wr_norm because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=85484)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 472 dirty instances, 689 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(358 insts marked dirty, reset pre-exisiting dirty flag on 364 insts, 986 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar 14 15:28:19 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 85482 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3766.87 (MB), peak = 4309.84 (MB)
#Merging special wires: starts on Mon Mar 14 15:28:24 2022 with memory = 3767.66 (MB), peak = 4309.84 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.2 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 319.52000 216.90000 ) on M1 for NET CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 346.52000 213.30000 ) on M1 for NET CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 150.59500 109.00000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 155.99500 94.60000 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 407.80000 350.20000 ) on M1 for NET CTS_96. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 197.80000 157.40000 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 607.41000 436.50000 ) on M1 for NET CTS_108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 361.39500 371.80000 ) on M1 for NET CTS_95. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 411.79500 373.40000 ) on M1 for NET CTS_97. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 307.00000 128.59500 ) on M1 for NET FE_OFN312_n43028. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 282.60000 106.99500 ) on M1 for NET FE_OFN312_n43028. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 288.60000 98.20000 ) on M1 for NET FE_OFN46621_n42512. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S1 at ( 146.30000 114.31000 ) on M1 for NET FE_OFN45730_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S1 at ( 147.30000 94.48500 ) on M1 for NET FE_OFN45730_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 192.20000 150.19500 ) on M1 for NET FE_OFN45500_n39779. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 183.60000 98.20500 ) on M1 for NET FE_OFN45500_n39779. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 598.00000 433.00000 ) on M1 for NET n40693. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 590.60000 431.00000 ) on M1 for NET n40693. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 584.40000 431.00000 ) on M1 for NET n40693. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 581.20000 423.80000 ) on M1 for NET n40693. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#953 routed nets are extracted.
#    552 (0.65%) extracted nets are partially routed.
#84474 routed net(s) are imported.
#33 (0.04%) nets are without wires.
#24 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 85484.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Mar 14 15:28:25 2022
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 6.64 (MB)
#Total memory = 3768.20 (MB)
#Peak memory = 4309.84 (MB)
#
#
#Start global routing on Mon Mar 14 15:28:25 2022
#
#
#Start global routing initialization on Mon Mar 14 15:28:25 2022
#
#Number of eco nets is 574
#
#Start global routing data preparation on Mon Mar 14 15:28:25 2022
#
#Start routing resource analysis on Mon Mar 14 15:28:26 2022
#
#Routing resource analysis is done on Mon Mar 14 15:28:30 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3122           0       43472    96.17%
#  M2             V        3133           0       43472     0.00%
#  M3             H        3122           0       43472     0.00%
#  M4             V        3133           0       43472     0.00%
#  M5             H        3122           0       43472     0.00%
#  M6             V        3133           0       43472     0.00%
#  M7             H         780           0       43472     0.00%
#  M8             V         782           0       43472     0.00%
#  --------------------------------------------------------------
#  Total                  20327       0.00%      347776    12.02%
#
#  434 nets (0.51%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar 14 15:28:30 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3779.08 (MB), peak = 4309.84 (MB)
#
#
#Global routing initialization is done on Mon Mar 14 15:28:30 2022
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3780.69 (MB), peak = 4309.84 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3822.07 (MB), peak = 4309.84 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3823.99 (MB), peak = 4309.84 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3825.92 (MB), peak = 4309.84 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3830.84 (MB), peak = 4309.84 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 24 (skipped).
#Total number of routable nets = 85460.
#Total number of nets in the design = 85484.
#
#607 routable nets have only global wires.
#84853 routable nets have only detail routed wires.
#68 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#524 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 65            3                 3             539  
#-------------------------------------------------------------------------------
#        Total                 65            3                 3             539  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                434          158               147           84868  
#-------------------------------------------------------------------------------
#        Total                434          158               147           84868  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            3(0.01%)      2(0.00%)   (0.01%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      3(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 434
#Total wire length = 1662254 um.
#Total half perimeter of net bounding box = 1527096 um.
#Total wire length on LAYER M1 = 8585 um.
#Total wire length on LAYER M2 = 448480 um.
#Total wire length on LAYER M3 = 534234 um.
#Total wire length on LAYER M4 = 422186 um.
#Total wire length on LAYER M5 = 170941 um.
#Total wire length on LAYER M6 = 53862 um.
#Total wire length on LAYER M7 = 8150 um.
#Total wire length on LAYER M8 = 15816 um.
#Total number of vias = 557227
#Total number of multi-cut vias = 359659 ( 64.5%)
#Total number of single cut vias = 197568 ( 35.5%)
#Up-Via Summary (total 557227):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            188873 ( 67.4%)     91414 ( 32.6%)     280287
# M2              7089 (  3.4%)    201415 ( 96.6%)     208504
# M3              1367 (  2.5%)     52824 ( 97.5%)      54191
# M4               128 (  1.2%)     10397 ( 98.8%)      10525
# M5                14 (  0.6%)      2477 ( 99.4%)       2491
# M6                48 (  7.7%)       572 ( 92.3%)        620
# M7                49 (  8.0%)       560 ( 92.0%)        609
#-----------------------------------------------------------
#               197568 ( 35.5%)    359659 ( 64.5%)     557227 
#
#Total number of involved priority nets 59
#Maximum src to sink distance for priority net 83.3
#Average of max src_to_sink distance for priority net 18.9
#Average of ave src_to_sink distance for priority net 15.2
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 62.94 (MB)
#Total memory = 3831.39 (MB)
#Peak memory = 4309.84 (MB)
#
#Finished global routing on Mon Mar 14 15:28:38 2022
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3794.59 (MB), peak = 4309.84 (MB)
#Start Track Assignment.
#Done with 117 horizontal wires in 2 hboxes and 134 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 2 hboxes and 13 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 434
#Total wire length = 1662715 um.
#Total half perimeter of net bounding box = 1527096 um.
#Total wire length on LAYER M1 = 8644 um.
#Total wire length on LAYER M2 = 448715 um.
#Total wire length on LAYER M3 = 534382 um.
#Total wire length on LAYER M4 = 422201 um.
#Total wire length on LAYER M5 = 170946 um.
#Total wire length on LAYER M6 = 53862 um.
#Total wire length on LAYER M7 = 8150 um.
#Total wire length on LAYER M8 = 15816 um.
#Total number of vias = 557227
#Total number of multi-cut vias = 359659 ( 64.5%)
#Total number of single cut vias = 197568 ( 35.5%)
#Up-Via Summary (total 557227):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            188873 ( 67.4%)     91414 ( 32.6%)     280287
# M2              7089 (  3.4%)    201415 ( 96.6%)     208504
# M3              1367 (  2.5%)     52824 ( 97.5%)      54191
# M4               128 (  1.2%)     10397 ( 98.8%)      10525
# M5                14 (  0.6%)      2477 ( 99.4%)       2491
# M6                48 (  7.7%)       572 ( 92.3%)        620
# M7                49 (  8.0%)       560 ( 92.0%)        609
#-----------------------------------------------------------
#               197568 ( 35.5%)    359659 ( 64.5%)     557227 
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3946.53 (MB), peak = 4309.84 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	15        17        1         1         34        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 186.93 (MB)
#Total memory = 3948.49 (MB)
#Peak memory = 4309.84 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.9% of the total area was rechecked for DRC, and 12.6% required routing.
#   number of violations = 81
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            8        3       15        1        4       31
#	M2            7        7       31        0        0       45
#	M3            0        0        5        0        0        5
#	Totals       15       10       51        1        4       81
#358 out of 80513 instances (0.4%) need to be verified(marked ipoed), dirty area = 0.3%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 81
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            8        3       15        1        4       31
#	M2            7        7       31        0        0       45
#	M3            0        0        5        0        0        5
#	Totals       15       10       51        1        4       81
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 3979.65 (MB), peak = 4309.84 (MB)
#start 1st optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            3        0        6        2       11
#	M2            2        2        4        0        8
#	M3            0        0        5        0        5
#	Totals        5        2       15        2       24
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4028.20 (MB), peak = 4309.84 (MB)
#start 2nd optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            3        0        6        2        0       11
#	M2            2        2        4        0        1        9
#	M3            0        0        5        0        0        5
#	Totals        5        2       15        2        1       25
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4034.10 (MB), peak = 4309.84 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 6
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4040.10 (MB), peak = 4309.84 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 434
#Total wire length = 1662389 um.
#Total half perimeter of net bounding box = 1527096 um.
#Total wire length on LAYER M1 = 8529 um.
#Total wire length on LAYER M2 = 448241 um.
#Total wire length on LAYER M3 = 534476 um.
#Total wire length on LAYER M4 = 422364 um.
#Total wire length on LAYER M5 = 170953 um.
#Total wire length on LAYER M6 = 53863 um.
#Total wire length on LAYER M7 = 8151 um.
#Total wire length on LAYER M8 = 15813 um.
#Total number of vias = 557935
#Total number of multi-cut vias = 358731 ( 64.3%)
#Total number of single cut vias = 199204 ( 35.7%)
#Up-Via Summary (total 557935):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            189307 ( 67.5%)     91058 ( 32.5%)     280365
# M2              8039 (  3.8%)    200908 ( 96.2%)     208947
# M3              1598 (  2.9%)     52763 ( 97.1%)      54361
# M4               149 (  1.4%)     10391 ( 98.6%)      10540
# M5                13 (  0.5%)      2479 ( 99.5%)       2492
# M6                49 (  7.9%)       572 ( 92.1%)        621
# M7                49 (  8.0%)       560 ( 92.0%)        609
#-----------------------------------------------------------
#               199204 ( 35.7%)    358731 ( 64.3%)     557935 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = -145.72 (MB)
#Total memory = 3802.93 (MB)
#Peak memory = 4309.84 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3804.47 (MB), peak = 4309.84 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 434
#Total wire length = 1662389 um.
#Total half perimeter of net bounding box = 1527096 um.
#Total wire length on LAYER M1 = 8529 um.
#Total wire length on LAYER M2 = 448241 um.
#Total wire length on LAYER M3 = 534476 um.
#Total wire length on LAYER M4 = 422364 um.
#Total wire length on LAYER M5 = 170953 um.
#Total wire length on LAYER M6 = 53863 um.
#Total wire length on LAYER M7 = 8151 um.
#Total wire length on LAYER M8 = 15813 um.
#Total number of vias = 557935
#Total number of multi-cut vias = 358731 ( 64.3%)
#Total number of single cut vias = 199204 ( 35.7%)
#Up-Via Summary (total 557935):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            189307 ( 67.5%)     91058 ( 32.5%)     280365
# M2              8039 (  3.8%)    200908 ( 96.2%)     208947
# M3              1598 (  2.9%)     52763 ( 97.1%)      54361
# M4               149 (  1.4%)     10391 ( 98.6%)      10540
# M5                13 (  0.5%)      2479 ( 99.5%)       2492
# M6                49 (  7.9%)       572 ( 92.1%)        621
# M7                49 (  8.0%)       560 ( 92.0%)        609
#-----------------------------------------------------------
#               199204 ( 35.7%)    358731 ( 64.3%)     557935 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 4
#
#
#Total number of nets with non-default rule or having extra spacing = 434
#Total wire length = 1662389 um.
#Total half perimeter of net bounding box = 1527096 um.
#Total wire length on LAYER M1 = 8529 um.
#Total wire length on LAYER M2 = 448241 um.
#Total wire length on LAYER M3 = 534476 um.
#Total wire length on LAYER M4 = 422364 um.
#Total wire length on LAYER M5 = 170953 um.
#Total wire length on LAYER M6 = 53863 um.
#Total wire length on LAYER M7 = 8151 um.
#Total wire length on LAYER M8 = 15813 um.
#Total number of vias = 557935
#Total number of multi-cut vias = 358731 ( 64.3%)
#Total number of single cut vias = 199204 ( 35.7%)
#Up-Via Summary (total 557935):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            189307 ( 67.5%)     91058 ( 32.5%)     280365
# M2              8039 (  3.8%)    200908 ( 96.2%)     208947
# M3              1598 (  2.9%)     52763 ( 97.1%)      54361
# M4               149 (  1.4%)     10391 ( 98.6%)      10540
# M5                13 (  0.5%)      2479 ( 99.5%)       2492
# M6                49 (  7.9%)       572 ( 92.1%)        621
# M7                49 (  8.0%)       560 ( 92.0%)        609
#-----------------------------------------------------------
#               199204 ( 35.7%)    358731 ( 64.3%)     557935 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 6
#
#detailRoute Statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = -143.73 (MB)
#Total memory = 3804.92 (MB)
#Peak memory = 4309.84 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:37
#Elapsed time = 00:01:37
#Increased memory = -288.14 (MB)
#Total memory = 3750.85 (MB)
#Peak memory = 4309.84 (MB)
#Number of warnings = 26
#Total number of warnings = 82
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 14 15:29:50 2022
#
**optDesign ... cpu = 0:06:29, real = 0:06:28, mem = 3702.5M, totSessionCpu=6:26:57 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=80513 and nets=85484 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/fullchip_699_Pwv4Q0.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 4365.4M)
Extracted 10.0002% (CPU Time= 0:00:03.2  MEM= 4437.7M)
Extracted 20.0002% (CPU Time= 0:00:04.0  MEM= 4437.7M)
Extracted 30.0002% (CPU Time= 0:00:04.7  MEM= 4437.7M)
Extracted 40.0002% (CPU Time= 0:00:05.6  MEM= 4437.7M)
Extracted 50.0002% (CPU Time= 0:00:07.0  MEM= 4441.7M)
Extracted 60.0002% (CPU Time= 0:00:09.6  MEM= 4441.7M)
Extracted 70.0002% (CPU Time= 0:00:11.9  MEM= 4441.7M)
Extracted 80.0001% (CPU Time= 0:00:12.9  MEM= 4441.7M)
Extracted 90.0001% (CPU Time= 0:00:14.1  MEM= 4441.7M)
Extracted 100% (CPU Time= 0:00:17.2  MEM= 4441.7M)
Number of Extracted Resistors     : 1455623
Number of Extracted Ground Cap.   : 1449735
Number of Extracted Coupling Cap. : 2519592
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 4410.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:23.3  Real Time: 0:00:22.0  MEM: 4410.461M)
**optDesign ... cpu = 0:06:53, real = 0:06:50, mem = 3706.8M, totSessionCpu=6:27:20 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4381.45)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 85461
AAE_INFO-618: Total number of nets in the design is 85484,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4440.13 CPU=0:00:28.2 REAL=0:00:28.0)
End delay calculation (fullDC). (MEM=4440.13 CPU=0:00:31.6 REAL=0:00:32.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4440.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 4440.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4397.25)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 85461. 
Total number of fetched objects 85461
AAE_INFO-618: Total number of nets in the design is 85484,  13.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4403.4 CPU=0:00:14.4 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=4403.4 CPU=0:00:14.9 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:01:03 real=0:01:03 totSessionCpu=6:28:23 mem=4403.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=4403.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=4403.4M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=4403.4M
** Profile ** DRVs :  cpu=0:00:01.7, mem=4418.7M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.048  | -3.048  | -0.255  |
|           TNS (ns):| -2804.7 | -2802.7 | -1.921  |
|    Violating Paths:|  3186   |  3152   |   36    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.802%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4418.7M
**optDesign ... cpu = 0:08:00, real = 0:07:56, mem = 3853.3M, totSessionCpu=6:28:27 **
**optDesign ... cpu = 0:08:00, real = 0:07:56, mem = 3853.3M, totSessionCpu=6:28:27 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -3.048
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 370 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:28:27.6/6:28:09.7 (1.0), mem = 4380.7M
(I,S,L,T): WC_VIEW: 213.793, 110.999, 3.12886, 327.921
*info: 370 clock nets excluded
*info: 2 special nets excluded.
*info: 23 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.048 TNS Slack -2804.658 Density 88.80
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -1.921|
|reg2reg   |-3.048|-2802.739|
|HEPG      |-3.048|-2802.739|
|All Paths |-3.048|-2804.658|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:00.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_18_/D |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:02.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign0_reg_14_/D |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:01.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign6_reg_18_/D |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:01.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:01.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:00.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:01.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:00.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:00.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:01.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:00.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:00.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_4_/D         |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:00.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory14_reg_23_/D |
|  -3.048|   -3.048|-2802.739|-2804.658|    88.80%|   0:00:00.0| 4536.1M|   WC_VIEW|  reg2reg| core_instance_sfp_instance_sfp_out_sign3_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.9 real=0:00:07.0 mem=4536.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:07.8 real=0:00:08.0 mem=4536.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -1.921|
|reg2reg   |-3.048|-2802.739|
|HEPG      |-3.048|-2802.739|
|All Paths |-3.048|-2804.658|
+----------+------+---------+

OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.255|   -1.921|
|reg2reg   |-3.048|-2802.739|
|HEPG      |-3.048|-2802.739|
|All Paths |-3.048|-2804.658|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 370 constrained nets 
Layer 5 has 17 constrained nets 
Layer 7 has 141 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:08.9 real=0:00:09.0 mem=4536.1M) ***
(I,S,L,T): WC_VIEW: 213.793, 110.999, 3.12886, 327.921
*** SetupOpt [finish] : cpu/real = 0:00:23.9/0:00:23.9 (1.0), totSession cpu/real = 6:28:51.5/6:28:33.7 (1.0), mem = 4517.0M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:08:24, real = 0:08:21, mem = 4098.1M, totSessionCpu=6:28:52 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=4449.98M, totSessionCpu=6:28:54).
**optDesign ... cpu = 0:08:27, real = 0:08:23, mem = 4098.2M, totSessionCpu=6:28:54 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:31, real = 0:08:28, mem = 4082.1M, totSessionCpu=6:28:59 **
** Profile ** Start :  cpu=0:00:00.0, mem=4450.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=4450.0M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4460.0M
** Profile ** Total reports :  cpu=0:00:00.8, mem=4450.0M
** Profile ** DRVs :  cpu=0:00:03.8, mem=4450.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.048  | -3.048  | -0.255  |
|           TNS (ns):| -2804.7 | -2802.7 | -1.921  |
|    Violating Paths:|  3186   |  3152   |   36    |
|          All Paths:|  24704  |  13186  |  19904  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.802%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4450.0M
**optDesign ... cpu = 0:08:38, real = 0:08:35, mem = 4067.6M, totSessionCpu=6:29:05 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/14 15:31:57, mem=3978.6M)
% Begin Save ccopt configuration ... (date=03/14 15:31:58, mem=3978.6M)
% End Save ccopt configuration ... (date=03/14 15:31:58, total cpu=0:00:00.5, real=0:00:00.0, peak res=3978.9M, current mem=3978.9M)
% Begin Save netlist data ... (date=03/14 15:31:58, mem=3978.9M)
Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 15:31:59, total cpu=0:00:00.3, real=0:00:01.0, peak res=3978.9M, current mem=3978.9M)
Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 15:31:59, mem=3980.0M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 15:31:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=3980.0M, current mem=3980.0M)
Saving scheduling_file.cts.699 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/14 15:32:01, mem=3984.4M)
% End Save clock tree data ... (date=03/14 15:32:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=3984.4M, current mem=3984.4M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 15:32:01, mem=3984.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 15:32:01, total cpu=0:00:00.4, real=0:00:01.0, peak res=3984.5M, current mem=3984.5M)
Saving Drc markers ...
... 6 markers are saved ...
... 0 geometry drc markers are saved ...
... 6 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/14 15:32:02, mem=3984.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 15:32:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=3984.5M, current mem=3984.5M)
% Begin Save routing data ... (date=03/14 15:32:02, mem=3984.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:01.0 mem=4389.6M) ***
% End Save routing data ... (date=03/14 15:32:03, total cpu=0:00:01.2, real=0:00:01.0, peak res=3984.9M, current mem=3984.9M)
Saving property file route.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4392.6M) ***
#Saving pin access data to file route.enc.dat/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/14 15:32:05, mem=3984.9M)
% End Save power constraints data ... (date=03/14 15:32:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=3984.9M, current mem=3984.9M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/14 15:32:07, total cpu=0:00:07.9, real=0:00:09.0, peak res=3985.1M, current mem=3985.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 4383.6) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 61.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 40
  Overlap     : 0
End Summary

  Verification Complete : 40 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:01:01  MEM: 621.6M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Mar 14 15:33:08 2022

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (626.5600, 624.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 15:33:08 **** Processed 5000 nets.
**** 15:33:09 **** Processed 10000 nets.
**** 15:33:09 **** Processed 15000 nets.
**** 15:33:09 **** Processed 20000 nets.
**WARN: (IMPVFC-97):	IO pin acc of net acc has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin div of net div has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin wr_norm of net wr_norm has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**** 15:33:10 **** Processed 25000 nets.
**** 15:33:10 **** Processed 30000 nets.
**** 15:33:10 **** Processed 35000 nets.
**** 15:33:10 **** Processed 40000 nets.
**** 15:33:10 **** Processed 45000 nets.
**** 15:33:11 **** Processed 50000 nets.
**** 15:33:11 **** Processed 55000 nets.
**** 15:33:11 **** Processed 60000 nets.
**** 15:33:11 **** Processed 65000 nets.
**** 15:33:12 **** Processed 70000 nets.
**** 15:33:12 **** Processed 75000 nets.
**** 15:33:12 **** Processed 80000 nets.
**** 15:33:12 **** Processed 85000 nets.
Net VDD: has special routes with opens, dangling Wire.
Net VSS: has special routes with opens, dangling Wire.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    348 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    652 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Mon Mar 14 15:33:12 2022
Time Elapsed: 0:00:04.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.1  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4731.64MB/6211.79MB/4734.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4731.64MB/6211.79MB/4734.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4731.64MB/6211.79MB/4734.27MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 15:33:18 (2022-Mar-14 22:33:18 GMT)
2022-Mar-14 15:33:18 (2022-Mar-14 22:33:18 GMT): 10%
2022-Mar-14 15:33:18 (2022-Mar-14 22:33:18 GMT): 20%
2022-Mar-14 15:33:18 (2022-Mar-14 22:33:18 GMT): 30%
2022-Mar-14 15:33:18 (2022-Mar-14 22:33:18 GMT): 40%
2022-Mar-14 15:33:18 (2022-Mar-14 22:33:18 GMT): 50%
2022-Mar-14 15:33:18 (2022-Mar-14 22:33:18 GMT): 60%
2022-Mar-14 15:33:19 (2022-Mar-14 22:33:19 GMT): 70%
2022-Mar-14 15:33:19 (2022-Mar-14 22:33:19 GMT): 80%
2022-Mar-14 15:33:19 (2022-Mar-14 22:33:19 GMT): 90%

Finished Levelizing
2022-Mar-14 15:33:19 (2022-Mar-14 22:33:19 GMT)

Starting Activity Propagation
2022-Mar-14 15:33:19 (2022-Mar-14 22:33:19 GMT)
2022-Mar-14 15:33:20 (2022-Mar-14 22:33:20 GMT): 10%
2022-Mar-14 15:33:21 (2022-Mar-14 22:33:21 GMT): 20%

Finished Activity Propagation
2022-Mar-14 15:33:22 (2022-Mar-14 22:33:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=4732.60MB/6211.79MB/4734.27MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2022-Mar-14 15:33:22 (2022-Mar-14 22:33:22 GMT)
 ... Calculating switching power
2022-Mar-14 15:33:23 (2022-Mar-14 22:33:23 GMT): 10%
2022-Mar-14 15:33:23 (2022-Mar-14 22:33:23 GMT): 20%
2022-Mar-14 15:33:23 (2022-Mar-14 22:33:23 GMT): 30%
2022-Mar-14 15:33:23 (2022-Mar-14 22:33:23 GMT): 40%
2022-Mar-14 15:33:24 (2022-Mar-14 22:33:24 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 15:33:24 (2022-Mar-14 22:33:24 GMT): 60%
2022-Mar-14 15:33:25 (2022-Mar-14 22:33:25 GMT): 70%
2022-Mar-14 15:33:26 (2022-Mar-14 22:33:26 GMT): 80%
2022-Mar-14 15:33:27 (2022-Mar-14 22:33:27 GMT): 90%

Finished Calculating power
2022-Mar-14 15:33:31 (2022-Mar-14 22:33:31 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=4733.07MB/6211.79MB/4734.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4733.07MB/6211.79MB/4734.27MB)

Ended Power Analysis: (cpu=0:00:14, real=0:00:14, mem(process/total/peak)=4733.07MB/6211.79MB/4734.27MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4733.07MB/6211.79MB/4734.27MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      217.14183449 	   62.2340%
Total Switching Power:     128.47449384 	   36.8215%
Total Leakage Power:         3.29532128 	    0.9445%
Total Power:               348.91164765
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=4732.93MB/6211.79MB/4734.27MB)


Output file is .//fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          80513

Ports/Pins                           307
    metal layer M4                   307

Nets                              896165
    metal layer M1                 14760
    metal layer M2                496584
    metal layer M3                265025
    metal layer M4                 98177
    metal layer M5                 16950
    metal layer M6                  3091
    metal layer M7                   961
    metal layer M8                   617

    Via Instances                 557935

Special Nets                         348
    metal layer M1                   348

    Via Instances                      0

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               85772
    metal layer M1                  5048
    metal layer M2                 59116
    metal layer M3                 18316
    metal layer M4                  2753
    metal layer M5                   400
    metal layer M6                   123
    metal layer M7                     8
    metal layer M8                     8


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Mon Mar 14 15:33:35 2022 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Mon Mar 14 15:33:37 2022 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/.mmmc3lUp5L/modes/CON/CON.sdc' ...
Current (total cpu=6:30:48, real=6:30:35, peak res=4737.5M, current mem=3612.2M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3623.5M, current mem=3623.5M)
Current (total cpu=6:30:48, real=6:30:35, peak res=4737.5M, current mem=3623.5M)
Reading latency file '/tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/.mmmc3lUp5L/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=4524.04 CPU=0:00:00.2 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4571.6)
Total number of fetched objects 85461
AAE_INFO-618: Total number of nets in the design is 85484,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4647.04 CPU=0:00:28.1 REAL=0:00:28.0)
End delay calculation (fullDC). (MEM=4619.96 CPU=0:00:30.5 REAL=0:00:30.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4620.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 4620.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4581.96)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 85461. 
Total number of fetched objects 85461
AAE_INFO-618: Total number of nets in the design is 85484,  14.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4588.12 CPU=0:00:15.8 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=4588.12 CPU=0:00:16.2 REAL=0:00:16.0)
TAMODEL Cpu User Time =   36.7 sec
TAMODEL Memory Usage  =   25.1 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4604.98)
Total number of fetched objects 85461
AAE_INFO-618: Total number of nets in the design is 85484,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4645.2 CPU=0:00:26.1 REAL=0:00:26.0)
End delay calculation (fullDC). (MEM=4645.2 CPU=0:00:28.3 REAL=0:00:28.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4645.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 4645.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4594.2)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 85461. 
Total number of fetched objects 85461
AAE_INFO-618: Total number of nets in the design is 85484,  14.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4600.35 CPU=0:00:15.4 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=4600.35 CPU=0:00:15.8 REAL=0:00:15.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/.mmmcCUJafn/modes/CON/CON.sdc' ...
Current (total cpu=6:33:25, real=6:33:12, peak res=4737.5M, current mem=3602.3M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3613.6M, current mem=3613.6M)
Current (total cpu=6:33:25, real=6:33:12, peak res=4737.5M, current mem=3613.6M)
Reading latency file '/tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/.mmmcCUJafn/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=4509.48 CPU=0:00:00.2 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=80513 and nets=85484 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_699_ieng6-641.ucsd.edu_cdrewes_NTZFPr/fullchip_699_Pwv4Q0.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 4505.5M)
Extracted 10.0002% (CPU Time= 0:00:03.1  MEM= 4585.8M)
Extracted 20.0002% (CPU Time= 0:00:03.7  MEM= 4585.8M)
Extracted 30.0002% (CPU Time= 0:00:04.3  MEM= 4585.8M)
Extracted 40.0002% (CPU Time= 0:00:05.0  MEM= 4585.8M)
Extracted 50.0002% (CPU Time= 0:00:06.1  MEM= 4589.8M)
Extracted 60.0002% (CPU Time= 0:00:08.1  MEM= 4589.8M)
Extracted 70.0002% (CPU Time= 0:00:10.2  MEM= 4589.8M)
Extracted 80.0001% (CPU Time= 0:00:11.0  MEM= 4589.8M)
Extracted 90.0001% (CPU Time= 0:00:12.0  MEM= 4589.8M)
Extracted 100% (CPU Time= 0:00:14.6  MEM= 4589.8M)
Number of Extracted Resistors     : 1455623
Number of Extracted Ground Cap.   : 1449735
Number of Extracted Coupling Cap. : 2519548
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 4573.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:20.4  Real Time: 0:00:19.0  MEM: 4573.773M)
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4596.76)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 85461
AAE_INFO-618: Total number of nets in the design is 85484,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4670.19 CPU=0:00:25.3 REAL=0:00:25.0)
End delay calculation (fullDC). (MEM=4643.11 CPU=0:00:28.4 REAL=0:00:28.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4643.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 4643.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4597.11)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 85461. 
Total number of fetched objects 85461
AAE_INFO-618: Total number of nets in the design is 85484,  10.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=4603.27 CPU=0:00:10.6 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=4603.27 CPU=0:00:11.0 REAL=0:00:11.0)
TAMODEL Cpu User Time =   35.0 sec
TAMODEL Memory Usage  =   25.1 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4620.13)
Total number of fetched objects 85461
AAE_INFO-618: Total number of nets in the design is 85484,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4660.35 CPU=0:00:24.1 REAL=0:00:24.0)
End delay calculation (fullDC). (MEM=4660.35 CPU=0:00:26.3 REAL=0:00:26.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4660.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 4660.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4606.35)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 85461. 
Total number of fetched objects 85461
AAE_INFO-618: Total number of nets in the design is 85484,  10.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=4612.5 CPU=0:00:10.9 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=4612.5 CPU=0:00:11.2 REAL=0:00:11.0)
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 4592.305M, initial mem = 283.785M) ***
*** Message Summary: 3584 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=6:58:19, real=8:43:07, mem=4592.3M) ---
