\doxysubsubsection{DMA\+\_\+\+Exported\+\_\+\+Constants}
\hypertarget{group__DMA__Exported__Constants}{}\label{group__DMA__Exported__Constants}\index{DMA\_Exported\_Constants@{DMA\_Exported\_Constants}}
Collaboration diagram for DMA\+\_\+\+Exported\+\_\+\+Constants\+:
% FIG 0
\doxysubsubsubsubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__DMA__channel}{DMA\+\_\+channel}}
\item 
\mbox{\hyperlink{group__DMA__data__transfer__direction}{DMA\+\_\+data\+\_\+transfer\+\_\+direction}}
\item 
\mbox{\hyperlink{group__DMA__data__buffer__size}{DMA\+\_\+data\+\_\+buffer\+\_\+size}}
\item 
\mbox{\hyperlink{group__DMA__peripheral__incremented__mode}{DMA\+\_\+peripheral\+\_\+incremented\+\_\+mode}}
\item 
\mbox{\hyperlink{group__DMA__memory__incremented__mode}{DMA\+\_\+memory\+\_\+incremented\+\_\+mode}}
\item 
\mbox{\hyperlink{group__DMA__peripheral__data__size}{DMA\+\_\+peripheral\+\_\+data\+\_\+size}}
\item 
\mbox{\hyperlink{group__DMA__memory__data__size}{DMA\+\_\+memory\+\_\+data\+\_\+size}}
\item 
\mbox{\hyperlink{group__DMA__circular__normal__mode}{DMA\+\_\+circular\+\_\+normal\+\_\+mode}}
\item 
\mbox{\hyperlink{group__DMA__priority__level}{DMA\+\_\+priority\+\_\+level}}
\item 
\mbox{\hyperlink{group__DMA__fifo__direct__mode}{DMA\+\_\+fifo\+\_\+direct\+\_\+mode}}
\item 
\mbox{\hyperlink{group__DMA__fifo__threshold__level}{DMA\+\_\+fifo\+\_\+threshold\+\_\+level}}
\item 
\mbox{\hyperlink{group__DMA__memory__burst}{DMA\+\_\+memory\+\_\+burst}}
\item 
\mbox{\hyperlink{group__DMA__peripheral__burst}{DMA\+\_\+peripheral\+\_\+burst}}
\item 
\mbox{\hyperlink{group__DMA__fifo__status__level}{DMA\+\_\+fifo\+\_\+status\+\_\+level}}
\item 
\mbox{\hyperlink{group__DMA__flags__definition}{DMA\+\_\+flags\+\_\+definition}}
\item 
\mbox{\hyperlink{group__DMA__interrupt__enable__definitions}{DMA\+\_\+interrupt\+\_\+enable\+\_\+definitions}}
\item 
\mbox{\hyperlink{group__DMA__interrupts__definitions}{DMA\+\_\+interrupts\+\_\+definitions}}
\item 
\mbox{\hyperlink{group__DMA__peripheral__increment__offset}{DMA\+\_\+peripheral\+\_\+increment\+\_\+offset}}
\item 
\mbox{\hyperlink{group__DMA__flow__controller__definitions}{DMA\+\_\+flow\+\_\+controller\+\_\+definitions}}
\item 
\mbox{\hyperlink{group__DMA__memory__targets__definitions}{DMA\+\_\+memory\+\_\+targets\+\_\+definitions}}
\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Constants_gabcab9fa1c48b148703a8f41c1d99e0c8}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Constants_gaad08400369c8c129927cdb9cf1baae29}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+CONTROLLER}}(CONTROLLER)
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__DMA__Exported__Constants_gaad08400369c8c129927cdb9cf1baae29}\label{group__DMA__Exported__Constants_gaad08400369c8c129927cdb9cf1baae29} 
\index{DMA\_Exported\_Constants@{DMA\_Exported\_Constants}!IS\_DMA\_ALL\_CONTROLLER@{IS\_DMA\_ALL\_CONTROLLER}}
\index{IS\_DMA\_ALL\_CONTROLLER@{IS\_DMA\_ALL\_CONTROLLER}!DMA\_Exported\_Constants@{DMA\_Exported\_Constants}}
\doxysubsubsubsubsection{\texorpdfstring{IS\_DMA\_ALL\_CONTROLLER}{IS\_DMA\_ALL\_CONTROLLER}}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+CONTROLLER(\begin{DoxyParamCaption}\item[{}]{CONTROLLER }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((CONTROLLER)\ ==\ DMA1)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONTROLLER)\ ==\ DMA2))}

\end{DoxyCode}
\Hypertarget{group__DMA__Exported__Constants_gabcab9fa1c48b148703a8f41c1d99e0c8}\label{group__DMA__Exported__Constants_gabcab9fa1c48b148703a8f41c1d99e0c8} 
\index{DMA\_Exported\_Constants@{DMA\_Exported\_Constants}!IS\_DMA\_ALL\_PERIPH@{IS\_DMA\_ALL\_PERIPH}}
\index{IS\_DMA\_ALL\_PERIPH@{IS\_DMA\_ALL\_PERIPH}!DMA\_Exported\_Constants@{DMA\_Exported\_Constants}}
\doxysubsubsubsubsection{\texorpdfstring{IS\_DMA\_ALL\_PERIPH}{IS\_DMA\_ALL\_PERIPH}}
{\footnotesize\ttfamily \#define IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+PERIPH(\begin{DoxyParamCaption}\item[{}]{PERIPH }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((PERIPH)\ ==\ DMA1\_Stream0)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream1)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream2)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream3)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream4)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream5)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream6)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA1\_Stream7)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream0)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream1)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream2)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream3)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream4)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream5)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream6)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ DMA2\_Stream7))}

\end{DoxyCode}
\input{group__DMA__channel}
\input{group__DMA__data__transfer__direction}
\input{group__DMA__data__buffer__size}
\input{group__DMA__peripheral__incremented__mode}
\input{group__DMA__memory__incremented__mode}
\input{group__DMA__peripheral__data__size}
\input{group__DMA__memory__data__size}
\input{group__DMA__circular__normal__mode}
\input{group__DMA__priority__level}
\input{group__DMA__fifo__direct__mode}
\input{group__DMA__fifo__threshold__level}
\input{group__DMA__memory__burst}
\input{group__DMA__peripheral__burst}
\input{group__DMA__fifo__status__level}
\input{group__DMA__flags__definition}
\input{group__DMA__interrupt__enable__definitions}
\input{group__DMA__interrupts__definitions}
\input{group__DMA__peripheral__increment__offset}
\input{group__DMA__flow__controller__definitions}
\input{group__DMA__memory__targets__definitions}
