Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jun 19 17:11:58 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.558    -2935.189                   1065                 9213        0.055        0.000                      0                 9185        1.845        0.000                       0                  3321  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.558    -2934.468                   1011                 4397        0.085        0.000                      0                 4369        3.500        0.000                       0                  1733  
clk_fpga_0                                             0.128        0.000                      0                 4186        0.055        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.940     -149.671                    341                 2214        0.109        0.000                      0                 2214  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  2.778        0.000                      0                    8        0.598        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :         1011  Failing Endpoints,  Worst Slack       -5.558ns,  Total Violation    -2934.468ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.558ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.407ns  (logic 6.734ns (50.229%)  route 6.673ns (49.771%))
  Logic Levels:           22  (CARRY4=15 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.666     4.827    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X35Y16         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.419     5.246 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5_i_2_psdsp_1/Q
                         net (fo=3, routed)           0.736     5.982    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg__0_n_98
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.299     6.281 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5_i_2/O
                         net (fo=1, routed)           0.658     6.940    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.344 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.344    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.461    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.578    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.695 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.695    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.812 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.812    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.929    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.046 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11/CO[3]
                         net (fo=1, routed)           0.009     8.055    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.378 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__12/O[1]
                         net (fo=1, routed)           0.733     9.111    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg__2[0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I1_O)        0.306     9.417 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.417    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.967 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.967    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.280 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.791    11.070    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.306    11.376 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.376    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.954 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[2]
                         net (fo=3, routed)           0.572    12.526    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_5
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.301    12.827 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.827    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.228 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.228    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.450 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.740    14.190    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[79]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.299    14.489 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.489    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.039 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.039    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.373 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[1]
                         net (fo=2, routed)           0.772    16.145    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.303    16.448 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.050    17.498    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.622 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4/O
                         net (fo=5, routed)           0.612    18.234    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-11]
    SLICE_X28Y24         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.482    12.394    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X28Y24         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4_psdsp_2/C
                         clock pessimism              0.364    12.758    
                         clock uncertainty           -0.035    12.723    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)       -0.047    12.676    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                 -5.558    

Slack (VIOLATED) :        -5.534ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.383ns  (logic 6.687ns (49.967%)  route 6.696ns (50.033%))
  Logic Levels:           21  (CARRY4=14 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 12.390 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.662     4.823    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X30Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.341 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/Q
                         net (fo=3, routed)           0.645     5.986    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_n_0_[9]
    SLICE_X31Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4/O
                         net (fo=1, routed)           0.802     6.912    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.462 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.462    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.579    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.696 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.696    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.813 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.813    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.930    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.047 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11/CO[3]
                         net (fo=1, routed)           0.009     8.056    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.379 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__12/O[1]
                         net (fo=1, routed)           0.733     9.112    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg__2[0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I1_O)        0.306     9.418 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.418    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.968 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.968    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.281 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.791    11.071    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.306    11.377 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.377    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.955 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[2]
                         net (fo=3, routed)           0.572    12.527    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_5
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.301    12.828 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.828    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.229 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.229    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.451 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.740    14.191    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[79]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.299    14.490 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.490    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.040 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.040    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.374 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[1]
                         net (fo=2, routed)           0.852    16.226    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.303    16.529 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.207    17.735    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124    17.859 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9/O
                         net (fo=4, routed)           0.347    18.206    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-33]
    SLICE_X25Y24         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.478    12.390    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X25Y24         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9_psdsp_1/C
                         clock pessimism              0.364    12.754    
                         clock uncertainty           -0.035    12.719    
    SLICE_X25Y24         FDRE (Setup_fdre_C_D)       -0.047    12.672    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                 -5.534    

Slack (VIOLATED) :        -5.527ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.382ns  (logic 6.687ns (49.971%)  route 6.695ns (50.029%))
  Logic Levels:           21  (CARRY4=14 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.662     4.823    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X30Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.341 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/Q
                         net (fo=3, routed)           0.645     5.986    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_n_0_[9]
    SLICE_X31Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4/O
                         net (fo=1, routed)           0.802     6.912    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.462 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.462    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.579    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.696 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.696    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.813 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.813    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.930    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.047 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11/CO[3]
                         net (fo=1, routed)           0.009     8.056    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.379 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__12/O[1]
                         net (fo=1, routed)           0.733     9.112    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg__2[0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I1_O)        0.306     9.418 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.418    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.968 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.968    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.281 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.791    11.071    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.306    11.377 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.377    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.955 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[2]
                         net (fo=3, routed)           0.572    12.527    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_5
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.301    12.828 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.828    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.229 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.229    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.451 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.740    14.191    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[79]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.299    14.490 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.490    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.040 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.040    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.374 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[1]
                         net (fo=2, routed)           0.852    16.226    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.303    16.529 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.207    17.735    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124    17.859 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9/O
                         net (fo=4, routed)           0.346    18.205    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-33]
    SLICE_X25Y23         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.480    12.392    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X25Y23         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9_psdsp/C
                         clock pessimism              0.364    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)       -0.043    12.678    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9_psdsp
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -18.205    
  -------------------------------------------------------------------
                         slack                                 -5.527    

Slack (VIOLATED) :        -5.513ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_5_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.372ns  (logic 6.687ns (50.009%)  route 6.685ns (49.991%))
  Logic Levels:           21  (CARRY4=14 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.662     4.823    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X30Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.341 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/Q
                         net (fo=3, routed)           0.645     5.986    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_n_0_[9]
    SLICE_X31Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4/O
                         net (fo=1, routed)           0.802     6.912    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.462 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.462    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.579    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.696 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.696    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.813 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.813    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.930    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.047 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11/CO[3]
                         net (fo=1, routed)           0.009     8.056    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.379 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__12/O[1]
                         net (fo=1, routed)           0.733     9.112    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg__2[0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I1_O)        0.306     9.418 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.418    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.968 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.968    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.281 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.791    11.071    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.306    11.377 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.377    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.955 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[2]
                         net (fo=3, routed)           0.572    12.527    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_5
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.301    12.828 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.828    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.229 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.229    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.451 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.740    14.191    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[79]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.299    14.490 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.490    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.040 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.040    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.374 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[1]
                         net (fo=2, routed)           0.852    16.226    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.303    16.529 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          0.792    17.320    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.444 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_5/O
                         net (fo=4, routed)           0.750    18.195    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-29]
    SLICE_X25Y22         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_5_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.481    12.393    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X25Y22         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_5_psdsp_3/C
                         clock pessimism              0.364    12.757    
                         clock uncertainty           -0.035    12.722    
    SLICE_X25Y22         FDRE (Setup_fdre_C_D)       -0.040    12.682    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_5_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -18.195    
  -------------------------------------------------------------------
                         slack                                 -5.513    

Slack (VIOLATED) :        -5.499ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.351ns  (logic 6.687ns (50.084%)  route 6.664ns (49.916%))
  Logic Levels:           21  (CARRY4=14 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.662     4.823    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X30Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.341 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/Q
                         net (fo=3, routed)           0.645     5.986    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_n_0_[9]
    SLICE_X31Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4/O
                         net (fo=1, routed)           0.802     6.912    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.462 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.462    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.579    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.696 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.696    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.813 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.813    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.930    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.047 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11/CO[3]
                         net (fo=1, routed)           0.009     8.056    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.379 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__12/O[1]
                         net (fo=1, routed)           0.733     9.112    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg__2[0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I1_O)        0.306     9.418 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.418    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.968 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.968    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.281 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.791    11.071    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.306    11.377 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.377    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.955 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[2]
                         net (fo=3, routed)           0.572    12.527    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_5
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.301    12.828 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.828    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.229 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.229    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.451 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.740    14.191    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[79]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.299    14.490 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.490    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.040 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.040    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.374 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[1]
                         net (fo=2, routed)           0.772    16.146    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.303    16.449 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.050    17.499    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.623 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4/O
                         net (fo=5, routed)           0.552    18.175    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-11]
    SLICE_X31Y25         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.482    12.394    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X31Y25         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4_psdsp/C
                         clock pessimism              0.364    12.758    
                         clock uncertainty           -0.035    12.723    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)       -0.047    12.676    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -18.175    
  -------------------------------------------------------------------
                         slack                                 -5.499    

Slack (VIOLATED) :        -5.493ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.376ns  (logic 6.687ns (49.992%)  route 6.689ns (50.008%))
  Logic Levels:           21  (CARRY4=14 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.662     4.823    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X30Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.341 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/Q
                         net (fo=3, routed)           0.645     5.986    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_n_0_[9]
    SLICE_X31Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4/O
                         net (fo=1, routed)           0.802     6.912    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.462 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.462    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.579    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.696 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.696    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.813 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.813    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.930    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.047 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11/CO[3]
                         net (fo=1, routed)           0.009     8.056    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.379 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__12/O[1]
                         net (fo=1, routed)           0.733     9.112    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg__2[0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I1_O)        0.306     9.418 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.418    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.968 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.968    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.281 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.791    11.071    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.306    11.377 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.377    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.955 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[2]
                         net (fo=3, routed)           0.572    12.527    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_5
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.301    12.828 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.828    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.229 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.229    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.451 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.740    14.191    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[79]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.299    14.490 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.490    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.040 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.040    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.374 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[1]
                         net (fo=2, routed)           0.772    16.146    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.303    16.449 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.050    17.499    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.623 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4/O
                         net (fo=5, routed)           0.576    18.199    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-11]
    SLICE_X28Y25         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.482    12.394    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X28Y25         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4_psdsp_3/C
                         clock pessimism              0.364    12.758    
                         clock uncertainty           -0.035    12.723    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)       -0.016    12.707    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -18.199    
  -------------------------------------------------------------------
                         slack                                 -5.493    

Slack (VIOLATED) :        -5.457ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_10_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.316ns  (logic 6.734ns (50.572%)  route 6.582ns (49.428%))
  Logic Levels:           22  (CARRY4=15 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.666     4.827    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X35Y16         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.419     5.246 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5_i_2_psdsp_1/Q
                         net (fo=3, routed)           0.736     5.982    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg__0_n_98
    SLICE_X35Y19         LUT3 (Prop_lut3_I2_O)        0.299     6.281 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5_i_2/O
                         net (fo=1, routed)           0.658     6.940    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.344 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.344    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__5_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.461    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.578    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.695 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.695    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.812 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.812    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.929    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.046 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11/CO[3]
                         net (fo=1, routed)           0.009     8.055    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.378 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__12/O[1]
                         net (fo=1, routed)           0.733     9.111    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg__2[0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I1_O)        0.306     9.417 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.417    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.967 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.967    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.280 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.791    11.070    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.306    11.376 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.376    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.954 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[2]
                         net (fo=3, routed)           0.572    12.526    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_5
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.301    12.827 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.827    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.228 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.228    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.450 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.740    14.190    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[79]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.299    14.489 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.489    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.039 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.039    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.373 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[1]
                         net (fo=2, routed)           0.852    16.225    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.303    16.528 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.003    17.530    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.654 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_10/O
                         net (fo=4, routed)           0.488    18.143    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-17]
    SLICE_X31Y22         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_10_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.485    12.397    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X31Y22         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_10_psdsp_1/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)       -0.040    12.686    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_10_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                 -5.457    

Slack (VIOLATED) :        -5.453ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/output1_sf_reg[-11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.315ns  (logic 6.687ns (50.222%)  route 6.628ns (49.778%))
  Logic Levels:           21  (CARRY4=14 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.662     4.823    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X30Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.341 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/Q
                         net (fo=3, routed)           0.645     5.986    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_n_0_[9]
    SLICE_X31Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4/O
                         net (fo=1, routed)           0.802     6.912    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.462 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.462    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.579    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.696 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.696    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.813 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.813    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.930    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.047 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11/CO[3]
                         net (fo=1, routed)           0.009     8.056    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.379 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__12/O[1]
                         net (fo=1, routed)           0.733     9.112    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg__2[0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I1_O)        0.306     9.418 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.418    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.968 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.968    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.281 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.791    11.071    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.306    11.377 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.377    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.955 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[2]
                         net (fo=3, routed)           0.572    12.527    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_5
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.301    12.828 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.828    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.229 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.229    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.451 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.740    14.191    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[79]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.299    14.490 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.490    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.040 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.040    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.374 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[1]
                         net (fo=2, routed)           0.772    16.146    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.303    16.449 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.050    17.499    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.623 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_4/O
                         net (fo=5, routed)           0.515    18.138    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-11]
    SLICE_X26Y23         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/output1_sf_reg[-11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.484    12.396    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X26Y23         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/output1_sf_reg[-11]/C
                         clock pessimism              0.364    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)       -0.040    12.685    system_i/biquadFilter_CHB/biquadFilter_0/inst/output1_sf_reg[-11]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -18.138    
  -------------------------------------------------------------------
                         slack                                 -5.453    

Slack (VIOLATED) :        -5.410ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.250ns  (logic 6.687ns (50.468%)  route 6.563ns (49.532%))
  Logic Levels:           21  (CARRY4=14 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.662     4.823    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X30Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.341 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/Q
                         net (fo=3, routed)           0.645     5.986    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_n_0_[9]
    SLICE_X31Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4/O
                         net (fo=1, routed)           0.802     6.912    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.462 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.462    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.579    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.696 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.696    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.813 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.813    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.930    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.047 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11/CO[3]
                         net (fo=1, routed)           0.009     8.056    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.379 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__12/O[1]
                         net (fo=1, routed)           0.733     9.112    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg__2[0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I1_O)        0.306     9.418 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.418    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.968 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.968    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.281 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.791    11.071    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.306    11.377 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.377    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.955 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[2]
                         net (fo=3, routed)           0.572    12.527    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_5
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.301    12.828 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.828    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.229 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.229    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.451 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.740    14.191    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[79]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.299    14.490 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.490    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.040 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.040    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.374 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[1]
                         net (fo=2, routed)           0.852    16.226    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.303    16.529 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.207    17.735    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I3_O)        0.124    17.859 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9/O
                         net (fo=4, routed)           0.214    18.073    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-33]
    SLICE_X23Y23         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.480    12.392    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X23Y23         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9_psdsp_2/C
                         clock pessimism              0.364    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X23Y23         FDRE (Setup_fdre_C_D)       -0.058    12.663    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_9_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -18.073    
  -------------------------------------------------------------------
                         slack                                 -5.410    

Slack (VIOLATED) :        -5.395ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_10_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.239ns  (logic 6.687ns (50.510%)  route 6.552ns (49.490%))
  Logic Levels:           21  (CARRY4=14 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.662     4.823    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X30Y19         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.341 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[9]/Q
                         net (fo=3, routed)           0.645     5.986    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg_n_0_[9]
    SLICE_X31Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.110 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4/O
                         net (fo=1, routed)           0.802     6.912    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_i_4_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.462 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.462    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__6_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.579    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__7_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.696 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.696    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__8_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.813 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.813    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__9_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.930    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.047 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11/CO[3]
                         net (fo=1, routed)           0.009     8.056    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__11_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.379 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__12/O[1]
                         net (fo=1, routed)           0.733     9.112    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg__2[0]
    SLICE_X33Y25         LUT2 (Prop_lut2_I1_O)        0.306     9.418 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3/O
                         net (fo=1, routed)           0.000     9.418    system_i/biquadFilter_CHB/biquadFilter_0/inst/i__carry__16_i_3_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.968 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000     9.968    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.281 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[3]
                         net (fo=3, routed)           0.791    11.071    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_4
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.306    11.377 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.377    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___218_carry__11_i_3_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.955 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[2]
                         net (fo=3, routed)           0.572    12.527    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_5
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.301    12.828 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1/O
                         net (fo=1, routed)           0.000    12.828    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___385_carry__11_i_1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.229 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.229    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.451 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.740    14.191    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize[79]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.299    14.490 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.490    system_i/biquadFilter_CHB/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.040 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.040    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.374 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[1]
                         net (fo=2, routed)           0.852    16.226    system_i/biquadFilter_CHB/biquadFilter_0/inst/p_6_in
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.303    16.529 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          0.787    17.316    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X26Y26         LUT6 (Prop_lut6_I3_O)        0.124    17.440 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_10/O
                         net (fo=4, routed)           0.622    18.062    system_i/biquadFilter_CHB/biquadFilter_0/inst/resize__0[-34]
    SLICE_X26Y26         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_10_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.484    12.396    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X26Y26         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_10_psdsp_2/C
                         clock pessimism              0.364    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X26Y26         FDRE (Setup_fdre_C_D)       -0.058    12.667    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__0_i_10_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -18.062    
  -------------------------------------------------------------------
                         slack                                 -5.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_NS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.499%)  route 0.268ns (65.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.554     1.609    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X21Y32         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_NS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_NS_reg[1]/Q
                         net (fo=1, routed)           0.268     2.018    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_NS_reg_n_0_[1]
    SLICE_X28Y32         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.823     1.969    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X28Y32         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X28Y32         FDCE (Hold_fdce_C_D)         0.059     1.933    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.813%)  route 0.281ns (63.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.561     1.616    system_i/biquadFilter_CHA/gain_0/inst/clk_i
    SLICE_X32Y55         FDSE                                         r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDSE (Prop_fdse_C_Q)         0.164     1.780 r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[1]/Q
                         net (fo=1, routed)           0.281     2.062    system_i/SignalGenerator/outputCalibration_A/inst/input_i[1]
    SLICE_X32Y48         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.832     1.978    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X32Y48         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]/C
                         clock pessimism             -0.090     1.888    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.087     1.975    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-12]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.787%)  route 0.289ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.561     1.616    system_i/biquadFilter_CHA/gain_0/inst/clk_i
    SLICE_X33Y55         FDSE                                         r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDSE (Prop_fdse_C_Q)         0.141     1.757 r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[4]/Q
                         net (fo=1, routed)           0.289     2.046    system_i/SignalGenerator/outputCalibration_A/inst/input_i[4]
    SLICE_X33Y47         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.832     1.978    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X33Y47         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/C
                         clock pessimism             -0.090     1.888    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.070     1.958    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.625%)  route 0.198ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X9Y40          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-12]/Q
                         net (fo=2, routed)           0.198     1.959    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_12]
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.924     2.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.343     1.727    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082     1.809    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.625%)  route 0.198ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X9Y41          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-8]/Q
                         net (fo=2, routed)           0.198     1.959    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_8]
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.924     2.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.343     1.727    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.082     1.809    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.625%)  route 0.198ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X9Y42          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-4]/Q
                         net (fo=2, routed)           0.198     1.959    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_4]
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.924     2.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.343     1.727    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_B[9])
                                                      0.082     1.809    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.625%)  route 0.198ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X9Y40          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-12]/Q
                         net (fo=2, routed)           0.198     1.959    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_12]
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.923     2.068    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/CLK
                         clock pessimism             -0.343     1.726    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082     1.808    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.625%)  route 0.198ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X9Y41          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-8]/Q
                         net (fo=2, routed)           0.198     1.959    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_8]
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.923     2.068    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/CLK
                         clock pessimism             -0.343     1.726    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.082     1.808    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.625%)  route 0.198ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X9Y42          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-4]/Q
                         net (fo=2, routed)           0.198     1.959    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_4]
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.923     2.068    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/CLK
                         clock pessimism             -0.343     1.726    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_B[9])
                                                      0.082     1.808    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.502%)  route 0.199ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X9Y42          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-3]/Q
                         net (fo=2, routed)           0.199     1.960    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_3]
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.924     2.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.343     1.727    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_B[10])
                                                      0.082     1.809    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y23    system_i/biquadFilter_CHA/gain_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y21    system_i/biquadFilter_CHB/gain_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y19    system_i/biquadFilter_CHA/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y34    system_i/biquadFilter_CHA/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y17    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y9     system_i/biquadFilter_CHB/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y16    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y8     system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__7/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y43    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y43    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y49    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y48    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y46   system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y43    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y48    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y46   system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y43    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y43    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X30Y24   system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y25   system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_11_psdsp_1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y25   system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_11_psdsp_2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y25   system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_11_psdsp_3/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y25   system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_13_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y25   system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_13_psdsp_1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y24   system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_14_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y25   system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_14_psdsp_1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y24   system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_14_psdsp_2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y25   system_i/biquadFilter_CHB/biquadFilter_0/inst/arg_i_14_psdsp_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[24].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 1.450ns (19.530%)  route 5.974ns (80.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=32, routed)          5.974    10.497    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[24]
    SLICE_X28Y56         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[24].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y56         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[24].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X28Y56         FDRE (Setup_fdre_C_D)       -0.047    10.625    system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[24].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[24].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 1.450ns (19.823%)  route 5.865ns (80.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=32, routed)          5.865    10.387    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[24]
    SLICE_X27Y55         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[24].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y55         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[24].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)       -0.081    10.591    system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[24].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.591    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[24].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 1.450ns (19.857%)  route 5.852ns (80.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=32, routed)          5.852    10.375    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[24]
    SLICE_X26Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[24].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[24].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X26Y54         FDRE (Setup_fdre_C_D)       -0.067    10.605    system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[24].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.605    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[10].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 1.450ns (19.990%)  route 5.804ns (80.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=32, routed)          5.804    10.326    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[10]
    SLICE_X27Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[10].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[10].FDRE_inst/C
                         clock pessimism              0.130    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X27Y14         FDRE (Setup_fdre_C_D)       -0.105    10.586    system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[10].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.586    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[24].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 1.450ns (20.081%)  route 5.771ns (79.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=32, routed)          5.771    10.294    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[24]
    SLICE_X26Y56         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[24].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y56         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[24].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)       -0.095    10.577    system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[24].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.577    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[24].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 1.450ns (20.025%)  route 5.791ns (79.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=32, routed)          5.791    10.314    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[24]
    SLICE_X27Y56         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[24].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y56         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[24].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X27Y56         FDRE (Setup_fdre_C_D)       -0.067    10.605    system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[24].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.605    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[24].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 1.450ns (20.402%)  route 5.657ns (79.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=32, routed)          5.657    10.180    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[24]
    SLICE_X27Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[24].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[24].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)       -0.081    10.591    system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[24].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.591    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[12].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 1.450ns (20.459%)  route 5.638ns (79.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=32, routed)          5.638    10.160    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[12]
    SLICE_X26Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[12].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.491    10.683    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[12].FDRE_inst/C
                         clock pessimism              0.130    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X26Y17         FDRE (Setup_fdre_C_D)       -0.067    10.621    system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[12].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.621    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[29].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 1.450ns (20.497%)  route 5.624ns (79.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=32, routed)          5.624    10.147    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[29]
    SLICE_X29Y55         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[29].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y55         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[29].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X29Y55         FDRE (Setup_fdre_C_D)       -0.061    10.611    system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[29].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.611    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[30].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 1.450ns (20.599%)  route 5.589ns (79.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=32, routed)          5.589    10.112    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[30]
    SLICE_X29Y55         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[30].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y55         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[30].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X29Y55         FDRE (Setup_fdre_C_D)       -0.058    10.614    system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[30].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  0.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.179    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y47          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y47          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X0Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.124    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.994%)  route 0.209ns (62.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.209     1.263    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[31]
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.013     1.207    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.702%)  route 0.194ns (60.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.245    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.062%)  route 0.226ns (51.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.565     0.906    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/Q
                         net (fo=6, routed)           0.226     1.295    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[1]
    SLICE_X7Y49          LUT6 (Prop_lut6_I4_O)        0.045     1.340 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.340    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[0]_i_1__0_n_0
    SLICE_X7Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X7Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.092     1.268    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.451%)  route 0.252ns (57.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.252     1.320    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X3Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.365 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.365    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_n_0
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.143%)  route 0.255ns (57.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=4, routed)           0.255     1.321    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X2Y45          LUT4 (Prop_lut4_I1_O)        0.045     1.366 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.366    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i0
    SLICE_X2Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.092     1.286    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.171    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.088    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.600%)  route 0.232ns (64.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.232     1.282    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.115     1.183    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X0Y47          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y47          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.077    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.099     1.145    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X10Y39         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.832     1.202    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y39         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X10Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.038    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y37   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y46   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y45   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y45   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y46   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y45   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y46   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y44   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y40   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          341  Failing Endpoints,  Worst Slack       -0.940ns,  Total Violation     -149.671ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.188ns  (logic 6.013ns (59.022%)  route 4.175ns (40.978%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.880     4.316    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.440 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     5.055    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.635 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.635    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.749    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.863    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.091 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.091    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.205 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.205    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.319 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.319    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.653 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.162     7.815    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[30]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.835    11.650 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/P[0]
                         net (fo=1, routed)           1.517    13.168    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_105
    SLICE_X32Y40         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.498    12.410    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X32Y40         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[0]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)       -0.058    12.227    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -13.168    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 6.208ns (70.009%)  route 2.659ns (29.991%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.880     4.316    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.440 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     5.055    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.635 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.635    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.749    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.863    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.091 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.091    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.205 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.205    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.319 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.319    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.653 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.162     7.815    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[30]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[0])
                                                      4.030    11.845 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    11.847    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_153
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 6.208ns (70.009%)  route 2.659ns (29.991%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.880     4.316    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.440 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     5.055    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.635 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.635    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.749    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.863    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.091 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.091    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.205 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.205    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.319 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.319    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.653 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.162     7.815    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[30]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[10])
                                                      4.030    11.845 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    11.847    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_143
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 6.208ns (70.009%)  route 2.659ns (29.991%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.880     4.316    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.440 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     5.055    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.635 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.635    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.749    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.863    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.091 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.091    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.205 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.205    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.319 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.319    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.653 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.162     7.815    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[30]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[11])
                                                      4.030    11.845 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    11.847    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_142
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 6.208ns (70.009%)  route 2.659ns (29.991%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.880     4.316    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.440 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     5.055    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.635 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.635    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.749    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.863    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.091 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.091    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.205 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.205    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.319 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.319    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.653 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.162     7.815    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[30]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[12])
                                                      4.030    11.845 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    11.847    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_141
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 6.208ns (70.009%)  route 2.659ns (29.991%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.880     4.316    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.440 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     5.055    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.635 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.635    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.749    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.863    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.091 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.091    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.205 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.205    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.319 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.319    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.653 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.162     7.815    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[30]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[13])
                                                      4.030    11.845 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    11.847    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_140
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 6.208ns (70.009%)  route 2.659ns (29.991%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.880     4.316    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.440 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     5.055    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.635 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.635    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.749    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.863    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.091 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.091    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.205 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.205    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.319 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.319    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.653 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.162     7.815    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[30]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[14])
                                                      4.030    11.845 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    11.847    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_139
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 6.208ns (70.009%)  route 2.659ns (29.991%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.880     4.316    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.440 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     5.055    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.635 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.635    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.749    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.863    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.091 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.091    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.205 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.205    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.319 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.319    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.653 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.162     7.815    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[30]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[15])
                                                      4.030    11.845 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    11.847    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_138
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 6.208ns (70.009%)  route 2.659ns (29.991%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.880     4.316    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.440 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     5.055    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.635 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.635    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.749    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.863    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.091 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.091    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.205 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.205    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.319 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.319    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.653 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.162     7.815    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[30]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[16])
                                                      4.030    11.845 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    11.847    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_137
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 6.208ns (70.009%)  route 2.659ns (29.991%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.880     4.316    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.440 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     5.055    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.635 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.635    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.749 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.749    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.863 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.863    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.977 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.977    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.091 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.091    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.205 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.205    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.319 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.319    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.653 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.162     7.815    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[30]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[17])
                                                      4.030    11.845 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    11.847    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_136
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                 -0.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.296ns (33.702%)  route 0.582ns (66.298%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.245     1.274    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[9]
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.098     1.372 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.372    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[9]
    SLICE_X30Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.442 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/O[0]
                         net (fo=2, routed)           0.338     1.780    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[9]
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.515     1.670    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.297ns (33.321%)  route 0.594ns (66.679%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[5].FDRE_inst/Q
                         net (fo=2, routed)           0.260     1.291    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[5]
    SLICE_X30Y58         LUT1 (Prop_lut1_I0_O)        0.099     1.390 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.390    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[5]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.460 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/O[0]
                         net (fo=2, routed)           0.334     1.794    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[5]
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                     -0.515     1.670    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.252ns (28.182%)  route 0.642ns (71.818%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.301     1.345    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[6]
    SLICE_X30Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.390 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.390    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[6]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.456 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/O[1]
                         net (fo=2, routed)           0.341     1.797    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[6]
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                     -0.518     1.667    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.290ns (32.247%)  route 0.609ns (67.753%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[8].FDRE_inst/Q
                         net (fo=2, routed)           0.246     1.276    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[8]
    SLICE_X30Y58         LUT1 (Prop_lut1_I0_O)        0.098     1.374 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.374    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[8]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.438 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/O[3]
                         net (fo=2, routed)           0.363     1.801    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[8]
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.521     1.664    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.141ns (14.428%)  route 0.836ns (85.572%))
  Logic Levels:           0  
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.836     1.874    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    DSP48_X0Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.915     2.060    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X0Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X0Y7           DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                     -0.455     1.730    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[15].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.292ns (32.090%)  route 0.618ns (67.910%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[15].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[15].FDRE_inst/Q
                         net (fo=2, routed)           0.273     1.303    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[15]
    SLICE_X30Y60         LUT1 (Prop_lut1_I0_O)        0.099     1.402 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.402    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[15]
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.467 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/O[2]
                         net (fo=2, routed)           0.345     1.812    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[15]
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_A[15])
                                                     -0.518     1.667    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.256ns (27.978%)  route 0.659ns (72.022%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.325     1.368    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[1]
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.413 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     1.413    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[1]
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.483 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/O[0]
                         net (fo=2, routed)           0.334     1.818    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[1]
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -0.515     1.670    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.331ns (36.220%)  route 0.583ns (63.780%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.245     1.274    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[9]
    SLICE_X30Y59         LUT1 (Prop_lut1_I0_O)        0.098     1.372 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.372    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[9]
    SLICE_X30Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.477 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/O[1]
                         net (fo=2, routed)           0.338     1.815    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[10]
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                     -0.518     1.667    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.296ns (32.055%)  route 0.627ns (67.945%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.403     1.431    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[9]
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.098     1.529 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.529    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[9]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.599 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/O[0]
                         net (fo=2, routed)           0.225     1.824    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[9]
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.921     2.066    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y17          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.517     1.674    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.296ns (32.020%)  route 0.628ns (67.980%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[5].FDRE_inst/Q
                         net (fo=2, routed)           0.404     1.432    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[5]
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.098     1.530 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.530    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[5]
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.600 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/O[0]
                         net (fo=2, routed)           0.225     1.825    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[5]
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.921     2.066    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y17          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                     -0.517     1.674    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 1.088ns (18.156%)  route 4.905ns (81.844%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.677     2.985    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.760     4.201    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.153     4.354 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=1, routed)           0.733     5.087    system_i/biquadFilter_CHB/biquadFilter_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X13Y37         LUT1 (Prop_lut1_I0_O)        0.331     5.418 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.340     6.758    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y30          LUT1 (Prop_lut1_I0_O)        0.148     6.906 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           2.071     8.978    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X28Y32         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.491    12.403    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X28Y32         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.523    11.755    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.755    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 1.088ns (19.099%)  route 4.609ns (80.901%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.677     2.985    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.760     4.201    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.153     4.354 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=1, routed)           0.733     5.087    system_i/biquadFilter_CHB/biquadFilter_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X13Y37         LUT1 (Prop_lut1_I0_O)        0.331     5.418 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.340     6.758    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y30          LUT1 (Prop_lut1_I0_O)        0.148     6.906 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.775     8.682    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X26Y32         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.491    12.403    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X26Y32         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X26Y32         FDCE (Recov_fdce_C_CLR)     -0.609    11.669    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.088ns (19.643%)  route 4.451ns (80.357%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.677     2.985    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.760     4.201    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.153     4.354 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=1, routed)           0.733     5.087    system_i/biquadFilter_CHB/biquadFilter_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X13Y37         LUT1 (Prop_lut1_I0_O)        0.331     5.418 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.340     6.758    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y30          LUT1 (Prop_lut1_I0_O)        0.148     6.906 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.617     8.524    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X17Y37         FDPE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.496    12.408    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X17Y37         FDPE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X17Y37         FDPE (Recov_fdpe_C_PRE)     -0.563    11.720    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.729ns (13.493%)  route 4.674ns (86.507%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.677     2.985    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.958     4.399    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.523 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.696     6.220    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X2Y38          LUT1 (Prop_lut1_I0_O)        0.149     6.369 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           2.019     8.388    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X9Y60          FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.495    12.407    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X9Y60          FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X9Y60          FDCE (Recov_fdce_C_CLR)     -0.613    11.669    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.729ns (14.452%)  route 4.315ns (85.548%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.677     2.985    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.958     4.399    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.523 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.696     6.220    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X2Y38          LUT1 (Prop_lut1_I0_O)        0.149     6.369 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.660     8.029    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X16Y39         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.498    12.410    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X16Y39         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X16Y39         FDCE (Recov_fdce_C_CLR)     -0.527    11.758    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 0.729ns (14.852%)  route 4.179ns (85.147%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.677     2.985    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.958     4.399    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.523 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.696     6.220    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X2Y38          LUT1 (Prop_lut1_I0_O)        0.149     6.369 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.524     7.893    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y51         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.492    12.404    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X14Y51         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.125    12.279    
    SLICE_X14Y51         FDCE (Recov_fdce_C_CLR)     -0.613    11.666    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.666    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.729ns (14.846%)  route 4.181ns (85.154%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.677     2.985    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.958     4.399    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.523 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.696     6.220    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X2Y38          LUT1 (Prop_lut1_I0_O)        0.149     6.369 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.527     7.895    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X16Y38         FDPE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.497    12.409    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X16Y38         FDPE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X16Y38         FDPE (Recov_fdpe_C_PRE)     -0.569    11.715    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.940ns (21.822%)  route 3.368ns (78.178%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.677     2.985    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.760     4.201    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.153     4.354 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=1, routed)           0.733     5.087    system_i/biquadFilter_CHB/biquadFilter_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X13Y37         LUT1 (Prop_lut1_I0_O)        0.331     5.418 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.874     7.293    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X30Y24         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        1.482    12.394    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X30Y24         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.394    
                         clock uncertainty           -0.125    12.269    
    SLICE_X30Y24         FDCE (Recov_fdce_C_CLR)     -0.319    11.950    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  4.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.303ns (17.682%)  route 1.411ns (82.318%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.270     1.315    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.049     1.364 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=1, routed)           0.260     1.624    system_i/biquadFilter_CHB/biquadFilter_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X13Y37         LUT1 (Prop_lut1_I0_O)        0.113     1.737 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.880     2.617    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X30Y24         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.815     1.961    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X30Y24         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.125     2.086    
    SLICE_X30Y24         FDCE (Remov_fdce_C_CLR)     -0.067     2.019    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.230ns (11.498%)  route 1.770ns (88.502%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.360     1.405    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.450 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.688     2.138    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X2Y38          LUT1 (Prop_lut1_I0_O)        0.044     2.182 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.722     2.904    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X16Y38         FDPE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.829     1.975    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X16Y38         FDPE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X16Y38         FDPE (Remov_fdpe_C_PRE)     -0.138     1.962    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.230ns (11.545%)  route 1.762ns (88.455%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.360     1.405    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.450 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.688     2.138    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X2Y38          LUT1 (Prop_lut1_I0_O)        0.044     2.182 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.713     2.896    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y51         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.831     1.977    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X14Y51         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X14Y51         FDCE (Remov_fdce_C_CLR)     -0.159     1.943    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.230ns (11.131%)  route 1.836ns (88.869%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.360     1.405    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.450 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.688     2.138    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X2Y38          LUT1 (Prop_lut1_I0_O)        0.044     2.182 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.787     2.970    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X16Y39         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.829     1.975    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X16Y39         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X16Y39         FDCE (Remov_fdce_C_CLR)     -0.134     1.966    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.346ns (15.729%)  route 1.854ns (84.271%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.270     1.315    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.049     1.364 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=1, routed)           0.260     1.624    system_i/biquadFilter_CHB/biquadFilter_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X13Y37         LUT1 (Prop_lut1_I0_O)        0.113     1.737 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.562     2.299    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y30          LUT1 (Prop_lut1_I0_O)        0.043     2.342 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.761     3.103    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X17Y37         FDPE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.827     1.973    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X17Y37         FDPE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X17Y37         FDPE (Remov_fdpe_C_PRE)     -0.161     1.937    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.230ns (10.381%)  route 1.986ns (89.619%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.360     1.405    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.450 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.688     2.138    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X2Y38          LUT1 (Prop_lut1_I0_O)        0.044     2.182 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.937     3.119    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X9Y60          FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.831     1.977    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X9Y60          FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.159     1.943    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.346ns (14.961%)  route 1.967ns (85.039%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.270     1.315    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.049     1.364 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=1, routed)           0.260     1.624    system_i/biquadFilter_CHB/biquadFilter_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X13Y37         LUT1 (Prop_lut1_I0_O)        0.113     1.737 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.562     2.299    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y30          LUT1 (Prop_lut1_I0_O)        0.043     2.342 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.874     3.216    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X26Y32         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.823     1.969    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X26Y32         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.125     2.094    
    SLICE_X26Y32         FDCE (Remov_fdce_C_CLR)     -0.158     1.936    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.346ns (14.300%)  route 2.074ns (85.700%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.270     1.315    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.049     1.364 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=1, routed)           0.260     1.624    system_i/biquadFilter_CHB/biquadFilter_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X13Y37         LUT1 (Prop_lut1_I0_O)        0.113     1.737 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.562     2.299    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y30          LUT1 (Prop_lut1_I0_O)        0.043     2.342 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.981     3.323    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X28Y32         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1762, routed)        0.823     1.969    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X28Y32         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.125     2.094    
    SLICE_X28Y32         FDCE (Remov_fdce_C_CLR)     -0.133     1.961    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  1.362    





