-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_axi_decision_function_8 is
port (
    ap_ready : OUT STD_LOGIC;
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of myproject_axi_decision_function_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_BCEB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001011110011101011";
    constant ap_const_lv32_FFFFAEA9 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111010111010101001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_5CBE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000101110010111110";
    constant ap_const_lv32_2FA4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010111110100100";
    constant ap_const_lv32_FFFFA707 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111010011100000111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal comparison_fu_34_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_4_fu_40_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_fu_46_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln208_fu_52_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_fu_58_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_fu_70_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_fu_70_p5 : STD_LOGIC_VECTOR (31 downto 0);

    component myproject_axi_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mux_32_32_1_1_U99 : component myproject_axi_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_5CBE,
        din1 => ap_const_lv32_2FA4,
        din2 => ap_const_lv32_FFFFA707,
        din3 => agg_result_fu_70_p4,
        dout => agg_result_fu_70_p5);




    activation_fu_46_p2 <= (comparison_fu_34_p2 xor ap_const_lv1_1);
    agg_result_fu_70_p4 <= 
        zext_ln208_fu_58_p1 when (or_ln208_fu_52_p2(0) = '1') else 
        ap_const_lv2_2;
    ap_ready <= ap_const_logic_1;
    ap_return <= agg_result_fu_70_p5;
    comparison_4_fu_40_p2 <= "1" when (signed(p_read1) < signed(ap_const_lv32_FFFFAEA9)) else "0";
    comparison_fu_34_p2 <= "1" when (signed(p_read1) < signed(ap_const_lv32_BCEB)) else "0";
    or_ln208_fu_52_p2 <= (comparison_4_fu_40_p2 or activation_fu_46_p2);
    zext_ln208_fu_58_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(comparison_fu_34_p2),2));
end behav;
