

================================================================
== Vivado HLS Report for 'memRead'
================================================================
* Date:           Fri Nov  9 23:10:52 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.378|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1346|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     123|
|Register         |        -|      -|     428|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     428|    1469|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |memData_count_V_fu_332_p2         |     +    |      0|  0|   15|           5|           5|
    |tmp_341_fu_239_p2                 |     -    |      0|  0|   16|           9|           8|
    |tmp_345_fu_261_p2                 |     -    |      0|  0|   16|           9|           8|
    |ap_block_state2_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|    2|           1|           1|
    |ap_condition_149                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_295                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_299                  |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op46_write_state2    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op48_write_state2    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op57_write_state3    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op9_read_state1      |    and   |      0|  0|    2|           1|           1|
    |memRdCtrl_V_1_load_A              |    and   |      0|  0|    2|           1|           1|
    |memRdCtrl_V_1_load_B              |    and   |      0|  0|    2|           1|           1|
    |p_Result_23_fu_277_p2             |    and   |      0|  0|  128|         128|         128|
    |p_Result_s_fu_255_p2              |    and   |      0|  0|  128|         128|         128|
    |memRdCtrl_V_1_state_cmp_full      |   icmp   |      0|  0|    8|           2|           1|
    |tmp_128_i_fu_209_p2               |   icmp   |      0|  0|   11|           8|           8|
    |tmp_129_i_fu_215_p2               |   icmp   |      0|  0|   11|           8|           5|
    |tmp_i_fu_185_p2                   |   icmp   |      0|  0|   11|           8|           4|
    |tmp_343_fu_249_p2                 |   lshr   |      0|  0|  423|           2|         128|
    |tmp_347_fu_271_p2                 |   lshr   |      0|  0|  423|           2|         128|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|    2|           1|           1|
    |p_0184_1_0_v_cast_i_c_fu_325_p3   |  select  |      0|  0|    2|           1|           2|
    |tmp_data_V_fu_283_p3              |  select  |      0|  0|  128|           1|         128|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 1346|         324|         694|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm          |  15|          3|    2|          6|
    |ap_NS_iter2_fsm          |  15|          3|    2|          6|
    |ap_done                  |   9|          2|    1|          2|
    |cc2memReadMd_V_blk_n     |   9|          2|    1|          2|
    |cc2memRead_V_blk_n       |   9|          2|    1|          2|
    |memRd2compMd_V_blk_n     |   9|          2|    1|          2|
    |memRd2comp_V_blk_n       |   9|          2|    1|          2|
    |memRd2comp_V_din         |  15|          3|  130|        390|
    |memRdCtrl_V_1_data_out   |   9|          2|   40|         80|
    |memRdCtrl_V_1_state      |  15|          3|    2|          6|
    |memRdCtrl_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         26|  182|        500|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_iter0_fsm                        |    1|   0|    1|          0|
    |ap_CS_iter1_fsm                        |    2|   0|    2|          0|
    |ap_CS_iter2_fsm                        |    2|   0|    2|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |memRdCtrl_V_1_payload_A                |   40|   0|   40|          0|
    |memRdCtrl_V_1_payload_B                |   40|   0|   40|          0|
    |memRdCtrl_V_1_sel_rd                   |    1|   0|    1|          0|
    |memRdCtrl_V_1_sel_wr                   |    1|   0|    1|          0|
    |memRdCtrl_V_1_state                    |    2|   0|    2|          0|
    |memRdState                             |    1|   0|    1|          0|
    |memRdState_load_reg_362                |    1|   0|    1|          0|
    |memRdState_load_reg_362_pp0_iter1_reg  |    1|   0|    1|          0|
    |tmp27_reg_374                          |   64|   0|   64|          0|
    |tmp_128_i_reg_393                      |    1|   0|    1|          0|
    |tmp_29_reg_370                         |    1|   0|    1|          0|
    |tmp_29_reg_370_pp0_iter1_reg           |    1|   0|    1|          0|
    |tmp_30_reg_388                         |    4|   0|    4|          0|
    |tmp_46_i_reg_403                       |    2|   0|    2|          0|
    |tmp_5_reg_408                          |  130|   0|  130|          0|
    |tmp_data_V_reg_398                     |  128|   0|  128|          0|
    |tmp_i_reg_384                          |    1|   0|    1|          0|
    |tmp_i_reg_384_pp0_iter1_reg            |    1|   0|    1|          0|
    |tmp_reg_366                            |    1|   0|    1|          0|
    |tmp_reg_366_pp0_iter1_reg              |    1|   0|    1|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  |  428|   0|  428|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |     memRead    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |     memRead    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |     memRead    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |     memRead    | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |     memRead    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |     memRead    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |     memRead    | return value |
|cc2memReadMd_V_dout     |  in |   64|   ap_fifo  | cc2memReadMd_V |    pointer   |
|cc2memReadMd_V_empty_n  |  in |    1|   ap_fifo  | cc2memReadMd_V |    pointer   |
|cc2memReadMd_V_read     | out |    1|   ap_fifo  | cc2memReadMd_V |    pointer   |
|cc2memRead_V_dout       |  in |  130|   ap_fifo  |  cc2memRead_V  |    pointer   |
|cc2memRead_V_empty_n    |  in |    1|   ap_fifo  |  cc2memRead_V  |    pointer   |
|cc2memRead_V_read       | out |    1|   ap_fifo  |  cc2memRead_V  |    pointer   |
|memRd2comp_V_din        | out |  130|   ap_fifo  |  memRd2comp_V  |    pointer   |
|memRd2comp_V_full_n     |  in |    1|   ap_fifo  |  memRd2comp_V  |    pointer   |
|memRd2comp_V_write      | out |    1|   ap_fifo  |  memRd2comp_V  |    pointer   |
|memRd2compMd_V_din      | out |   64|   ap_fifo  | memRd2compMd_V |    pointer   |
|memRd2compMd_V_full_n   |  in |    1|   ap_fifo  | memRd2compMd_V |    pointer   |
|memRd2compMd_V_write    | out |    1|   ap_fifo  | memRd2compMd_V |    pointer   |
|memRdCtrl_V_TREADY      |  in |    1|    axis    |   memRdCtrl_V  |    pointer   |
|memRdCtrl_V_TDATA       | out |   40|    axis    |   memRdCtrl_V  |    pointer   |
|memRdCtrl_V_TVALID      | out |    1|    axis    |   memRdCtrl_V  |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

