
Efinix FPGA Placement and Routing.
Version: 2023.1.150 
Date: Mon Feb 26 16:01:51 2024

Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.
 
Family: Trion 
Device: T120F324
Top-level Entity Name: apb_final
Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- Resource Summary (begin) ----------
Inputs: 12 / 1076 (1.12%)
Outputs: 4 / 1566 (0.26%)
Clocks: 2 / 16 (12.50%)
Logic Elements: 12727 / 112128 (11.35%)
	LE: LUTs/Adders: 8109 / 112128 (7.23%)
	LE: Registers: 7816 / 107520 (7.27%)
Memory Blocks: 258 / 1056 (24.43%)
Multipliers: 0 / 320 (0.00%)
---------- Resource Summary (end) ----------


---------- Memory Block Information (begin) ----------

+-------------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+
|                                           NAME                                            | MODE | READ_WIDTH | WRITE_WIDTH | WRITE_MODE | OUTPUT_REG |
+-------------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+
|                                 fifo_1/sram1/memory__D$2                                  | SDP  |     16     |     16      | READ_FIRST |   false    |
|                                 fifo_1/sram1/memory__D$1                                  | SDP  |     16     |     16      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12    | SDP  |     4      |      4      | READ_FIRST |   false    |
|    edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2    | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$T12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$U12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$V12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$W12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$X12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Y12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|   edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Z12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zb12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zc12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zd12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Ze12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zf12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zg12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zh12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zi12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zj12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zk12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zl12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zm12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zn12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zo12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zp12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zq12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zr12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zs12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zt12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zu12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zv12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zw12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zx12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zy12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zz12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZA12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZB12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZC12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZD12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZE12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZF12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZG12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZH12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZI12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZJ12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZK12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZL12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZM12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZN12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZO12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZP12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZQ12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZR12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZS12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZT12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZU12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZV12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZW12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZX12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZY12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZ12   | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZb12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZc12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZd12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZe12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZf12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZg12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZh12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZi12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZj12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZk12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZl12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZm12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZn12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZo12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZp12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZq12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZr12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZs12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZt12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZu12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZv12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZw12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZx12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZy12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZz12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZA12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZB12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZC12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZD12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZE12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZF12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZG12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZH12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZI12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZJ12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZK12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZL12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZM12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZN12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZO12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZP12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZQ12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZR12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZS12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZT12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZU12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZV12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZW12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZX12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZY12  | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZ12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZb12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZc12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZd12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZe12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZf12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZg12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZh12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZi12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZj12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZk12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZl12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZm12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZn12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZo12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZp12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZq12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZr12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZs12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZt12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZu12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZv12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZw12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZx12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZy12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZz12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZA12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZB12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZC12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZD12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZE12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZF12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZG12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZH12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZI12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZJ12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZK12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZL12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZM12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZN12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZO12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZP12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZQ12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZR12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZS12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZT12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZU12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZV12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZW12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZX12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZY12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZ12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZb12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZc12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZd12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZe12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZf12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZg12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZh12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZi12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZj12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZk12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZl12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZm12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZn12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZo12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZp12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZq12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZr12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZs12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZt12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZu12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZv12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZw12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZx12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZy12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZz12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZA12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZB12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZC12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZD12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZE12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZF12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZG12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZH12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZI12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZJ12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZK12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZL12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZM12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZN12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZO12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZP12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZQ12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZR12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZS12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZT12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZU12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZV12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZW12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZX12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$ZZZZY1  | SDP  |     5      |      5      | READ_FIRST |   false    |
+-------------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+

----------- Memory Block Information (end) ----------


---------- IO Interface Summary (begin) ----------

+------------------------+--------------+
| Missing Interface Pins | Input/Output |
+------------------------+--------------+
|    jtag_inst1_DRCK     |    Input     |
|     jtag_inst1_TMS     |    Input     |
|   jtag_inst1_RUNTEST   |    Input     |
|        clock_r         |    Input     |
+------------------------+--------------+

----------- IO Interface Summary (end) ----------

Elapsed time for placement: 0 hours 0 minutes 59 seconds
