
Prueba_Giroscopio_ADXL345.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074a0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08007640  08007640  00017640  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b04  08007b04  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007b04  08007b04  00017b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b0c  08007b0c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b0c  08007b0c  00017b0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b10  08007b10  00017b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007b14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000958  200001d8  08007ce8  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000b30  08007ce8  00020b30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000047a5  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001177  00000000  00000000  000249a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000410  00000000  00000000  00025b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000368  00000000  00000000  00025f30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010768  00000000  00000000  00026298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005683  00000000  00000000  00036a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00056cd3  00000000  00000000  0003c083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00092d56  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024c4  00000000  00000000  00092da8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007628 	.word	0x08007628

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08007628 	.word	0x08007628

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_ldivmod>:
 8000c98:	b97b      	cbnz	r3, 8000cba <__aeabi_ldivmod+0x22>
 8000c9a:	b972      	cbnz	r2, 8000cba <__aeabi_ldivmod+0x22>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bfbe      	ittt	lt
 8000ca0:	2000      	movlt	r0, #0
 8000ca2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000ca6:	e006      	blt.n	8000cb6 <__aeabi_ldivmod+0x1e>
 8000ca8:	bf08      	it	eq
 8000caa:	2800      	cmpeq	r0, #0
 8000cac:	bf1c      	itt	ne
 8000cae:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cb2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cb6:	f000 b9dd 	b.w	8001074 <__aeabi_idiv0>
 8000cba:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cbe:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	db09      	blt.n	8000cda <__aeabi_ldivmod+0x42>
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	db1a      	blt.n	8000d00 <__aeabi_ldivmod+0x68>
 8000cca:	f000 f86b 	bl	8000da4 <__udivmoddi4>
 8000cce:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd6:	b004      	add	sp, #16
 8000cd8:	4770      	bx	lr
 8000cda:	4240      	negs	r0, r0
 8000cdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	db1b      	blt.n	8000d1c <__aeabi_ldivmod+0x84>
 8000ce4:	f000 f85e 	bl	8000da4 <__udivmoddi4>
 8000ce8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf0:	b004      	add	sp, #16
 8000cf2:	4240      	negs	r0, r0
 8000cf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf8:	4252      	negs	r2, r2
 8000cfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cfe:	4770      	bx	lr
 8000d00:	4252      	negs	r2, r2
 8000d02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d06:	f000 f84d 	bl	8000da4 <__udivmoddi4>
 8000d0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d12:	b004      	add	sp, #16
 8000d14:	4240      	negs	r0, r0
 8000d16:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1a:	4770      	bx	lr
 8000d1c:	4252      	negs	r2, r2
 8000d1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d22:	f000 f83f 	bl	8000da4 <__udivmoddi4>
 8000d26:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d2e:	b004      	add	sp, #16
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	4770      	bx	lr

08000d38 <__aeabi_d2lz>:
 8000d38:	b538      	push	{r3, r4, r5, lr}
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	4604      	mov	r4, r0
 8000d40:	460d      	mov	r5, r1
 8000d42:	f7ff fed3 	bl	8000aec <__aeabi_dcmplt>
 8000d46:	b928      	cbnz	r0, 8000d54 <__aeabi_d2lz+0x1c>
 8000d48:	4620      	mov	r0, r4
 8000d4a:	4629      	mov	r1, r5
 8000d4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d50:	f000 b80a 	b.w	8000d68 <__aeabi_d2ulz>
 8000d54:	4620      	mov	r0, r4
 8000d56:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d5a:	f000 f805 	bl	8000d68 <__aeabi_d2ulz>
 8000d5e:	4240      	negs	r0, r0
 8000d60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d64:	bd38      	pop	{r3, r4, r5, pc}
 8000d66:	bf00      	nop

08000d68 <__aeabi_d2ulz>:
 8000d68:	b5d0      	push	{r4, r6, r7, lr}
 8000d6a:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <__aeabi_d2ulz+0x34>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	4606      	mov	r6, r0
 8000d70:	460f      	mov	r7, r1
 8000d72:	f7ff fc49 	bl	8000608 <__aeabi_dmul>
 8000d76:	f7ff ff1f 	bl	8000bb8 <__aeabi_d2uiz>
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	f7ff fbca 	bl	8000514 <__aeabi_ui2d>
 8000d80:	4b07      	ldr	r3, [pc, #28]	; (8000da0 <__aeabi_d2ulz+0x38>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	f7ff fc40 	bl	8000608 <__aeabi_dmul>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	460b      	mov	r3, r1
 8000d8c:	4630      	mov	r0, r6
 8000d8e:	4639      	mov	r1, r7
 8000d90:	f7ff fa82 	bl	8000298 <__aeabi_dsub>
 8000d94:	f7ff ff10 	bl	8000bb8 <__aeabi_d2uiz>
 8000d98:	4621      	mov	r1, r4
 8000d9a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d9c:	3df00000 	.word	0x3df00000
 8000da0:	41f00000 	.word	0x41f00000

08000da4 <__udivmoddi4>:
 8000da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000da8:	9d08      	ldr	r5, [sp, #32]
 8000daa:	4604      	mov	r4, r0
 8000dac:	468e      	mov	lr, r1
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d14d      	bne.n	8000e4e <__udivmoddi4+0xaa>
 8000db2:	428a      	cmp	r2, r1
 8000db4:	4694      	mov	ip, r2
 8000db6:	d969      	bls.n	8000e8c <__udivmoddi4+0xe8>
 8000db8:	fab2 f282 	clz	r2, r2
 8000dbc:	b152      	cbz	r2, 8000dd4 <__udivmoddi4+0x30>
 8000dbe:	fa01 f302 	lsl.w	r3, r1, r2
 8000dc2:	f1c2 0120 	rsb	r1, r2, #32
 8000dc6:	fa20 f101 	lsr.w	r1, r0, r1
 8000dca:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dce:	ea41 0e03 	orr.w	lr, r1, r3
 8000dd2:	4094      	lsls	r4, r2
 8000dd4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dd8:	0c21      	lsrs	r1, r4, #16
 8000dda:	fbbe f6f8 	udiv	r6, lr, r8
 8000dde:	fa1f f78c 	uxth.w	r7, ip
 8000de2:	fb08 e316 	mls	r3, r8, r6, lr
 8000de6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dea:	fb06 f107 	mul.w	r1, r6, r7
 8000dee:	4299      	cmp	r1, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x64>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dfa:	f080 811f 	bcs.w	800103c <__udivmoddi4+0x298>
 8000dfe:	4299      	cmp	r1, r3
 8000e00:	f240 811c 	bls.w	800103c <__udivmoddi4+0x298>
 8000e04:	3e02      	subs	r6, #2
 8000e06:	4463      	add	r3, ip
 8000e08:	1a5b      	subs	r3, r3, r1
 8000e0a:	b2a4      	uxth	r4, r4
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3310 	mls	r3, r8, r0, r3
 8000e14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e18:	fb00 f707 	mul.w	r7, r0, r7
 8000e1c:	42a7      	cmp	r7, r4
 8000e1e:	d90a      	bls.n	8000e36 <__udivmoddi4+0x92>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e28:	f080 810a 	bcs.w	8001040 <__udivmoddi4+0x29c>
 8000e2c:	42a7      	cmp	r7, r4
 8000e2e:	f240 8107 	bls.w	8001040 <__udivmoddi4+0x29c>
 8000e32:	4464      	add	r4, ip
 8000e34:	3802      	subs	r0, #2
 8000e36:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e3a:	1be4      	subs	r4, r4, r7
 8000e3c:	2600      	movs	r6, #0
 8000e3e:	b11d      	cbz	r5, 8000e48 <__udivmoddi4+0xa4>
 8000e40:	40d4      	lsrs	r4, r2
 8000e42:	2300      	movs	r3, #0
 8000e44:	e9c5 4300 	strd	r4, r3, [r5]
 8000e48:	4631      	mov	r1, r6
 8000e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d909      	bls.n	8000e66 <__udivmoddi4+0xc2>
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	f000 80ef 	beq.w	8001036 <__udivmoddi4+0x292>
 8000e58:	2600      	movs	r6, #0
 8000e5a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5e:	4630      	mov	r0, r6
 8000e60:	4631      	mov	r1, r6
 8000e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e66:	fab3 f683 	clz	r6, r3
 8000e6a:	2e00      	cmp	r6, #0
 8000e6c:	d14a      	bne.n	8000f04 <__udivmoddi4+0x160>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d302      	bcc.n	8000e78 <__udivmoddi4+0xd4>
 8000e72:	4282      	cmp	r2, r0
 8000e74:	f200 80f9 	bhi.w	800106a <__udivmoddi4+0x2c6>
 8000e78:	1a84      	subs	r4, r0, r2
 8000e7a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e7e:	2001      	movs	r0, #1
 8000e80:	469e      	mov	lr, r3
 8000e82:	2d00      	cmp	r5, #0
 8000e84:	d0e0      	beq.n	8000e48 <__udivmoddi4+0xa4>
 8000e86:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e8a:	e7dd      	b.n	8000e48 <__udivmoddi4+0xa4>
 8000e8c:	b902      	cbnz	r2, 8000e90 <__udivmoddi4+0xec>
 8000e8e:	deff      	udf	#255	; 0xff
 8000e90:	fab2 f282 	clz	r2, r2
 8000e94:	2a00      	cmp	r2, #0
 8000e96:	f040 8092 	bne.w	8000fbe <__udivmoddi4+0x21a>
 8000e9a:	eba1 010c 	sub.w	r1, r1, ip
 8000e9e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea2:	fa1f fe8c 	uxth.w	lr, ip
 8000ea6:	2601      	movs	r6, #1
 8000ea8:	0c20      	lsrs	r0, r4, #16
 8000eaa:	fbb1 f3f7 	udiv	r3, r1, r7
 8000eae:	fb07 1113 	mls	r1, r7, r3, r1
 8000eb2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb6:	fb0e f003 	mul.w	r0, lr, r3
 8000eba:	4288      	cmp	r0, r1
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x12c>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ec6:	d202      	bcs.n	8000ece <__udivmoddi4+0x12a>
 8000ec8:	4288      	cmp	r0, r1
 8000eca:	f200 80cb 	bhi.w	8001064 <__udivmoddi4+0x2c0>
 8000ece:	4643      	mov	r3, r8
 8000ed0:	1a09      	subs	r1, r1, r0
 8000ed2:	b2a4      	uxth	r4, r4
 8000ed4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ed8:	fb07 1110 	mls	r1, r7, r0, r1
 8000edc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ee0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ee4:	45a6      	cmp	lr, r4
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x156>
 8000ee8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eec:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ef0:	d202      	bcs.n	8000ef8 <__udivmoddi4+0x154>
 8000ef2:	45a6      	cmp	lr, r4
 8000ef4:	f200 80bb 	bhi.w	800106e <__udivmoddi4+0x2ca>
 8000ef8:	4608      	mov	r0, r1
 8000efa:	eba4 040e 	sub.w	r4, r4, lr
 8000efe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f02:	e79c      	b.n	8000e3e <__udivmoddi4+0x9a>
 8000f04:	f1c6 0720 	rsb	r7, r6, #32
 8000f08:	40b3      	lsls	r3, r6
 8000f0a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f0e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f12:	fa20 f407 	lsr.w	r4, r0, r7
 8000f16:	fa01 f306 	lsl.w	r3, r1, r6
 8000f1a:	431c      	orrs	r4, r3
 8000f1c:	40f9      	lsrs	r1, r7
 8000f1e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f22:	fa00 f306 	lsl.w	r3, r0, r6
 8000f26:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f2a:	0c20      	lsrs	r0, r4, #16
 8000f2c:	fa1f fe8c 	uxth.w	lr, ip
 8000f30:	fb09 1118 	mls	r1, r9, r8, r1
 8000f34:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f38:	fb08 f00e 	mul.w	r0, r8, lr
 8000f3c:	4288      	cmp	r0, r1
 8000f3e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f42:	d90b      	bls.n	8000f5c <__udivmoddi4+0x1b8>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f4c:	f080 8088 	bcs.w	8001060 <__udivmoddi4+0x2bc>
 8000f50:	4288      	cmp	r0, r1
 8000f52:	f240 8085 	bls.w	8001060 <__udivmoddi4+0x2bc>
 8000f56:	f1a8 0802 	sub.w	r8, r8, #2
 8000f5a:	4461      	add	r1, ip
 8000f5c:	1a09      	subs	r1, r1, r0
 8000f5e:	b2a4      	uxth	r4, r4
 8000f60:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f64:	fb09 1110 	mls	r1, r9, r0, r1
 8000f68:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f6c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f70:	458e      	cmp	lr, r1
 8000f72:	d908      	bls.n	8000f86 <__udivmoddi4+0x1e2>
 8000f74:	eb1c 0101 	adds.w	r1, ip, r1
 8000f78:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f7c:	d26c      	bcs.n	8001058 <__udivmoddi4+0x2b4>
 8000f7e:	458e      	cmp	lr, r1
 8000f80:	d96a      	bls.n	8001058 <__udivmoddi4+0x2b4>
 8000f82:	3802      	subs	r0, #2
 8000f84:	4461      	add	r1, ip
 8000f86:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f8a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f8e:	eba1 010e 	sub.w	r1, r1, lr
 8000f92:	42a1      	cmp	r1, r4
 8000f94:	46c8      	mov	r8, r9
 8000f96:	46a6      	mov	lr, r4
 8000f98:	d356      	bcc.n	8001048 <__udivmoddi4+0x2a4>
 8000f9a:	d053      	beq.n	8001044 <__udivmoddi4+0x2a0>
 8000f9c:	b15d      	cbz	r5, 8000fb6 <__udivmoddi4+0x212>
 8000f9e:	ebb3 0208 	subs.w	r2, r3, r8
 8000fa2:	eb61 010e 	sbc.w	r1, r1, lr
 8000fa6:	fa01 f707 	lsl.w	r7, r1, r7
 8000faa:	fa22 f306 	lsr.w	r3, r2, r6
 8000fae:	40f1      	lsrs	r1, r6
 8000fb0:	431f      	orrs	r7, r3
 8000fb2:	e9c5 7100 	strd	r7, r1, [r5]
 8000fb6:	2600      	movs	r6, #0
 8000fb8:	4631      	mov	r1, r6
 8000fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fbe:	f1c2 0320 	rsb	r3, r2, #32
 8000fc2:	40d8      	lsrs	r0, r3
 8000fc4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fc8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fcc:	4091      	lsls	r1, r2
 8000fce:	4301      	orrs	r1, r0
 8000fd0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fd4:	fa1f fe8c 	uxth.w	lr, ip
 8000fd8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fdc:	fb07 3610 	mls	r6, r7, r0, r3
 8000fe0:	0c0b      	lsrs	r3, r1, #16
 8000fe2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fe6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fea:	429e      	cmp	r6, r3
 8000fec:	fa04 f402 	lsl.w	r4, r4, r2
 8000ff0:	d908      	bls.n	8001004 <__udivmoddi4+0x260>
 8000ff2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ff6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ffa:	d22f      	bcs.n	800105c <__udivmoddi4+0x2b8>
 8000ffc:	429e      	cmp	r6, r3
 8000ffe:	d92d      	bls.n	800105c <__udivmoddi4+0x2b8>
 8001000:	3802      	subs	r0, #2
 8001002:	4463      	add	r3, ip
 8001004:	1b9b      	subs	r3, r3, r6
 8001006:	b289      	uxth	r1, r1
 8001008:	fbb3 f6f7 	udiv	r6, r3, r7
 800100c:	fb07 3316 	mls	r3, r7, r6, r3
 8001010:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001014:	fb06 f30e 	mul.w	r3, r6, lr
 8001018:	428b      	cmp	r3, r1
 800101a:	d908      	bls.n	800102e <__udivmoddi4+0x28a>
 800101c:	eb1c 0101 	adds.w	r1, ip, r1
 8001020:	f106 38ff 	add.w	r8, r6, #4294967295
 8001024:	d216      	bcs.n	8001054 <__udivmoddi4+0x2b0>
 8001026:	428b      	cmp	r3, r1
 8001028:	d914      	bls.n	8001054 <__udivmoddi4+0x2b0>
 800102a:	3e02      	subs	r6, #2
 800102c:	4461      	add	r1, ip
 800102e:	1ac9      	subs	r1, r1, r3
 8001030:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001034:	e738      	b.n	8000ea8 <__udivmoddi4+0x104>
 8001036:	462e      	mov	r6, r5
 8001038:	4628      	mov	r0, r5
 800103a:	e705      	b.n	8000e48 <__udivmoddi4+0xa4>
 800103c:	4606      	mov	r6, r0
 800103e:	e6e3      	b.n	8000e08 <__udivmoddi4+0x64>
 8001040:	4618      	mov	r0, r3
 8001042:	e6f8      	b.n	8000e36 <__udivmoddi4+0x92>
 8001044:	454b      	cmp	r3, r9
 8001046:	d2a9      	bcs.n	8000f9c <__udivmoddi4+0x1f8>
 8001048:	ebb9 0802 	subs.w	r8, r9, r2
 800104c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001050:	3801      	subs	r0, #1
 8001052:	e7a3      	b.n	8000f9c <__udivmoddi4+0x1f8>
 8001054:	4646      	mov	r6, r8
 8001056:	e7ea      	b.n	800102e <__udivmoddi4+0x28a>
 8001058:	4620      	mov	r0, r4
 800105a:	e794      	b.n	8000f86 <__udivmoddi4+0x1e2>
 800105c:	4640      	mov	r0, r8
 800105e:	e7d1      	b.n	8001004 <__udivmoddi4+0x260>
 8001060:	46d0      	mov	r8, sl
 8001062:	e77b      	b.n	8000f5c <__udivmoddi4+0x1b8>
 8001064:	3b02      	subs	r3, #2
 8001066:	4461      	add	r1, ip
 8001068:	e732      	b.n	8000ed0 <__udivmoddi4+0x12c>
 800106a:	4630      	mov	r0, r6
 800106c:	e709      	b.n	8000e82 <__udivmoddi4+0xde>
 800106e:	4464      	add	r4, ip
 8001070:	3802      	subs	r0, #2
 8001072:	e742      	b.n	8000efa <__udivmoddi4+0x156>

08001074 <__aeabi_idiv0>:
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <readMPU>:
}


//Funcion para la lectura de dos registros que compone uno de los ejes de acelerometro o del giroscopio
float readMPU(MPUAccel_Handler_t *ptrMPUAccel, uint8_t elementRead, int16_t offset)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b086      	sub	sp, #24
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	70fb      	strb	r3, [r7, #3]
 8001084:	4613      	mov	r3, r2
 8001086:	803b      	strh	r3, [r7, #0]
	//Variable para guardar la  direccion de los dos registros a leer
	uint8_t address_H = 0;
 8001088:	2300      	movs	r3, #0
 800108a:	75fb      	strb	r3, [r7, #23]
	uint8_t address_L = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	75bb      	strb	r3, [r7, #22]
	//Creamos las variables donde almacenamos todos los datos
	uint16_t aux_H = 0;
 8001090:	2300      	movs	r3, #0
 8001092:	81fb      	strh	r3, [r7, #14]
	uint16_t aux_L = 0;
 8001094:	2300      	movs	r3, #0
 8001096:	81bb      	strh	r3, [r7, #12]
	int16_t   aux  = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	817b      	strh	r3, [r7, #10]
	float res  = 0;
 800109c:	f04f 0300 	mov.w	r3, #0
 80010a0:	613b      	str	r3, [r7, #16]
	//Seleccionamos la direccion de los registros a Leer
	switch(elementRead)
 80010a2:	78fb      	ldrb	r3, [r7, #3]
 80010a4:	2b05      	cmp	r3, #5
 80010a6:	d82d      	bhi.n	8001104 <readMPU+0x8c>
 80010a8:	a201      	add	r2, pc, #4	; (adr r2, 80010b0 <readMPU+0x38>)
 80010aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ae:	bf00      	nop
 80010b0:	080010c9 	.word	0x080010c9
 80010b4:	080010d3 	.word	0x080010d3
 80010b8:	080010dd 	.word	0x080010dd
 80010bc:	080010e7 	.word	0x080010e7
 80010c0:	080010f1 	.word	0x080010f1
 80010c4:	080010fb 	.word	0x080010fb
	{
		case READ_ACCEL_X:{address_H = ACCEL_XOUT_H, address_L = ACCEL_XOUT_L; break;}
 80010c8:	2332      	movs	r3, #50	; 0x32
 80010ca:	75fb      	strb	r3, [r7, #23]
 80010cc:	2333      	movs	r3, #51	; 0x33
 80010ce:	75bb      	strb	r3, [r7, #22]
 80010d0:	e019      	b.n	8001106 <readMPU+0x8e>
		case READ_ACCEL_Y:{address_H = ACCEL_YOUT_H, address_L = ACCEL_YOUT_L; break;}
 80010d2:	233d      	movs	r3, #61	; 0x3d
 80010d4:	75fb      	strb	r3, [r7, #23]
 80010d6:	233e      	movs	r3, #62	; 0x3e
 80010d8:	75bb      	strb	r3, [r7, #22]
 80010da:	e014      	b.n	8001106 <readMPU+0x8e>
		case READ_ACCEL_Z:{address_H = ACCEL_ZOUT_H, address_L = ACCEL_ZOUT_L; break;}
 80010dc:	233f      	movs	r3, #63	; 0x3f
 80010de:	75fb      	strb	r3, [r7, #23]
 80010e0:	2340      	movs	r3, #64	; 0x40
 80010e2:	75bb      	strb	r3, [r7, #22]
 80010e4:	e00f      	b.n	8001106 <readMPU+0x8e>
		case READ_GYRO_X:{address_H = GIRO_XOUT_H, address_L = GIRO_XOUT_L; break;}
 80010e6:	2343      	movs	r3, #67	; 0x43
 80010e8:	75fb      	strb	r3, [r7, #23]
 80010ea:	2344      	movs	r3, #68	; 0x44
 80010ec:	75bb      	strb	r3, [r7, #22]
 80010ee:	e00a      	b.n	8001106 <readMPU+0x8e>
		case READ_GYRO_Y:{address_H = GIRO_YOUT_H, address_L = GIRO_YOUT_L; break;}
 80010f0:	2345      	movs	r3, #69	; 0x45
 80010f2:	75fb      	strb	r3, [r7, #23]
 80010f4:	2346      	movs	r3, #70	; 0x46
 80010f6:	75bb      	strb	r3, [r7, #22]
 80010f8:	e005      	b.n	8001106 <readMPU+0x8e>
		case READ_GYRO_Z:{address_H = GIRO_ZOUT_H, address_L = GIRO_ZOUT_L; break;}
 80010fa:	2347      	movs	r3, #71	; 0x47
 80010fc:	75fb      	strb	r3, [r7, #23]
 80010fe:	2348      	movs	r3, #72	; 0x48
 8001100:	75bb      	strb	r3, [r7, #22]
 8001102:	e000      	b.n	8001106 <readMPU+0x8e>
		default:{ break; }
 8001104:	bf00      	nop
	}
	//Realizamos la medicion de la magnitud fisica en el respectivo eje
	aux_H = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_H);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	7dfa      	ldrb	r2, [r7, #23]
 800110c:	4611      	mov	r1, r2
 800110e:	4618      	mov	r0, r3
 8001110:	f000 fffe 	bl	8002110 <i2c_ReadSingleRegister>
 8001114:	4603      	mov	r3, r0
 8001116:	81fb      	strh	r3, [r7, #14]
	aux_L = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_L);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	7dba      	ldrb	r2, [r7, #22]
 800111e:	4611      	mov	r1, r2
 8001120:	4618      	mov	r0, r3
 8001122:	f000 fff5 	bl	8002110 <i2c_ReadSingleRegister>
 8001126:	4603      	mov	r3, r0
 8001128:	81bb      	strh	r3, [r7, #12]
	//Juntamos ambos bytes en un solo numero para tener la lectura completa
	aux = ((int16_t) ((aux_H << 8) | (aux_L))) - offset;
 800112a:	89fb      	ldrh	r3, [r7, #14]
 800112c:	021b      	lsls	r3, r3, #8
 800112e:	b21a      	sxth	r2, r3
 8001130:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001134:	4313      	orrs	r3, r2
 8001136:	b21b      	sxth	r3, r3
 8001138:	b29a      	uxth	r2, r3
 800113a:	883b      	ldrh	r3, [r7, #0]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	b29b      	uxth	r3, r3
 8001140:	817b      	strh	r3, [r7, #10]
	//Realizamos la conversion de los bytes al valor de magnitud fisica en el respectivo eje
	switch(elementRead)
 8001142:	78fb      	ldrb	r3, [r7, #3]
 8001144:	2b02      	cmp	r3, #2
 8001146:	dc02      	bgt.n	800114e <readMPU+0xd6>
 8001148:	2b00      	cmp	r3, #0
 800114a:	da05      	bge.n	8001158 <readMPU+0xe0>
				case GYRO_2000 :{ res = aux/GYRO_2000_SENS; break;}
				default:{ break; }
			}
			break;
		}
		default:{ break; }
 800114c:	e0d6      	b.n	80012fc <readMPU+0x284>
 800114e:	3b03      	subs	r3, #3
	switch(elementRead)
 8001150:	2b02      	cmp	r3, #2
 8001152:	f200 80d3 	bhi.w	80012fc <readMPU+0x284>
 8001156:	e081      	b.n	800125c <readMPU+0x1e4>
			switch (ptrMPUAccel->fullScaleACCEL)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b03      	cmp	r3, #3
 800115e:	d87b      	bhi.n	8001258 <readMPU+0x1e0>
 8001160:	a201      	add	r2, pc, #4	; (adr r2, 8001168 <readMPU+0xf0>)
 8001162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001166:	bf00      	nop
 8001168:	08001179 	.word	0x08001179
 800116c:	080011b1 	.word	0x080011b1
 8001170:	080011e9 	.word	0x080011e9
 8001174:	08001221 	.word	0x08001221
				case ACCEL_2G :{res = (aux*9.77)/ACCEL_2G_SENS; break;}
 8001178:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff f9d9 	bl	8000534 <__aeabi_i2d>
 8001182:	a363      	add	r3, pc, #396	; (adr r3, 8001310 <readMPU+0x298>)
 8001184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001188:	f7ff fa3e 	bl	8000608 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	4b5f      	ldr	r3, [pc, #380]	; (8001318 <readMPU+0x2a0>)
 800119a:	f7ff fb5f 	bl	800085c <__aeabi_ddiv>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	4610      	mov	r0, r2
 80011a4:	4619      	mov	r1, r3
 80011a6:	f7ff fd27 	bl	8000bf8 <__aeabi_d2f>
 80011aa:	4603      	mov	r3, r0
 80011ac:	613b      	str	r3, [r7, #16]
 80011ae:	e054      	b.n	800125a <readMPU+0x1e2>
				case ACCEL_4G :{res = (aux*9.77)/ACCEL_4G_SENS; break;}
 80011b0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f9bd 	bl	8000534 <__aeabi_i2d>
 80011ba:	a355      	add	r3, pc, #340	; (adr r3, 8001310 <readMPU+0x298>)
 80011bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c0:	f7ff fa22 	bl	8000608 <__aeabi_dmul>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4610      	mov	r0, r2
 80011ca:	4619      	mov	r1, r3
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	4b52      	ldr	r3, [pc, #328]	; (800131c <readMPU+0x2a4>)
 80011d2:	f7ff fb43 	bl	800085c <__aeabi_ddiv>
 80011d6:	4602      	mov	r2, r0
 80011d8:	460b      	mov	r3, r1
 80011da:	4610      	mov	r0, r2
 80011dc:	4619      	mov	r1, r3
 80011de:	f7ff fd0b 	bl	8000bf8 <__aeabi_d2f>
 80011e2:	4603      	mov	r3, r0
 80011e4:	613b      	str	r3, [r7, #16]
 80011e6:	e038      	b.n	800125a <readMPU+0x1e2>
				case ACCEL_8G :{res = (aux*9.77)/ACCEL_8G_SENS; break;}
 80011e8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff f9a1 	bl	8000534 <__aeabi_i2d>
 80011f2:	a347      	add	r3, pc, #284	; (adr r3, 8001310 <readMPU+0x298>)
 80011f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f8:	f7ff fa06 	bl	8000608 <__aeabi_dmul>
 80011fc:	4602      	mov	r2, r0
 80011fe:	460b      	mov	r3, r1
 8001200:	4610      	mov	r0, r2
 8001202:	4619      	mov	r1, r3
 8001204:	f04f 0200 	mov.w	r2, #0
 8001208:	4b45      	ldr	r3, [pc, #276]	; (8001320 <readMPU+0x2a8>)
 800120a:	f7ff fb27 	bl	800085c <__aeabi_ddiv>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4610      	mov	r0, r2
 8001214:	4619      	mov	r1, r3
 8001216:	f7ff fcef 	bl	8000bf8 <__aeabi_d2f>
 800121a:	4603      	mov	r3, r0
 800121c:	613b      	str	r3, [r7, #16]
 800121e:	e01c      	b.n	800125a <readMPU+0x1e2>
				case ACCEL_16G :{res = (aux*9.77)/ACCEL_16G_SENS; break;}
 8001220:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff f985 	bl	8000534 <__aeabi_i2d>
 800122a:	a339      	add	r3, pc, #228	; (adr r3, 8001310 <readMPU+0x298>)
 800122c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001230:	f7ff f9ea 	bl	8000608 <__aeabi_dmul>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4610      	mov	r0, r2
 800123a:	4619      	mov	r1, r3
 800123c:	f04f 0200 	mov.w	r2, #0
 8001240:	4b38      	ldr	r3, [pc, #224]	; (8001324 <readMPU+0x2ac>)
 8001242:	f7ff fb0b 	bl	800085c <__aeabi_ddiv>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	4610      	mov	r0, r2
 800124c:	4619      	mov	r1, r3
 800124e:	f7ff fcd3 	bl	8000bf8 <__aeabi_d2f>
 8001252:	4603      	mov	r3, r0
 8001254:	613b      	str	r3, [r7, #16]
 8001256:	e000      	b.n	800125a <readMPU+0x1e2>
				default:{ break; }
 8001258:	bf00      	nop
			break;
 800125a:	e050      	b.n	80012fe <readMPU+0x286>
			switch (ptrMPUAccel->fullScaleGYRO)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	785b      	ldrb	r3, [r3, #1]
 8001260:	2b03      	cmp	r3, #3
 8001262:	d849      	bhi.n	80012f8 <readMPU+0x280>
 8001264:	a201      	add	r2, pc, #4	; (adr r2, 800126c <readMPU+0x1f4>)
 8001266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800126a:	bf00      	nop
 800126c:	0800127d 	.word	0x0800127d
 8001270:	0800129d 	.word	0x0800129d
 8001274:	080012bd 	.word	0x080012bd
 8001278:	080012dd 	.word	0x080012dd
				case GYRO_250 :{ res = aux/GYRO_250_SENS; break;}
 800127c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001280:	4a29      	ldr	r2, [pc, #164]	; (8001328 <readMPU+0x2b0>)
 8001282:	fb82 1203 	smull	r1, r2, r2, r3
 8001286:	1152      	asrs	r2, r2, #5
 8001288:	17db      	asrs	r3, r3, #31
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	b21b      	sxth	r3, r3
 800128e:	ee07 3a90 	vmov	s15, r3
 8001292:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001296:	edc7 7a04 	vstr	s15, [r7, #16]
 800129a:	e02e      	b.n	80012fa <readMPU+0x282>
				case GYRO_500 :{ res = aux/GYRO_500_SENS; break;}
 800129c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80012a0:	4a22      	ldr	r2, [pc, #136]	; (800132c <readMPU+0x2b4>)
 80012a2:	fb82 1203 	smull	r1, r2, r2, r3
 80012a6:	1112      	asrs	r2, r2, #4
 80012a8:	17db      	asrs	r3, r3, #31
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	b21b      	sxth	r3, r3
 80012ae:	ee07 3a90 	vmov	s15, r3
 80012b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012b6:	edc7 7a04 	vstr	s15, [r7, #16]
 80012ba:	e01e      	b.n	80012fa <readMPU+0x282>
				case GYRO_1000 :{ res = aux/GYRO_1000_SENS; break;}
 80012bc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80012c0:	4a1a      	ldr	r2, [pc, #104]	; (800132c <readMPU+0x2b4>)
 80012c2:	fb82 1203 	smull	r1, r2, r2, r3
 80012c6:	10d2      	asrs	r2, r2, #3
 80012c8:	17db      	asrs	r3, r3, #31
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	ee07 3a90 	vmov	s15, r3
 80012d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012d6:	edc7 7a04 	vstr	s15, [r7, #16]
 80012da:	e00e      	b.n	80012fa <readMPU+0x282>
				case GYRO_2000 :{ res = aux/GYRO_2000_SENS; break;}
 80012dc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	da00      	bge.n	80012e6 <readMPU+0x26e>
 80012e4:	330f      	adds	r3, #15
 80012e6:	111b      	asrs	r3, r3, #4
 80012e8:	b21b      	sxth	r3, r3
 80012ea:	ee07 3a90 	vmov	s15, r3
 80012ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012f2:	edc7 7a04 	vstr	s15, [r7, #16]
 80012f6:	e000      	b.n	80012fa <readMPU+0x282>
				default:{ break; }
 80012f8:	bf00      	nop
			break;
 80012fa:	e000      	b.n	80012fe <readMPU+0x286>
		default:{ break; }
 80012fc:	bf00      	nop
	}
	//Retornamos valor
	return res;
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	ee07 3a90 	vmov	s15, r3
}
 8001304:	eeb0 0a67 	vmov.f32	s0, s15
 8001308:	3718      	adds	r7, #24
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	70a3d70a 	.word	0x70a3d70a
 8001314:	40238a3d 	.word	0x40238a3d
 8001318:	40d00000 	.word	0x40d00000
 800131c:	40c00000 	.word	0x40c00000
 8001320:	40b00000 	.word	0x40b00000
 8001324:	40a00000 	.word	0x40a00000
 8001328:	3e88cb3d 	.word	0x3e88cb3d
 800132c:	3e0f83e1 	.word	0x3e0f83e1

08001330 <main>:
uint64_t time_preview = 0;
#define ACCEL_ADDRESSS  0x53;             //Definicion de la direccion del Sclave


int main(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0

	//Incrementamos la velocidad de reloj del sistema
	uint8_t clock = CLOCK_SPEED_100MHZ;    //Velocidad de reloj entre 25 o 100 MHz
 8001336:	2364      	movs	r3, #100	; 0x64
 8001338:	71fb      	strb	r3, [r7, #7]
	configPLL(clock);
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	4618      	mov	r0, r3
 800133e:	f000 ff19 	bl	8002174 <configPLL>
	//Realizamos la configuracuion inicial
	int_Hardware();
 8001342:	f000 f861 	bl	8001408 <int_Hardware>
	//Activamos el Systick
	config_SysTick_ms();
 8001346:	f000 ffe5 	bl	8002314 <config_SysTick_ms>
	//Configuramos el MPU
	int_MPU();
 800134a:	f000 f929 	bl	80015a0 <int_MPU>
	//Activamos el punto flotante por medio del registro especifico
	SCB->CPACR |= 0xF <<20;
 800134e:	4b23      	ldr	r3, [pc, #140]	; (80013dc <main+0xac>)
 8001350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001354:	4a21      	ldr	r2, [pc, #132]	; (80013dc <main+0xac>)
 8001356:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800135a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	//Definimos para el PIN un 1 logico,
	GPIO_writePin (&handler_BlinkyPin, SET);
 800135e:	2101      	movs	r1, #1
 8001360:	481f      	ldr	r0, [pc, #124]	; (80013e0 <main+0xb0>)
 8001362:	f000 fcf9 	bl	8001d58 <GPIO_writePin>

	while(1)
	{
		if(charRead != '\0' || flag_ang == 1)
 8001366:	4b1f      	ldr	r3, [pc, #124]	; (80013e4 <main+0xb4>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d103      	bne.n	8001376 <main+0x46>
 800136e:	4b1e      	ldr	r3, [pc, #120]	; (80013e8 <main+0xb8>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d130      	bne.n	80013d8 <main+0xa8>
		{
			//Obtener angulo
			angulo =  readMPU(&handler_MPUAccel_MPU6050, READ_ACCEL_X, gyro_offset);
 8001376:	4b1d      	ldr	r3, [pc, #116]	; (80013ec <main+0xbc>)
 8001378:	f9b3 3000 	ldrsh.w	r3, [r3]
 800137c:	461a      	mov	r2, r3
 800137e:	2100      	movs	r1, #0
 8001380:	481b      	ldr	r0, [pc, #108]	; (80013f0 <main+0xc0>)
 8001382:	f7ff fe79 	bl	8001078 <readMPU>
 8001386:	eef0 7a40 	vmov.f32	s15, s0
 800138a:	4b1a      	ldr	r3, [pc, #104]	; (80013f4 <main+0xc4>)
 800138c:	edc3 7a00 	vstr	s15, [r3]
			//Contador para visualizar los datos en un tiempo dado
			if(counting_view>50)
 8001390:	4b19      	ldr	r3, [pc, #100]	; (80013f8 <main+0xc8>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b32      	cmp	r3, #50	; 0x32
 8001396:	d912      	bls.n	80013be <main+0x8e>
			{
				//ese tiempo lo volvemos un string
				sprintf(bufferMsg,"Aceleracion: %#.2f grados \n", angulo);
 8001398:	4b16      	ldr	r3, [pc, #88]	; (80013f4 <main+0xc4>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff f8db 	bl	8000558 <__aeabi_f2d>
 80013a2:	4602      	mov	r2, r0
 80013a4:	460b      	mov	r3, r1
 80013a6:	4915      	ldr	r1, [pc, #84]	; (80013fc <main+0xcc>)
 80013a8:	4815      	ldr	r0, [pc, #84]	; (8001400 <main+0xd0>)
 80013aa:	f002 fb4b 	bl	8003a44 <siprintf>
				//Enviamos por puerto serial dicho string
				writeMsg(&handler_USART_USB, bufferMsg);
 80013ae:	4914      	ldr	r1, [pc, #80]	; (8001400 <main+0xd0>)
 80013b0:	4814      	ldr	r0, [pc, #80]	; (8001404 <main+0xd4>)
 80013b2:	f001 faac 	bl	800290e <writeMsg>
				//Reiniciamos variable
				counting_view = 0;
 80013b6:	4b10      	ldr	r3, [pc, #64]	; (80013f8 <main+0xc8>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	701a      	strb	r2, [r3, #0]
 80013bc:	e005      	b.n	80013ca <main+0x9a>
			}
			else{ counting_view++; }
 80013be:	4b0e      	ldr	r3, [pc, #56]	; (80013f8 <main+0xc8>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	3301      	adds	r3, #1
 80013c4:	b2da      	uxtb	r2, r3
 80013c6:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <main+0xc8>)
 80013c8:	701a      	strb	r2, [r3, #0]
			//Reiniciamos variable
			charRead = '\0';
 80013ca:	4b06      	ldr	r3, [pc, #24]	; (80013e4 <main+0xb4>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
			flag_ang = 0;
 80013d0:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <main+0xb8>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	701a      	strb	r2, [r3, #0]
 80013d6:	e000      	b.n	80013da <main+0xaa>
		}
		else { __NOP(); }
 80013d8:	bf00      	nop
		if(charRead != '\0' || flag_ang == 1)
 80013da:	e7c4      	b.n	8001366 <main+0x36>
 80013dc:	e000ed00 	.word	0xe000ed00
 80013e0:	200001f4 	.word	0x200001f4
 80013e4:	20000234 	.word	0x20000234
 80013e8:	200002b6 	.word	0x200002b6
 80013ec:	200002b4 	.word	0x200002b4
 80013f0:	20000298 	.word	0x20000298
 80013f4:	200002b0 	.word	0x200002b0
 80013f8:	200002b7 	.word	0x200002b7
 80013fc:	08007640 	.word	0x08007640
 8001400:	20000238 	.word	0x20000238
 8001404:	20000228 	.word	0x20000228

08001408 <int_Hardware>:



//------------------------------Inicio Configuracion del microcontrolador------------------------------------------
void int_Hardware(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af02      	add	r7, sp, #8
	//-------------------Inicio de Configuracion GPIOx-----------------------

	//---------------------------BlinkyLed--------------------------------
	//---------------PIN: PA5----------------
	//Definimos el periferico GPIOx a usar.
	handler_BlinkyPin.pGPIOx = GPIOA;
 800140e:	4b56      	ldr	r3, [pc, #344]	; (8001568 <int_Hardware+0x160>)
 8001410:	4a56      	ldr	r2, [pc, #344]	; (800156c <int_Hardware+0x164>)
 8001412:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_BlinkyPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5; 						//PIN_x, 0-15
 8001414:	4b54      	ldr	r3, [pc, #336]	; (8001568 <int_Hardware+0x160>)
 8001416:	2205      	movs	r2, #5
 8001418:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_BlinkyPin, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 800141a:	2300      	movs	r3, #0
 800141c:	9301      	str	r3, [sp, #4]
 800141e:	2300      	movs	r3, #0
 8001420:	9300      	str	r3, [sp, #0]
 8001422:	2301      	movs	r3, #1
 8001424:	2200      	movs	r2, #0
 8001426:	2101      	movs	r1, #1
 8001428:	484f      	ldr	r0, [pc, #316]	; (8001568 <int_Hardware+0x160>)
 800142a:	f000 fb49 	bl	8001ac0 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_BlinkyPin);
 800142e:	484e      	ldr	r0, [pc, #312]	; (8001568 <int_Hardware+0x160>)
 8001430:	f000 fb68 	bl	8001b04 <GPIO_Config>

	//---------------------------USART--------------------------------
	//---------------PIN: PA2----------------
	//------------AF7: USART2_TX----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_USB_TX.pGPIOx = GPIOA;
 8001434:	4b4e      	ldr	r3, [pc, #312]	; (8001570 <int_Hardware+0x168>)
 8001436:	4a4d      	ldr	r2, [pc, #308]	; (800156c <int_Hardware+0x164>)
 8001438:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_USB_TX.GPIO_PinConfig.GPIO_PinNumber = PIN_2; 						//PIN_x, 0-15
 800143a:	4b4d      	ldr	r3, [pc, #308]	; (8001570 <int_Hardware+0x168>)
 800143c:	2202      	movs	r2, #2
 800143e:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_USB_TX, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF7);
 8001440:	2307      	movs	r3, #7
 8001442:	9301      	str	r3, [sp, #4]
 8001444:	2300      	movs	r3, #0
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	2301      	movs	r3, #1
 800144a:	2200      	movs	r2, #0
 800144c:	2102      	movs	r1, #2
 800144e:	4848      	ldr	r0, [pc, #288]	; (8001570 <int_Hardware+0x168>)
 8001450:	f000 fb36 	bl	8001ac0 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_USB_TX);
 8001454:	4846      	ldr	r0, [pc, #280]	; (8001570 <int_Hardware+0x168>)
 8001456:	f000 fb55 	bl	8001b04 <GPIO_Config>

	//---------------PIN: PA3----------------
	//------------AF7: USART2_RX----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_USB_RX.pGPIOx = GPIOA;
 800145a:	4b46      	ldr	r3, [pc, #280]	; (8001574 <int_Hardware+0x16c>)
 800145c:	4a43      	ldr	r2, [pc, #268]	; (800156c <int_Hardware+0x164>)
 800145e:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_USB_RX.GPIO_PinConfig.GPIO_PinNumber = PIN_3; 						//PIN_x, 0-15
 8001460:	4b44      	ldr	r3, [pc, #272]	; (8001574 <int_Hardware+0x16c>)
 8001462:	2203      	movs	r2, #3
 8001464:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_USB_RX, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF7);
 8001466:	2307      	movs	r3, #7
 8001468:	9301      	str	r3, [sp, #4]
 800146a:	2300      	movs	r3, #0
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	2301      	movs	r3, #1
 8001470:	2200      	movs	r2, #0
 8001472:	2102      	movs	r1, #2
 8001474:	483f      	ldr	r0, [pc, #252]	; (8001574 <int_Hardware+0x16c>)
 8001476:	f000 fb23 	bl	8001ac0 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_USB_RX);
 800147a:	483e      	ldr	r0, [pc, #248]	; (8001574 <int_Hardware+0x16c>)
 800147c:	f000 fb42 	bl	8001b04 <GPIO_Config>

	//---------------------------I2C--------------------------------
	//---------------PIN: PB8----------------
	//------------AF4: I2C1_SCL----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_SCL_MPU6050.pGPIOx = GPIOB;
 8001480:	4b3d      	ldr	r3, [pc, #244]	; (8001578 <int_Hardware+0x170>)
 8001482:	4a3e      	ldr	r2, [pc, #248]	; (800157c <int_Hardware+0x174>)
 8001484:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_SCL_MPU6050.GPIO_PinConfig.GPIO_PinNumber = PIN_8; 						//PIN_x, 0-15
 8001486:	4b3c      	ldr	r3, [pc, #240]	; (8001578 <int_Hardware+0x170>)
 8001488:	2208      	movs	r2, #8
 800148a:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_SCL_MPU6050, GPIO_MODE_ALTFN, GPIO_OTYPER_OPENDRAIN, GPIO_OSPEEDR_FAST, GPIO_PUPDR_NOTHING, AF4);
 800148c:	2304      	movs	r3, #4
 800148e:	9301      	str	r3, [sp, #4]
 8001490:	2300      	movs	r3, #0
 8001492:	9300      	str	r3, [sp, #0]
 8001494:	2302      	movs	r3, #2
 8001496:	2201      	movs	r2, #1
 8001498:	2102      	movs	r1, #2
 800149a:	4837      	ldr	r0, [pc, #220]	; (8001578 <int_Hardware+0x170>)
 800149c:	f000 fb10 	bl	8001ac0 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_SCL_MPU6050);
 80014a0:	4835      	ldr	r0, [pc, #212]	; (8001578 <int_Hardware+0x170>)
 80014a2:	f000 fb2f 	bl	8001b04 <GPIO_Config>

	//---------------PIN: PB9----------------
	//------------AF4: I2C1_SDA----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_SDA_MPU6050.pGPIOx = GPIOB;
 80014a6:	4b36      	ldr	r3, [pc, #216]	; (8001580 <int_Hardware+0x178>)
 80014a8:	4a34      	ldr	r2, [pc, #208]	; (800157c <int_Hardware+0x174>)
 80014aa:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_SDA_MPU6050.GPIO_PinConfig.GPIO_PinNumber = PIN_9; 						//PIN_x, 0-15
 80014ac:	4b34      	ldr	r3, [pc, #208]	; (8001580 <int_Hardware+0x178>)
 80014ae:	2209      	movs	r2, #9
 80014b0:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_SDA_MPU6050, GPIO_MODE_ALTFN, GPIO_OTYPER_OPENDRAIN, GPIO_OSPEEDR_FAST, GPIO_PUPDR_NOTHING, AF4);
 80014b2:	2304      	movs	r3, #4
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	2300      	movs	r3, #0
 80014b8:	9300      	str	r3, [sp, #0]
 80014ba:	2302      	movs	r3, #2
 80014bc:	2201      	movs	r2, #1
 80014be:	2102      	movs	r1, #2
 80014c0:	482f      	ldr	r0, [pc, #188]	; (8001580 <int_Hardware+0x178>)
 80014c2:	f000 fafd 	bl	8001ac0 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_SDA_MPU6050);
 80014c6:	482e      	ldr	r0, [pc, #184]	; (8001580 <int_Hardware+0x178>)
 80014c8:	f000 fb1c 	bl	8001b04 <GPIO_Config>

	//-------------------Inicio de Configuracion USARTx-----------------------

	//---------------USART2----------------
	//Definimos el periferico USARTx a utilizar
	handler_USART_USB.ptrUSARTx = USART2;
 80014cc:	4b2d      	ldr	r3, [pc, #180]	; (8001584 <int_Hardware+0x17c>)
 80014ce:	4a2e      	ldr	r2, [pc, #184]	; (8001588 <int_Hardware+0x180>)
 80014d0:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion del USART seleccionado
	handler_USART_USB.USART_Config.USART_mode = USART_MODE_RXTX ;           //USART_MODE_x  x-> TX, RX, RXTX, DISABLE
 80014d2:	4b2c      	ldr	r3, [pc, #176]	; (8001584 <int_Hardware+0x17c>)
 80014d4:	2202      	movs	r2, #2
 80014d6:	701a      	strb	r2, [r3, #0]
	handler_USART_USB.USART_Config.USART_baudrate = USART_BAUDRATE_9600;  //USART_BAUDRATE_x  x->9600, 19200, 115200
 80014d8:	4b2a      	ldr	r3, [pc, #168]	; (8001584 <int_Hardware+0x17c>)
 80014da:	2200      	movs	r2, #0
 80014dc:	705a      	strb	r2, [r3, #1]
	handler_USART_USB.USART_Config.USART_parity= USART_PARITY_NONE;       //USART_PARITY_x   x->NONE, ODD, EVEN
 80014de:	4b29      	ldr	r3, [pc, #164]	; (8001584 <int_Hardware+0x17c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	709a      	strb	r2, [r3, #2]
	handler_USART_USB.USART_Config.USART_stopbits=USART_STOPBIT_1;         //USART_STOPBIT_x  x->1, 0_5, 2, 1_5
 80014e4:	4b27      	ldr	r3, [pc, #156]	; (8001584 <int_Hardware+0x17c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	70da      	strb	r2, [r3, #3]
	handler_USART_USB.USART_Config.USART_enableIntRX = USART_RX_INTERRUP_ENABLE;   //USART_RX_INTERRUP_x  x-> DISABLE, ENABLE
 80014ea:	4b26      	ldr	r3, [pc, #152]	; (8001584 <int_Hardware+0x17c>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	711a      	strb	r2, [r3, #4]
	handler_USART_USB.USART_Config.USART_enableIntTX = USART_TX_INTERRUP_DISABLE;   //USART_TX_INTERRUP_x  x-> DISABLE, ENABLE
 80014f0:	4b24      	ldr	r3, [pc, #144]	; (8001584 <int_Hardware+0x17c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	715a      	strb	r2, [r3, #5]
	//Cargamos la configuracion del USART especifico
	USART_Config(&handler_USART_USB);
 80014f6:	4823      	ldr	r0, [pc, #140]	; (8001584 <int_Hardware+0x17c>)
 80014f8:	f000 ff84 	bl	8002404 <USART_Config>

	//-------------------Inicio de Configuracion TIMx-----------------------

	//---------------TIM2----------------
	//Definimos el TIMx a usar
	handler_BlinkyTimer.ptrTIMx = TIM2;
 80014fc:	4b23      	ldr	r3, [pc, #140]	; (800158c <int_Hardware+0x184>)
 80014fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001502:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_BlinkyTimer.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_1ms; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 8001504:	4b21      	ldr	r3, [pc, #132]	; (800158c <int_Hardware+0x184>)
 8001506:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800150a:	805a      	strh	r2, [r3, #2]
	handler_BlinkyTimer.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 800150c:	4b1f      	ldr	r3, [pc, #124]	; (800158c <int_Hardware+0x184>)
 800150e:	2200      	movs	r2, #0
 8001510:	701a      	strb	r2, [r3, #0]
	handler_BlinkyTimer.TIMx_Config.TIMX_period = 250;//Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 8001512:	4b1e      	ldr	r3, [pc, #120]	; (800158c <int_Hardware+0x184>)
 8001514:	22fa      	movs	r2, #250	; 0xfa
 8001516:	605a      	str	r2, [r3, #4]
	handler_BlinkyTimer.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_ENABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 8001518:	4b1c      	ldr	r3, [pc, #112]	; (800158c <int_Hardware+0x184>)
 800151a:	2201      	movs	r2, #1
 800151c:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_BlinkyTimer);
 800151e:	481b      	ldr	r0, [pc, #108]	; (800158c <int_Hardware+0x184>)
 8001520:	f000 f980 	bl	8001824 <BasicTimer_Config>

	//---------------TIM3----------------
	//Definimos el TIMx a usar
	handler_TIME_sampling.ptrTIMx = TIM3;
 8001524:	4b1a      	ldr	r3, [pc, #104]	; (8001590 <int_Hardware+0x188>)
 8001526:	4a1b      	ldr	r2, [pc, #108]	; (8001594 <int_Hardware+0x18c>)
 8001528:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_TIME_sampling.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_1ms; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 800152a:	4b19      	ldr	r3, [pc, #100]	; (8001590 <int_Hardware+0x188>)
 800152c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001530:	805a      	strh	r2, [r3, #2]
	handler_TIME_sampling.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 8001532:	4b17      	ldr	r3, [pc, #92]	; (8001590 <int_Hardware+0x188>)
 8001534:	2200      	movs	r2, #0
 8001536:	701a      	strb	r2, [r3, #0]
	handler_TIME_sampling.TIMx_Config.TIMX_period = 20;//Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 8001538:	4b15      	ldr	r3, [pc, #84]	; (8001590 <int_Hardware+0x188>)
 800153a:	2214      	movs	r2, #20
 800153c:	605a      	str	r2, [r3, #4]
	handler_TIME_sampling.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_ENABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 800153e:	4b14      	ldr	r3, [pc, #80]	; (8001590 <int_Hardware+0x188>)
 8001540:	2201      	movs	r2, #1
 8001542:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_TIME_sampling);
 8001544:	4812      	ldr	r0, [pc, #72]	; (8001590 <int_Hardware+0x188>)
 8001546:	f000 f96d 	bl	8001824 <BasicTimer_Config>

	//-------------------Inicio de Configuracion I2Cx----------------------

	//---------------I2C1----------------
	//Definimos el I2Cx a usar
	handler_I2C_MPU6050.prtI2Cx = I2C1;
 800154a:	4b13      	ldr	r3, [pc, #76]	; (8001598 <int_Hardware+0x190>)
 800154c:	4a13      	ldr	r2, [pc, #76]	; (800159c <int_Hardware+0x194>)
 800154e:	601a      	str	r2, [r3, #0]
	//Definimos la configuracion para el I2C
	handler_I2C_MPU6050.modeI2C = I2C_MODE_FM;               //I2C_MODE_x  x->SM,FM
 8001550:	4b11      	ldr	r3, [pc, #68]	; (8001598 <int_Hardware+0x190>)
 8001552:	2201      	movs	r2, #1
 8001554:	715a      	strb	r2, [r3, #5]
	handler_I2C_MPU6050.slaveAddress = ACCEL_ADDRESSS;         //Direccion del Sclave
 8001556:	4b10      	ldr	r3, [pc, #64]	; (8001598 <int_Hardware+0x190>)
 8001558:	2253      	movs	r2, #83	; 0x53
 800155a:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	i2c_Config(&handler_I2C_MPU6050);
 800155c:	480e      	ldr	r0, [pc, #56]	; (8001598 <int_Hardware+0x190>)
 800155e:	f000 fc3d 	bl	8001ddc <i2c_Config>

	//---------------------Fin de Configuracion I2Cx----------------------

}
 8001562:	bf00      	nop
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	200001f4 	.word	0x200001f4
 800156c:	40020000 	.word	0x40020000
 8001570:	20000210 	.word	0x20000210
 8001574:	2000021c 	.word	0x2000021c
 8001578:	20000278 	.word	0x20000278
 800157c:	40020400 	.word	0x40020400
 8001580:	20000284 	.word	0x20000284
 8001584:	20000228 	.word	0x20000228
 8001588:	40004400 	.word	0x40004400
 800158c:	20000200 	.word	0x20000200
 8001590:	200002a0 	.word	0x200002a0
 8001594:	40000400 	.word	0x40000400
 8001598:	20000290 	.word	0x20000290
 800159c:	40005400 	.word	0x40005400

080015a0 <int_MPU>:



//------------------------------Inicio configuracion del MPU------------------------------------------
void int_MPU(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
	//Definimos la escala de las diferentes magnitudes fisicas
	handler_MPUAccel_MPU6050.fullScaleACCEL = ACCEL_2G;
 80015a4:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <int_MPU+0x20>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	701a      	strb	r2, [r3, #0]
	handler_MPUAccel_MPU6050.fullScaleGYRO = GYRO_250;
 80015aa:	4b05      	ldr	r3, [pc, #20]	; (80015c0 <int_MPU+0x20>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	705a      	strb	r2, [r3, #1]
	//Definimos el handler correspondiente al I2C
	handler_MPUAccel_MPU6050.ptrI2Chandler = &handler_I2C_MPU6050;
 80015b0:	4b03      	ldr	r3, [pc, #12]	; (80015c0 <int_MPU+0x20>)
 80015b2:	4a04      	ldr	r2, [pc, #16]	; (80015c4 <int_MPU+0x24>)
 80015b4:	605a      	str	r2, [r3, #4]

}
 80015b6:	bf00      	nop
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	20000298 	.word	0x20000298
 80015c4:	20000290 	.word	0x20000290

080015c8 <BasicTimer2_Callback>:
//----------------------------Inicio de la definicion de las funciones ISR---------------------------------------

//-------------------------BlinkyLed--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el TIM2
void BasicTimer2_Callback(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
	GPIOxTooglePin(&handler_BlinkyPin);
 80015cc:	4802      	ldr	r0, [pc, #8]	; (80015d8 <BasicTimer2_Callback+0x10>)
 80015ce:	f000 fbee 	bl	8001dae <GPIOxTooglePin>
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	200001f4 	.word	0x200001f4

080015dc <BasicTimer3_Callback>:

//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el TIM3
void BasicTimer3_Callback(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
	flag_ang = 1;
 80015e0:	4b03      	ldr	r3, [pc, #12]	; (80015f0 <BasicTimer3_Callback+0x14>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	701a      	strb	r2, [r3, #0]
}
 80015e6:	bf00      	nop
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr
 80015f0:	200002b6 	.word	0x200002b6

080015f4 <BasicUSART2_Callback>:

//-------------------------USARTRX--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el USART2
void BasicUSART2_Callback(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
	charRead = getRxData();
 80015f8:	f001 f9a8 	bl	800294c <getRxData>
 80015fc:	4603      	mov	r3, r0
 80015fe:	461a      	mov	r2, r3
 8001600:	4b01      	ldr	r3, [pc, #4]	; (8001608 <BasicUSART2_Callback+0x14>)
 8001602:	701a      	strb	r2, [r3, #0]
}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000234 	.word	0x20000234

0800160c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800160c:	480d      	ldr	r0, [pc, #52]	; (8001644 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800160e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001610:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001614:	480c      	ldr	r0, [pc, #48]	; (8001648 <LoopForever+0x6>)
  ldr r1, =_edata
 8001616:	490d      	ldr	r1, [pc, #52]	; (800164c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001618:	4a0d      	ldr	r2, [pc, #52]	; (8001650 <LoopForever+0xe>)
  movs r3, #0
 800161a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800161c:	e002      	b.n	8001624 <LoopCopyDataInit>

0800161e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800161e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001622:	3304      	adds	r3, #4

08001624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001628:	d3f9      	bcc.n	800161e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800162a:	4a0a      	ldr	r2, [pc, #40]	; (8001654 <LoopForever+0x12>)
  ldr r4, =_ebss
 800162c:	4c0a      	ldr	r4, [pc, #40]	; (8001658 <LoopForever+0x16>)
  movs r3, #0
 800162e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001630:	e001      	b.n	8001636 <LoopFillZerobss>

08001632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001634:	3204      	adds	r2, #4

08001636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001638:	d3fb      	bcc.n	8001632 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800163a:	f001 fb57 	bl	8002cec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800163e:	f7ff fe77 	bl	8001330 <main>

08001642 <LoopForever>:

LoopForever:
    b LoopForever
 8001642:	e7fe      	b.n	8001642 <LoopForever>
  ldr   r0, =_estack
 8001644:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001648:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800164c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001650:	08007b14 	.word	0x08007b14
  ldr r2, =_sbss
 8001654:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001658:	20000b30 	.word	0x20000b30

0800165c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800165c:	e7fe      	b.n	800165c <ADC_IRQHandler>

0800165e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800165e:	b480      	push	{r7}
 8001660:	af00      	add	r7, sp, #0
	return 1;
 8001662:	2301      	movs	r3, #1
}
 8001664:	4618      	mov	r0, r3
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <_kill>:

int _kill(int pid, int sig)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b082      	sub	sp, #8
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
 8001676:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001678:	f001 fb32 	bl	8002ce0 <__errno>
 800167c:	4603      	mov	r3, r0
 800167e:	2216      	movs	r2, #22
 8001680:	601a      	str	r2, [r3, #0]
	return -1;
 8001682:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001686:	4618      	mov	r0, r3
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <_exit>:

void _exit (int status)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001696:	f04f 31ff 	mov.w	r1, #4294967295
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7ff ffe7 	bl	800166e <_kill>
	while (1) {}		/* Make sure we hang here */
 80016a0:	e7fe      	b.n	80016a0 <_exit+0x12>

080016a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016a2:	b580      	push	{r7, lr}
 80016a4:	b086      	sub	sp, #24
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	60f8      	str	r0, [r7, #12]
 80016aa:	60b9      	str	r1, [r7, #8]
 80016ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ae:	2300      	movs	r3, #0
 80016b0:	617b      	str	r3, [r7, #20]
 80016b2:	e00a      	b.n	80016ca <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80016b4:	f3af 8000 	nop.w
 80016b8:	4601      	mov	r1, r0
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	1c5a      	adds	r2, r3, #1
 80016be:	60ba      	str	r2, [r7, #8]
 80016c0:	b2ca      	uxtb	r2, r1
 80016c2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	3301      	adds	r3, #1
 80016c8:	617b      	str	r3, [r7, #20]
 80016ca:	697a      	ldr	r2, [r7, #20]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	429a      	cmp	r2, r3
 80016d0:	dbf0      	blt.n	80016b4 <_read+0x12>
	}

return len;
 80016d2:	687b      	ldr	r3, [r7, #4]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	e009      	b.n	8001702 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	1c5a      	adds	r2, r3, #1
 80016f2:	60ba      	str	r2, [r7, #8]
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	3301      	adds	r3, #1
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	697a      	ldr	r2, [r7, #20]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	429a      	cmp	r2, r3
 8001708:	dbf1      	blt.n	80016ee <_write+0x12>
	}
	return len;
 800170a:	687b      	ldr	r3, [r7, #4]
}
 800170c:	4618      	mov	r0, r3
 800170e:	3718      	adds	r7, #24
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <_close>:

int _close(int file)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
	return -1;
 800171c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001720:	4618      	mov	r0, r3
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800173c:	605a      	str	r2, [r3, #4]
	return 0;
 800173e:	2300      	movs	r3, #0
}
 8001740:	4618      	mov	r0, r3
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <_isatty>:

int _isatty(int file)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	return 1;
 8001754:	2301      	movs	r3, #1
}
 8001756:	4618      	mov	r0, r3
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001762:	b480      	push	{r7}
 8001764:	b085      	sub	sp, #20
 8001766:	af00      	add	r7, sp, #0
 8001768:	60f8      	str	r0, [r7, #12]
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
	return 0;
 800176e:	2300      	movs	r3, #0
}
 8001770:	4618      	mov	r0, r3
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001784:	4a14      	ldr	r2, [pc, #80]	; (80017d8 <_sbrk+0x5c>)
 8001786:	4b15      	ldr	r3, [pc, #84]	; (80017dc <_sbrk+0x60>)
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001790:	4b13      	ldr	r3, [pc, #76]	; (80017e0 <_sbrk+0x64>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d102      	bne.n	800179e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001798:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <_sbrk+0x64>)
 800179a:	4a12      	ldr	r2, [pc, #72]	; (80017e4 <_sbrk+0x68>)
 800179c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800179e:	4b10      	ldr	r3, [pc, #64]	; (80017e0 <_sbrk+0x64>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4413      	add	r3, r2
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d207      	bcs.n	80017bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017ac:	f001 fa98 	bl	8002ce0 <__errno>
 80017b0:	4603      	mov	r3, r0
 80017b2:	220c      	movs	r2, #12
 80017b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017b6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ba:	e009      	b.n	80017d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017bc:	4b08      	ldr	r3, [pc, #32]	; (80017e0 <_sbrk+0x64>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017c2:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <_sbrk+0x64>)
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4413      	add	r3, r2
 80017ca:	4a05      	ldr	r2, [pc, #20]	; (80017e0 <_sbrk+0x64>)
 80017cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ce:	68fb      	ldr	r3, [r7, #12]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3718      	adds	r7, #24
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20020000 	.word	0x20020000
 80017dc:	00000400 	.word	0x00000400
 80017e0:	200002b8 	.word	0x200002b8
 80017e4:	20000b30 	.word	0x20000b30

080017e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	db0b      	blt.n	8001812 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	f003 021f 	and.w	r2, r3, #31
 8001800:	4907      	ldr	r1, [pc, #28]	; (8001820 <__NVIC_EnableIRQ+0x38>)
 8001802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001806:	095b      	lsrs	r3, r3, #5
 8001808:	2001      	movs	r0, #1
 800180a:	fa00 f202 	lsl.w	r2, r0, r2
 800180e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	e000e100 	.word	0xe000e100

08001824 <BasicTimer_Config>:
TIM_TypeDef *ptrTimer4Used;
TIM_TypeDef *ptrTimer5Used;

//Funcion para cargar la configuracion del Timer
void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]

	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR

	//Verificamos para TIM2
	if(ptrBTimerHandler->ptrTIMx==TIM2)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001834:	d10a      	bne.n	800184c <BasicTimer_Config+0x28>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8001836:	4b62      	ldr	r3, [pc, #392]	; (80019c0 <BasicTimer_Config+0x19c>)
 8001838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183a:	4a61      	ldr	r2, [pc, #388]	; (80019c0 <BasicTimer_Config+0x19c>)
 800183c:	f043 0301 	orr.w	r3, r3, #1
 8001840:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer2Used = ptrBTimerHandler->ptrTIMx;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	4a5f      	ldr	r2, [pc, #380]	; (80019c4 <BasicTimer_Config+0x1a0>)
 8001848:	6013      	str	r3, [r2, #0]
 800184a:	e02e      	b.n	80018aa <BasicTimer_Config+0x86>

	}
	//Verificamos para TIM3
	else if(ptrBTimerHandler->ptrTIMx==TIM3)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	4a5d      	ldr	r2, [pc, #372]	; (80019c8 <BasicTimer_Config+0x1a4>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d10a      	bne.n	800186c <BasicTimer_Config+0x48>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8001856:	4b5a      	ldr	r3, [pc, #360]	; (80019c0 <BasicTimer_Config+0x19c>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185a:	4a59      	ldr	r2, [pc, #356]	; (80019c0 <BasicTimer_Config+0x19c>)
 800185c:	f043 0302 	orr.w	r3, r3, #2
 8001860:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer3Used = ptrBTimerHandler->ptrTIMx;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	4a59      	ldr	r2, [pc, #356]	; (80019cc <BasicTimer_Config+0x1a8>)
 8001868:	6013      	str	r3, [r2, #0]
 800186a:	e01e      	b.n	80018aa <BasicTimer_Config+0x86>
	}
	//Verificamos para TIM4
	else if(ptrBTimerHandler->ptrTIMx==TIM4)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	4a57      	ldr	r2, [pc, #348]	; (80019d0 <BasicTimer_Config+0x1ac>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d10a      	bne.n	800188c <BasicTimer_Config+0x68>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8001876:	4b52      	ldr	r3, [pc, #328]	; (80019c0 <BasicTimer_Config+0x19c>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	4a51      	ldr	r2, [pc, #324]	; (80019c0 <BasicTimer_Config+0x19c>)
 800187c:	f043 0304 	orr.w	r3, r3, #4
 8001880:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer4Used = ptrBTimerHandler->ptrTIMx;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	4a53      	ldr	r2, [pc, #332]	; (80019d4 <BasicTimer_Config+0x1b0>)
 8001888:	6013      	str	r3, [r2, #0]
 800188a:	e00e      	b.n	80018aa <BasicTimer_Config+0x86>
	}
	//Verificamos para TIM5
	else if(ptrBTimerHandler->ptrTIMx==TIM5)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	4a51      	ldr	r2, [pc, #324]	; (80019d8 <BasicTimer_Config+0x1b4>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d109      	bne.n	80018aa <BasicTimer_Config+0x86>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8001896:	4b4a      	ldr	r3, [pc, #296]	; (80019c0 <BasicTimer_Config+0x19c>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189a:	4a49      	ldr	r2, [pc, #292]	; (80019c0 <BasicTimer_Config+0x19c>)
 800189c:	f043 0308 	orr.w	r3, r3, #8
 80018a0:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer5Used = ptrBTimerHandler->ptrTIMx;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	68db      	ldr	r3, [r3, #12]
 80018a6:	4a4d      	ldr	r2, [pc, #308]	; (80019dc <BasicTimer_Config+0x1b8>)
 80018a8:	6013      	str	r3, [r2, #0]
	}
	//------------------------------2) Configurando el pre-escaler-----------------------------------------
	//Registro:TIMx_PSC		//Es un valor de 32 bit

	uint8_t clockSystem = getConfigPLL();          //Guardamos la velocidad de reloj entregada al bus APB1
 80018aa:	f000 fce1 	bl	8002270 <getConfigPLL>
 80018ae:	4603      	mov	r3, r0
 80018b0:	73bb      	strb	r3, [r7, #14]
	uint8_t clock = getClockAPB1();          //Guardamos la velocidad de reloj entregada al bus APB1
 80018b2:	f000 fcf9 	bl	80022a8 <getClockAPB1>
 80018b6:	4603      	mov	r3, r0
 80018b8:	73fb      	strb	r3, [r7, #15]

	//Verificamos si el multiplicador del Timer esta activado por el preescaler
	if(clockSystem>=50)
 80018ba:	7bbb      	ldrb	r3, [r7, #14]
 80018bc:	2b31      	cmp	r3, #49	; 0x31
 80018be:	d903      	bls.n	80018c8 <BasicTimer_Config+0xa4>
	{
		clock = clock*2;
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	73fb      	strb	r3, [r7, #15]
 80018c6:	e000      	b.n	80018ca <BasicTimer_Config+0xa6>
	}
	else
	{
		__NOP();
 80018c8:	bf00      	nop
	}

	/*La frecuencia de reloj contador CK_CNT es igual a fck_psc/(psc[15:0]+1)
	 * por tanto define la velocidad a la que incrementa el counter*/
	ptrBTimerHandler->ptrTIMx->PSC = (clock)*(ptrBTimerHandler->TIMx_Config.TIMx_periodcnt)-1; //(min:0, max:65536)
 80018ca:	7bfb      	ldrb	r3, [r7, #15]
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	8852      	ldrh	r2, [r2, #2]
 80018d0:	fb02 f303 	mul.w	r3, r2, r3
 80018d4:	1e5a      	subs	r2, r3, #1
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	629a      	str	r2, [r3, #40]	; 0x28
	//Registro:TIMx_CR1		Es un registro de configuracion del TIMx
	//Registro:TIMx_ARR		Es un valor de 32 bit
	//Registro:TIMx_CNT/	Es un valor de 32 bit

	//verificamos si el timer se configuro como up o dowm
	if(ptrBTimerHandler->TIMx_Config.TIMx_mode==BTIMER_MODE_UP)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d112      	bne.n	800190a <BasicTimer_Config+0xe6>
	{
		//-------a)Definimos la direccion para el conteo-------------
		ptrBTimerHandler->ptrTIMx->CR1 &= ~(0b1<<4);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	f022 0210 	bic.w	r2, r2, #16
 80018f2:	601a      	str	r2, [r3, #0]
		//-------b)Configuracion del Auto-Reload---------------------
		ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMX_period+1;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	685a      	ldr	r2, [r3, #4]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	3201      	adds	r2, #1
 80018fe:	62da      	str	r2, [r3, #44]	; 0x2c
		//-------c)Reinicio del registro counter----------------------
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	2200      	movs	r2, #0
 8001906:	625a      	str	r2, [r3, #36]	; 0x24
 8001908:	e018      	b.n	800193c <BasicTimer_Config+0x118>
	}
	else
	{
		//-------a)Definimos la direccion para el conteo-------------
		ptrBTimerHandler->ptrTIMx->CR1 &= ~(0b1<<4); //limpiamos
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	f022 0210 	bic.w	r2, r2, #16
 8001918:	601a      	str	r2, [r3, #0]
		ptrBTimerHandler->ptrTIMx->CR1 |= (0b1<<4);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	68db      	ldr	r3, [r3, #12]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	f042 0210 	orr.w	r2, r2, #16
 8001928:	601a      	str	r2, [r3, #0]
		//-------b)Configuracion del Auto-Reload---------------------
		ptrBTimerHandler->ptrTIMx->ARR = 0;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	68db      	ldr	r3, [r3, #12]
 800192e:	2200      	movs	r2, #0
 8001930:	62da      	str	r2, [r3, #44]	; 0x2c
		//-------c)Reinicio del registro counter----------------------
		ptrBTimerHandler->ptrTIMx->CNT = ptrBTimerHandler->TIMx_Config.TIMX_period;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6852      	ldr	r2, [r2, #4]
 800193a:	625a      	str	r2, [r3, #36]	; 0x24
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800193c:	b672      	cpsid	i
}
 800193e:	bf00      	nop

	//Desactivamos las interrupciones Globales
	__disable_irq();

	//Matriculamos la interrupcion en el NVCI
	if(ptrBTimerHandler->ptrTIMx==TIM2)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001948:	d103      	bne.n	8001952 <BasicTimer_Config+0x12e>
	{
		//Activamos el NVIC para la interrupcion del TIM2
		NVIC_EnableIRQ(TIM2_IRQn);
 800194a:	201c      	movs	r0, #28
 800194c:	f7ff ff4c 	bl	80017e8 <__NVIC_EnableIRQ>
 8001950:	e019      	b.n	8001986 <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM3)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	4a1c      	ldr	r2, [pc, #112]	; (80019c8 <BasicTimer_Config+0x1a4>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d103      	bne.n	8001964 <BasicTimer_Config+0x140>
	{
		//Activamos el NVIC para la interrupcion del TIM3
		NVIC_EnableIRQ(TIM3_IRQn);
 800195c:	201d      	movs	r0, #29
 800195e:	f7ff ff43 	bl	80017e8 <__NVIC_EnableIRQ>
 8001962:	e010      	b.n	8001986 <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM4)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	4a19      	ldr	r2, [pc, #100]	; (80019d0 <BasicTimer_Config+0x1ac>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d103      	bne.n	8001976 <BasicTimer_Config+0x152>
	{
		//Activamos el NVIC para la interrupcion del TIM4
		NVIC_EnableIRQ(TIM4_IRQn);
 800196e:	201e      	movs	r0, #30
 8001970:	f7ff ff3a 	bl	80017e8 <__NVIC_EnableIRQ>
 8001974:	e007      	b.n	8001986 <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM5)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	4a17      	ldr	r2, [pc, #92]	; (80019d8 <BasicTimer_Config+0x1b4>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d102      	bne.n	8001986 <BasicTimer_Config+0x162>
	{
		//Activamos el NVIC para la interrupcion del TIM5
		NVIC_EnableIRQ(TIM5_IRQn);
 8001980:	2032      	movs	r0, #50	; 0x32
 8001982:	f7ff ff31 	bl	80017e8 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001986:	b662      	cpsie	i
}
 8001988:	bf00      	nop
	//Activo las interrupciones Globales
	__enable_irq();

	//----------------------5)Definimos el estado de la interrupcion---------------------------------

	statusiInterruptionTimer(ptrBTimerHandler, (ptrBTimerHandler->TIMx_Config.TIMx_interruptEnable));
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	7a1b      	ldrb	r3, [r3, #8]
 800198e:	4619      	mov	r1, r3
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f000 f875 	bl	8001a80 <statusiInterruptionTimer>

	//----------------------6) Activamos el Timer---------------------------------
	//Registro:TIMx_CR1

	ptrBTimerHandler->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	f022 0201 	bic.w	r2, r2, #1
 80019a4:	601a      	str	r2, [r3, #0]
	ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	f042 0201 	orr.w	r2, r2, #1
 80019b4:	601a      	str	r2, [r3, #0]
}
 80019b6:	bf00      	nop
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40023800 	.word	0x40023800
 80019c4:	200002bc 	.word	0x200002bc
 80019c8:	40000400 	.word	0x40000400
 80019cc:	200002c0 	.word	0x200002c0
 80019d0:	40000800 	.word	0x40000800
 80019d4:	200002c4 	.word	0x200002c4
 80019d8:	40000c00 	.word	0x40000c00
 80019dc:	200002c8 	.word	0x200002c8

080019e0 <BasicTimer4_Callback>:
{
	__NOP();
}

__attribute__((weak)) void BasicTimer4_Callback(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
	__NOP();
 80019e4:	bf00      	nop
}
 80019e6:	bf00      	nop
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <BasicTimer5_Callback>:

__attribute__((weak)) void BasicTimer5_Callback(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
	__NOP();
 80019f4:	bf00      	nop
}
 80019f6:	bf00      	nop
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <TIM2_IRQHandler>:

/* Cuando se produce una interrupcion en el NVIC debido a uno de los TIMER apuntara a una de
 * estas funciones en el vector de interrupciones respectivamente
 */
void TIM2_IRQHandler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer2Used->SR &= ~TIM_SR_UIF;
 8001a04:	4b05      	ldr	r3, [pc, #20]	; (8001a1c <TIM2_IRQHandler+0x1c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	691a      	ldr	r2, [r3, #16]
 8001a0a:	4b04      	ldr	r3, [pc, #16]	; (8001a1c <TIM2_IRQHandler+0x1c>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f022 0201 	bic.w	r2, r2, #1
 8001a12:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer2_Callback();
 8001a14:	f7ff fdd8 	bl	80015c8 <BasicTimer2_Callback>

}
 8001a18:	bf00      	nop
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	200002bc 	.word	0x200002bc

08001a20 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer3Used->SR &= ~TIM_SR_UIF;
 8001a24:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <TIM3_IRQHandler+0x1c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	691a      	ldr	r2, [r3, #16]
 8001a2a:	4b04      	ldr	r3, [pc, #16]	; (8001a3c <TIM3_IRQHandler+0x1c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f022 0201 	bic.w	r2, r2, #1
 8001a32:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer3_Callback();
 8001a34:	f7ff fdd2 	bl	80015dc <BasicTimer3_Callback>

}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	200002c0 	.word	0x200002c0

08001a40 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer4Used->SR &= ~TIM_SR_UIF;
 8001a44:	4b05      	ldr	r3, [pc, #20]	; (8001a5c <TIM4_IRQHandler+0x1c>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	691a      	ldr	r2, [r3, #16]
 8001a4a:	4b04      	ldr	r3, [pc, #16]	; (8001a5c <TIM4_IRQHandler+0x1c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f022 0201 	bic.w	r2, r2, #1
 8001a52:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer4_Callback();
 8001a54:	f7ff ffc4 	bl	80019e0 <BasicTimer4_Callback>

}
 8001a58:	bf00      	nop
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	200002c4 	.word	0x200002c4

08001a60 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer5Used->SR &= ~TIM_SR_UIF;
 8001a64:	4b05      	ldr	r3, [pc, #20]	; (8001a7c <TIM5_IRQHandler+0x1c>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	691a      	ldr	r2, [r3, #16]
 8001a6a:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <TIM5_IRQHandler+0x1c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f022 0201 	bic.w	r2, r2, #1
 8001a72:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer5_Callback();
 8001a74:	f7ff ffbc 	bl	80019f0 <BasicTimer5_Callback>

}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	200002c8 	.word	0x200002c8

08001a80 <statusiInterruptionTimer>:


//Definir la interrupcion por el timer
void statusiInterruptionTimer(BasicTimer_Handler_t *ptrBTimerHandler, uint8_t status)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	460b      	mov	r3, r1
 8001a8a:	70fb      	strb	r3, [r7, #3]
	//Verificar el estado que se desea con definir
	if(status == INTERRUPTION_ENABLE)
 8001a8c:	78fb      	ldrb	r3, [r7, #3]
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d108      	bne.n	8001aa4 <statusiInterruptionTimer+0x24>
	{
		//Activamos las interrupciones
		ptrBTimerHandler->ptrTIMx->DIER |=TIM_DIER_UIE;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	68da      	ldr	r2, [r3, #12]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	f042 0201 	orr.w	r2, r2, #1
 8001aa0:	60da      	str	r2, [r3, #12]
	else
	{
		//Desactivamos las interrupciones
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
	}
}
 8001aa2:	e007      	b.n	8001ab4 <statusiInterruptionTimer+0x34>
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	68da      	ldr	r2, [r3, #12]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	f022 0201 	bic.w	r2, r2, #1
 8001ab2:	60da      	str	r2, [r3, #12]
}
 8001ab4:	bf00      	nop
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <GPIO_PIN_Config>:

#include <GPIOxDriver.h>

//Configuracion de los registros para un pin
void GPIO_PIN_Config(GPIO_Handler_t *configuracion, uint8_t mode, uint8_t otyper, uint8_t ospeedr,uint8_t pupdr,uint8_t af)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	4608      	mov	r0, r1
 8001aca:	4611      	mov	r1, r2
 8001acc:	461a      	mov	r2, r3
 8001ace:	4603      	mov	r3, r0
 8001ad0:	70fb      	strb	r3, [r7, #3]
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	70bb      	strb	r3, [r7, #2]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	707b      	strb	r3, [r7, #1]
	configuracion->GPIO_PinConfig.GPIO_PinModer       = mode; 		// = GPIO_MODE_x->IN-0, OUT-2, ALTFN-3, ANALOG-4
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	78fa      	ldrb	r2, [r7, #3]
 8001ade:	705a      	strb	r2, [r3, #1]
	configuracion->GPIO_PinConfig.GPIO_PinOTPype	  = otyper;		// = GPIO_OTYPER_x-> PUSHPULL-0, OPENDRAIN-1
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	78ba      	ldrb	r2, [r7, #2]
 8001ae4:	709a      	strb	r2, [r3, #2]
	configuracion->GPIO_PinConfig.GPIO_PinSpeed	      = ospeedr;	// = GPIO_OSPEEDR_x-> LOW-0, MEDIUM-1, FAST-2, HIGH-3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	787a      	ldrb	r2, [r7, #1]
 8001aea:	70da      	strb	r2, [r3, #3]
	configuracion->GPIO_PinConfig.GPIO_PinPUPdControl = pupdr; 		// = GPIO_PUPDR_x -> NOTHING-0, PULLUP-1, PULLDOWN-2, RESERVED-3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	7c3a      	ldrb	r2, [r7, #16]
 8001af0:	711a      	strb	r2, [r3, #4]
	configuracion->GPIO_PinConfig.GPIO_PinAltFunMode  = af;			// = AFx, 0-15
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	7d3a      	ldrb	r2, [r7, #20]
 8001af6:	715a      	strb	r2, [r3, #5]
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <GPIO_Config>:

//Activacion de la señal de reloj de un elemento en especifico

void GPIO_Config (GPIO_Handler_t *pGPIOHandler)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
	//variables para hacer todo paso a paso
	uint32_t auxConfig = 0;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60bb      	str	r3, [r7, #8]

	//----------------------1) Activamos el periferico-----------------------------

	//Verificamos para GIOPA
	if (pGPIOHandler->pGPIOx == GPIOA)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	4a88      	ldr	r2, [pc, #544]	; (8001d3c <GPIO_Config+0x238>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d106      	bne.n	8001b2c <GPIO_Config+0x28>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  //(SET << RCC_AHB1ENR_GPIOA_EN);
 8001b1e:	4b88      	ldr	r3, [pc, #544]	; (8001d40 <GPIO_Config+0x23c>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4a87      	ldr	r2, [pc, #540]	; (8001d40 <GPIO_Config+0x23c>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	e03a      	b.n	8001ba2 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPB
	else if (pGPIOHandler->pGPIOx == GPIOB)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	4a84      	ldr	r2, [pc, #528]	; (8001d44 <GPIO_Config+0x240>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d106      	bne.n	8001b44 <GPIO_Config+0x40>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);  //(SET << RCC_AHB1ENR_GPIOB_EN);
 8001b36:	4b82      	ldr	r3, [pc, #520]	; (8001d40 <GPIO_Config+0x23c>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3a:	4a81      	ldr	r2, [pc, #516]	; (8001d40 <GPIO_Config+0x23c>)
 8001b3c:	f043 0302 	orr.w	r3, r3, #2
 8001b40:	6313      	str	r3, [r2, #48]	; 0x30
 8001b42:	e02e      	b.n	8001ba2 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPC
	else if (pGPIOHandler->pGPIOx == GPIOC)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	4a7f      	ldr	r2, [pc, #508]	; (8001d48 <GPIO_Config+0x244>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d106      	bne.n	8001b5c <GPIO_Config+0x58>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOC
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);  //(SET << RCC_AHB1ENR_GPIOC_EN);
 8001b4e:	4b7c      	ldr	r3, [pc, #496]	; (8001d40 <GPIO_Config+0x23c>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	4a7b      	ldr	r2, [pc, #492]	; (8001d40 <GPIO_Config+0x23c>)
 8001b54:	f043 0304 	orr.w	r3, r3, #4
 8001b58:	6313      	str	r3, [r2, #48]	; 0x30
 8001b5a:	e022      	b.n	8001ba2 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPD
	else if (pGPIOHandler->pGPIOx == GPIOD)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	4a7a      	ldr	r2, [pc, #488]	; (8001d4c <GPIO_Config+0x248>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d106      	bne.n	8001b74 <GPIO_Config+0x70>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOD
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIODEN);  //(SET << RCC_AHB1ENR_GPIOD_EN);
 8001b66:	4b76      	ldr	r3, [pc, #472]	; (8001d40 <GPIO_Config+0x23c>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	4a75      	ldr	r2, [pc, #468]	; (8001d40 <GPIO_Config+0x23c>)
 8001b6c:	f043 0308 	orr.w	r3, r3, #8
 8001b70:	6313      	str	r3, [r2, #48]	; 0x30
 8001b72:	e016      	b.n	8001ba2 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPE
	else if (pGPIOHandler->pGPIOx == GPIOE)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	4a75      	ldr	r2, [pc, #468]	; (8001d50 <GPIO_Config+0x24c>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d106      	bne.n	8001b8c <GPIO_Config+0x88>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOE
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOEEN);  //(SET << RCC_AHB1ENR_GPIOE_EN);
 8001b7e:	4b70      	ldr	r3, [pc, #448]	; (8001d40 <GPIO_Config+0x23c>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	4a6f      	ldr	r2, [pc, #444]	; (8001d40 <GPIO_Config+0x23c>)
 8001b84:	f043 0310 	orr.w	r3, r3, #16
 8001b88:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8a:	e00a      	b.n	8001ba2 <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPH
	else if (pGPIOHandler->pGPIOx == GPIOH)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	4a70      	ldr	r2, [pc, #448]	; (8001d54 <GPIO_Config+0x250>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d105      	bne.n	8001ba2 <GPIO_Config+0x9e>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOH
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOHEN);  //(SET << RCC_AHB1ENR_GPIOH_EN);
 8001b96:	4b6a      	ldr	r3, [pc, #424]	; (8001d40 <GPIO_Config+0x23c>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	4a69      	ldr	r2, [pc, #420]	; (8001d40 <GPIO_Config+0x23c>)
 8001b9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ba0:	6313      	str	r3, [r2, #48]	; 0x30

	//----------------2) Configurando el registro GPIOx_MODER----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces  el pinModer
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinModer << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	785b      	ldrb	r3, [r3, #1]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb2:	60fb      	str	r3, [r7, #12]

	//Cargamos auxConfig en el registro MODER
	pGPIOHandler->pGPIOx->MODER &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	2103      	movs	r1, #3
 8001bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	4619      	mov	r1, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	400a      	ands	r2, r1
 8001bd0:	601a      	str	r2, [r3, #0]
	pGPIOHandler->pGPIOx->MODER |= auxConfig;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	6819      	ldr	r1, [r3, #0]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	68fa      	ldr	r2, [r7, #12]
 8001bde:	430a      	orrs	r2, r1
 8001be0:	601a      	str	r2, [r3, #0]

	//----------------3) Configurando el registro GPIOx_OTYPER----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinOTPype
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinOTPype << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	789b      	ldrb	r3, [r3, #2]
 8001be6:	461a      	mov	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro OTYPER
	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	2301      	movs	r3, #1
 8001c00:	408b      	lsls	r3, r1
 8001c02:	43db      	mvns	r3, r3
 8001c04:	4619      	mov	r1, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	400a      	ands	r2, r1
 8001c0c:	605a      	str	r2, [r3, #4]
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	6859      	ldr	r1, [r3, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	68fa      	ldr	r2, [r7, #12]
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	605a      	str	r2, [r3, #4]

	//----------------4) Configurando el registro GPIOx_OSPEEDR----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinSpeed
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	78db      	ldrb	r3, [r3, #3]
 8001c22:	461a      	mov	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro OSPEEDR
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	689a      	ldr	r2, [r3, #8]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	2103      	movs	r1, #3
 8001c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c42:	43db      	mvns	r3, r3
 8001c44:	4619      	mov	r1, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	400a      	ands	r2, r1
 8001c4c:	609a      	str	r2, [r3, #8]
	pGPIOHandler->pGPIOx->OSPEEDR |= auxConfig;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	6899      	ldr	r1, [r3, #8]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	609a      	str	r2, [r3, #8]

	//----------------5) Configurando el registro GPIOx_PUPDR----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinSpeed
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinPUPdControl << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	791b      	ldrb	r3, [r3, #4]
 8001c62:	461a      	mov	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6e:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro PUPDR
	pGPIOHandler->pGPIOx->PUPDR &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	68da      	ldr	r2, [r3, #12]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	2103      	movs	r1, #3
 8001c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	4619      	mov	r1, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	400a      	ands	r2, r1
 8001c8c:	60da      	str	r2, [r3, #12]
	pGPIOHandler->pGPIOx->PUPDR|= auxConfig;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	68d9      	ldr	r1, [r3, #12]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	68fa      	ldr	r2, [r7, #12]
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	60da      	str	r2, [r3, #12]

	//---------------- MODER: Configurando funciones alternativas----------------------

	//si el Modo de configuracion escogido es GPIO_MODE_ALTFN, entonces activamos el AF
	if(pGPIOHandler->GPIO_PinConfig.GPIO_PinModer == GPIO_MODE_ALTFN)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	785b      	ldrb	r3, [r3, #1]
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d143      	bne.n	8001d2e <GPIO_Config+0x22a>
	{
		//Para los pines 0 a 8 escogemos el AFRL
		if (pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber < 8)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	2b07      	cmp	r3, #7
 8001cac:	d81f      	bhi.n	8001cee <GPIO_Config+0x1ea>
		{
			auxPosition = 4*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	60bb      	str	r3, [r7, #8]

			//Cargamos auxPosition en el registro AFRL
			pGPIOHandler->pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	6a1a      	ldr	r2, [r3, #32]
 8001cbc:	210f      	movs	r1, #15
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	400a      	ands	r2, r1
 8001cce:	621a      	str	r2, [r3, #32]
			pGPIOHandler->pGPIOx->AFR[0] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	6a1a      	ldr	r2, [r3, #32]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	795b      	ldrb	r3, [r3, #5]
 8001cda:	4619      	mov	r1, r3
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	621a      	str	r2, [r3, #32]
			//Cargamos auxPosition en el registro AFRL
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}
}
 8001cec:	e01f      	b.n	8001d2e <GPIO_Config+0x22a>
			auxPosition = 4*(pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber-8);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	3b08      	subs	r3, #8
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	60bb      	str	r3, [r7, #8]
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cfe:	210f      	movs	r1, #15
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	fa01 f303 	lsl.w	r3, r1, r3
 8001d06:	43db      	mvns	r3, r3
 8001d08:	4619      	mov	r1, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	400a      	ands	r2, r1
 8001d10:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	795b      	ldrb	r3, [r3, #5]
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	fa01 f303 	lsl.w	r3, r1, r3
 8001d24:	4619      	mov	r1, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001d2e:	bf00      	nop
 8001d30:	3714      	adds	r7, #20
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	40020000 	.word	0x40020000
 8001d40:	40023800 	.word	0x40023800
 8001d44:	40020400 	.word	0x40020400
 8001d48:	40020800 	.word	0x40020800
 8001d4c:	40020c00 	.word	0x40020c00
 8001d50:	40021000 	.word	0x40021000
 8001d54:	40021c00 	.word	0x40021c00

08001d58 <GPIO_writePin>:

//---------------- MODER: Configurando Output: Registro BSRR----------------------

void GPIO_writePin (GPIO_Handler_t *pPinHandler, uint8_t newState)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	460b      	mov	r3, r1
 8001d62:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
	//pPinHandler->pGPIOx->ODR &= ~(SET << pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == SET)
 8001d64:	78fb      	ldrb	r3, [r7, #3]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d10d      	bne.n	8001d86 <GPIO_writePin+0x2e>
	{
		//Trabajamos con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET<<pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	699a      	ldr	r2, [r3, #24]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	4619      	mov	r1, r3
 8001d76:	2301      	movs	r3, #1
 8001d78:	408b      	lsls	r3, r1
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	430a      	orrs	r2, r1
 8001d82:	619a      	str	r2, [r3, #24]
	else
	{
		//Trabajamos con la parte alta del registro
		pPinHandler->pGPIOx->BSRR |= (SET<<(pPinHandler->GPIO_PinConfig.GPIO_PinNumber+16));
	}
}
 8001d84:	e00d      	b.n	8001da2 <GPIO_writePin+0x4a>
		pPinHandler->pGPIOx->BSRR |= (SET<<(pPinHandler->GPIO_PinConfig.GPIO_PinNumber+16));
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	699a      	ldr	r2, [r3, #24]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	3310      	adds	r3, #16
 8001d92:	2101      	movs	r1, #1
 8001d94:	fa01 f303 	lsl.w	r3, r1, r3
 8001d98:	4619      	mov	r1, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	619a      	str	r2, [r3, #24]
}
 8001da2:	bf00      	nop
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr

08001dae <GPIOxTooglePin>:
}


//---------------- Toogle ---------------------
void GPIOxTooglePin(GPIO_Handler_t *pPinHandler)
{
 8001dae:	b480      	push	{r7}
 8001db0:	b083      	sub	sp, #12
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
	pPinHandler->pGPIOx->ODR  ^= (SET << pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	695a      	ldr	r2, [r3, #20]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	408b      	lsls	r3, r1
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	404a      	eors	r2, r1
 8001dce:	615a      	str	r2, [r3, #20]
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <i2c_Config>:
 * Recordar de configurar los pines GPIOx por medio de las funciones alternativas,
 * Ademas de configurar dichos pines como open_drain
 */

void i2c_Config(I2C_Handler_t *ptrHandlerI2C)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
	uint8_t clockAPB1 = getClockAPB1();     //Variable que guarda la velocidad de reloj entregada al bus APB1
 8001de4:	f000 fa60 	bl	80022a8 <getClockAPB1>
 8001de8:	4603      	mov	r3, r0
 8001dea:	73fb      	strb	r3, [r7, #15]

	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR

	if(ptrHandlerI2C->prtI2Cx == I2C1)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a60      	ldr	r2, [pc, #384]	; (8001f74 <i2c_Config+0x198>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d106      	bne.n	8001e04 <i2c_Config+0x28>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8001df6:	4b60      	ldr	r3, [pc, #384]	; (8001f78 <i2c_Config+0x19c>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	4a5f      	ldr	r2, [pc, #380]	; (8001f78 <i2c_Config+0x19c>)
 8001dfc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e00:	6413      	str	r3, [r2, #64]	; 0x40
 8001e02:	e016      	b.n	8001e32 <i2c_Config+0x56>
	}
	else if(ptrHandlerI2C->prtI2Cx == I2C2)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a5c      	ldr	r2, [pc, #368]	; (8001f7c <i2c_Config+0x1a0>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d106      	bne.n	8001e1c <i2c_Config+0x40>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 8001e0e:	4b5a      	ldr	r3, [pc, #360]	; (8001f78 <i2c_Config+0x19c>)
 8001e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e12:	4a59      	ldr	r2, [pc, #356]	; (8001f78 <i2c_Config+0x19c>)
 8001e14:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e18:	6413      	str	r3, [r2, #64]	; 0x40
 8001e1a:	e00a      	b.n	8001e32 <i2c_Config+0x56>
	}
	else if(ptrHandlerI2C->prtI2Cx == I2C3)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a57      	ldr	r2, [pc, #348]	; (8001f80 <i2c_Config+0x1a4>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d105      	bne.n	8001e32 <i2c_Config+0x56>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C3EN;
 8001e26:	4b54      	ldr	r3, [pc, #336]	; (8001f78 <i2c_Config+0x19c>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	4a53      	ldr	r2, [pc, #332]	; (8001f78 <i2c_Config+0x19c>)
 8001e2c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e30:	6413      	str	r3, [r2, #64]	; 0x40
	}

	//---------------------------------2) Reiniciamos el periferico------------------------------------------
	//Registro: CR1

	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_SWRST;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e40:	601a      	str	r2, [r3, #0]
	__NOP();
 8001e42:	bf00      	nop
	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_SWRST;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e52:	601a      	str	r2, [r3, #0]

	//-----------------------------------3) Valor del reloj principal------------------------------------------
	//Registro: CR2

	ptrHandlerI2C->prtI2Cx->CR2 &= ~(0b111111<<I2C_CR2_FREQ_Pos);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001e62:	605a      	str	r2, [r3, #4]
	ptrHandlerI2C->prtI2Cx->CR2 |= (clockAPB1<<I2C_CR2_FREQ_Pos);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6859      	ldr	r1, [r3, #4]
 8001e6a:	7bfa      	ldrb	r2, [r7, #15]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	430a      	orrs	r2, r1
 8001e72:	605a      	str	r2, [r3, #4]
	//-------------------------------------4) Configuracion del I2C------------------------------------------
	//Registro: CCR
	//Registro: TRISE

	//Variables que almacenan el respectivo valor a cargar en los registros CRR y Trise
	uint16_t valueCRR = 0;
 8001e74:	2300      	movs	r3, #0
 8001e76:	81bb      	strh	r3, [r7, #12]
	uint8_t valueTrise = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	72fb      	strb	r3, [r7, #11]

	//definimos inicialmente los registro en 0
	ptrHandlerI2C->prtI2Cx->CCR = 0;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2200      	movs	r2, #0
 8001e82:	61da      	str	r2, [r3, #28]
	ptrHandlerI2C->prtI2Cx->TRISE = 0;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	621a      	str	r2, [r3, #32]

	//Configuramos el I2C deacuerdo al modo selsecionado
	if(ptrHandlerI2C->modeI2C == I2C_MODE_SM)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	795b      	ldrb	r3, [r3, #5]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d121      	bne.n	8001ed8 <i2c_Config+0xfc>
	{
		//Seleccionamos el modo estandar
		ptrHandlerI2C->prtI2Cx->CCR &= ~I2C_CCR_FS;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	69da      	ldr	r2, [r3, #28]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ea2:	61da      	str	r2, [r3, #28]

		//Definimos la señal de reloj
		valueCRR = (5000*clockAPB1)/1000;
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	0092      	lsls	r2, r2, #2
 8001eac:	4413      	add	r3, r2
 8001eae:	81bb      	strh	r3, [r7, #12]
		ptrHandlerI2C->prtI2Cx->CCR |= (valueCRR<<I2C_CCR_CCR_Pos);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	69d9      	ldr	r1, [r3, #28]
 8001eb6:	89ba      	ldrh	r2, [r7, #12]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	61da      	str	r2, [r3, #28]

		//Definimos el tiempo maximo en el T-RIse
		valueTrise = ((1000*clockAPB1)/1000)+1;
 8001ec0:	7bfb      	ldrb	r3, [r7, #15]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	72fb      	strb	r3, [r7, #11]
		ptrHandlerI2C->prtI2Cx->TRISE |= valueTrise;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	6a19      	ldr	r1, [r3, #32]
 8001ecc:	7afa      	ldrb	r2, [r7, #11]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	621a      	str	r2, [r3, #32]
 8001ed6:	e039      	b.n	8001f4c <i2c_Config+0x170>
	}
	else
	{
		//Seleccionamos el modo Fast
		ptrHandlerI2C->prtI2Cx->CCR &= ~I2C_CCR_FS;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	69da      	ldr	r2, [r3, #28]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ee6:	61da      	str	r2, [r3, #28]
		ptrHandlerI2C->prtI2Cx->CCR |= I2C_CCR_FS;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	69da      	ldr	r2, [r3, #28]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ef6:	61da      	str	r2, [r3, #28]

		//Definimos la señal de reloj
		valueCRR = (2500*clockAPB1)/3000;
 8001ef8:	7bfb      	ldrb	r3, [r7, #15]
 8001efa:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001efe:	fb02 f303 	mul.w	r3, r2, r3
 8001f02:	4a20      	ldr	r2, [pc, #128]	; (8001f84 <i2c_Config+0x1a8>)
 8001f04:	fb82 1203 	smull	r1, r2, r2, r3
 8001f08:	1192      	asrs	r2, r2, #6
 8001f0a:	17db      	asrs	r3, r3, #31
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	81bb      	strh	r3, [r7, #12]
		ptrHandlerI2C->prtI2Cx->CCR |= (valueCRR<<I2C_CCR_CCR_Pos);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	69d9      	ldr	r1, [r3, #28]
 8001f16:	89ba      	ldrh	r2, [r7, #12]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	61da      	str	r2, [r3, #28]

		//Definimos el tiempo maximo en el T-RIse
		valueTrise = ((300*clockAPB1)/1000)+1;
 8001f20:	7bfb      	ldrb	r3, [r7, #15]
 8001f22:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001f26:	fb02 f303 	mul.w	r3, r2, r3
 8001f2a:	4a17      	ldr	r2, [pc, #92]	; (8001f88 <i2c_Config+0x1ac>)
 8001f2c:	fb82 1203 	smull	r1, r2, r2, r3
 8001f30:	1192      	asrs	r2, r2, #6
 8001f32:	17db      	asrs	r3, r3, #31
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	3301      	adds	r3, #1
 8001f3a:	72fb      	strb	r3, [r7, #11]
		ptrHandlerI2C->prtI2Cx->TRISE |= valueTrise;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	6a19      	ldr	r1, [r3, #32]
 8001f42:	7afa      	ldrb	r2, [r7, #11]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	621a      	str	r2, [r3, #32]
	}

	//-----------------------------------5) Activamos el modulo I2C------------------------------------------
	//Registro: CR1

	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_PE;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f022 0201 	bic.w	r2, r2, #1
 8001f5a:	601a      	str	r2, [r3, #0]
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_PE;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f042 0201 	orr.w	r2, r2, #1
 8001f6a:	601a      	str	r2, [r3, #0]
}
 8001f6c:	bf00      	nop
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40005400 	.word	0x40005400
 8001f78:	40023800 	.word	0x40023800
 8001f7c:	40005800 	.word	0x40005800
 8001f80:	40005c00 	.word	0x40005c00
 8001f84:	057619f1 	.word	0x057619f1
 8001f88:	10624dd3 	.word	0x10624dd3

08001f8c <i2c_StartTrasaction>:

//----------------------------------------Funciones para la Transaccion----------------------------------------
//Funcion para empezar la Transaccion
void i2c_StartTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
	/*verificamos que la linea no esta ocupada
	 * bit "busy" en I2C
	 */
	while (ptrHandlerI2C->prtI2Cx->SR2 & I2C_SR2_BUSY)
 8001f94:	e000      	b.n	8001f98 <i2c_StartTrasaction+0xc>
	{
		__NOP();
 8001f96:	bf00      	nop
	while (ptrHandlerI2C->prtI2Cx->SR2 & I2C_SR2_BUSY)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1f7      	bne.n	8001f96 <i2c_StartTrasaction+0xa>
	}
	//Generamos un Start bit
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_START;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fb4:	601a      	str	r2, [r3, #0]
	//Esperamos a que la bandera "SB" del evento "Start" se levante
	//Se limpia la bandera "SB" leyendo SR1->escribiendo en DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8001fb6:	e000      	b.n	8001fba <i2c_StartTrasaction+0x2e>
	{
		__NOP();
 8001fb8:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	695b      	ldr	r3, [r3, #20]
 8001fc0:	f003 0301 	and.w	r3, r3, #1
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d0f7      	beq.n	8001fb8 <i2c_StartTrasaction+0x2c>
	}
}
 8001fc8:	bf00      	nop
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr

08001fd6 <i2c_ReStartTrasaction>:

//Generar de nuevo una señal para empazar la Transaccion
void i2c_ReStartTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	b083      	sub	sp, #12
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
	//Generamos un Start bit
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_START;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fec:	601a      	str	r2, [r3, #0]
	//Esperamos a que la bandera "SB" del evento "Start" se levante
	//Se limpia la bandera "SB" leyendo SR1->escribiendo en DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8001fee:	e000      	b.n	8001ff2 <i2c_ReStartTrasaction+0x1c>
	{
		__NOP();
 8001ff0:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	f003 0301 	and.w	r3, r3, #1
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d0f7      	beq.n	8001ff0 <i2c_ReStartTrasaction+0x1a>
	}
}
 8002000:	bf00      	nop
 8002002:	bf00      	nop
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr

0800200e <i2c_SendSlaveAddressRW>:

//Funcion para enviar la direcion de Slave ademas de definir la lectura o escritura del Sclave
void i2c_SendSlaveAddressRW(I2C_Handler_t *ptrHandlerI2C, uint8_t slaveAddress, uint8_t readOrWrite)
{
 800200e:	b480      	push	{r7}
 8002010:	b085      	sub	sp, #20
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
 8002016:	460b      	mov	r3, r1
 8002018:	70fb      	strb	r3, [r7, #3]
 800201a:	4613      	mov	r3, r2
 800201c:	70bb      	strb	r3, [r7, #2]
	//Definimos una variable auxiliar
	uint8_t auxByte = 0;
 800201e:	2300      	movs	r3, #0
 8002020:	73fb      	strb	r3, [r7, #15]
	(void) auxByte;

	//Cargamos la direccion del Sclave, ademas cargamos el bit de lectura o escritura
	ptrHandlerI2C->prtI2Cx->DR = (slaveAddress<<1) | readOrWrite;
 8002022:	78fb      	ldrb	r3, [r7, #3]
 8002024:	005a      	lsls	r2, r3, #1
 8002026:	78bb      	ldrb	r3, [r7, #2]
 8002028:	431a      	orrs	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "ADDR" del evento "Address" se levante
	//Se limpia la bandera "ADDR" leyendo SR1->leyendo en SR2
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_ADDR))
 8002030:	e000      	b.n	8002034 <i2c_SendSlaveAddressRW+0x26>
	{
		__NOP();
 8002032:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_ADDR))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	695b      	ldr	r3, [r3, #20]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d0f7      	beq.n	8002032 <i2c_SendSlaveAddressRW+0x24>
	}
	//Se limpia la bandera "ADDR"
	auxByte = ptrHandlerI2C->prtI2Cx->SR1;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	695b      	ldr	r3, [r3, #20]
 8002048:	73fb      	strb	r3, [r7, #15]
	auxByte = ptrHandlerI2C->prtI2Cx->SR2;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	73fb      	strb	r3, [r7, #15]
}
 8002052:	bf00      	nop
 8002054:	3714      	adds	r7, #20
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <i2c_SendMemoryAddress>:

//Enviamos la direccion de memoria que deseamos leer o escribir
void i2c_SendMemoryAddress(I2C_Handler_t *ptrHandlerI2C, uint8_t memAddr)
{
 800205e:	b480      	push	{r7}
 8002060:	b083      	sub	sp, #12
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	460b      	mov	r3, r1
 8002068:	70fb      	strb	r3, [r7, #3]
	//Enviamos la direccion de memoria que desamos leer
	ptrHandlerI2C->prtI2Cx->DR = memAddr;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	78fa      	ldrb	r2, [r7, #3]
 8002070:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "TXE" del evento "Data1" se levante
	//Se limpia la bandera "TxE" y "BTF" con la condicion Stop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_TXE))
 8002072:	e000      	b.n	8002076 <i2c_SendMemoryAddress+0x18>
	{
		__NOP();
 8002074:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_TXE))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	695b      	ldr	r3, [r3, #20]
 800207c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0f7      	beq.n	8002074 <i2c_SendMemoryAddress+0x16>
	}
}
 8002084:	bf00      	nop
 8002086:	bf00      	nop
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <i2c_ReadDataByte>:
	}
}

//Lectura de datos
uint8_t i2c_ReadDataByte(I2C_Handler_t *ptrHandlerI2C)
{
 8002092:	b480      	push	{r7}
 8002094:	b083      	sub	sp, #12
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
	//Esperamos a que la bandera "RxNE" del evento "Recepcion" se levante
	//Se limpia la bandera "RxNE" leyendo el registro DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_RXNE))
 800209a:	e000      	b.n	800209e <i2c_ReadDataByte+0xc>
	{
		__NOP();
 800209c:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_RXNE))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	695b      	ldr	r3, [r3, #20]
 80020a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d0f7      	beq.n	800209c <i2c_ReadDataByte+0xa>
	}
	//guardamos los datos recibimos
	ptrHandlerI2C->dataI2C = ptrHandlerI2C->prtI2Cx->DR;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	b2da      	uxtb	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	719a      	strb	r2, [r3, #6]
	return ptrHandlerI2C->dataI2C ;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	799b      	ldrb	r3, [r3, #6]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <i2c_SendNoAck>:

//Funcion para activar la indicaicon de NoACK(indicacion para el Sclave de terminar la transmision de datos)
void i2c_SendNoAck(I2C_Handler_t *ptrHandlerI2C)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
	//Esribimos cero en el bit Ack del registro CR1
	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_ACK;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020de:	601a      	str	r2, [r3, #0]

}
 80020e0:	bf00      	nop
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <i2c_StopTrasaction>:
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_ACK;
}

//Funcion para generar el Stop bit
void i2c_StopTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_STOP;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002102:	601a      	str	r2, [r3, #0]
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <i2c_ReadSingleRegister>:

//------------------------------------Funciones para la comunicacion por I2C----------------------------------------

uint8_t i2c_ReadSingleRegister(I2C_Handler_t *ptrHandlerI2C, uint8_t regToRead)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	460b      	mov	r3, r1
 800211a:	70fb      	strb	r3, [r7, #3]
	//0. Creacion de una variable auxiliara para recibir el dato leido
	uint8_t auxRead = 0;
 800211c:	2300      	movs	r3, #0
 800211e:	73fb      	strb	r3, [r7, #15]
	//1. Generacion de Start bit
	i2c_StartTrasaction(ptrHandlerI2C);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f7ff ff33 	bl	8001f8c <i2c_StartTrasaction>
	//2. Enviamos la direccion del Sclavo e indicamos que se desea escribir el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_WRITE_DATA);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	791b      	ldrb	r3, [r3, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	4619      	mov	r1, r3
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7ff ff6d 	bl	800200e <i2c_SendSlaveAddressRW>
	//3. Enviamos la direccion de memoria que deseamos leer
	i2c_SendMemoryAddress(ptrHandlerI2C, regToRead);
 8002134:	78fb      	ldrb	r3, [r7, #3]
 8002136:	4619      	mov	r1, r3
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f7ff ff90 	bl	800205e <i2c_SendMemoryAddress>
	//4. Creamos una condicion de re start
	i2c_ReStartTrasaction(ptrHandlerI2C);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f7ff ff49 	bl	8001fd6 <i2c_ReStartTrasaction>
	//5. Enviamos la direccion del Sclavo e indicamos que se desea leer el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_READ_DATA);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	791b      	ldrb	r3, [r3, #4]
 8002148:	2201      	movs	r2, #1
 800214a:	4619      	mov	r1, r3
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff ff5e 	bl	800200e <i2c_SendSlaveAddressRW>
	//6. Leemos el dato que envia el Sclavo
	auxRead = i2c_ReadDataByte(ptrHandlerI2C);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f7ff ff9d 	bl	8002092 <i2c_ReadDataByte>
 8002158:	4603      	mov	r3, r0
 800215a:	73fb      	strb	r3, [r7, #15]
	//7. Generamso la condicio de NoAck
	i2c_SendNoAck(ptrHandlerI2C);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f7ff ffb3 	bl	80020c8 <i2c_SendNoAck>
	//8. Generamos la condicion de Stop
	i2c_StopTrasaction(ptrHandlerI2C);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f7ff ffc2 	bl	80020ec <i2c_StopTrasaction>

	return auxRead;
 8002168:	7bfb      	ldrb	r3, [r7, #15]
}
 800216a:	4618      	mov	r0, r3
 800216c:	3710      	adds	r7, #16
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
	...

08002174 <configPLL>:
#include <PLLDriver.h>

uint8_t auxValue = 0;

void configPLL(uint8_t clockSpeed)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	71fb      	strb	r3, [r7, #7]
	//Guardamos en una variable auxiliar la velocidad del reloj
	auxValue = clockSpeed;
 800217e:	4a39      	ldr	r2, [pc, #228]	; (8002264 <configPLL+0xf0>)
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	7013      	strb	r3, [r2, #0]
	//Registro: CFGR

	/*El limite de la fuente de reloj para el bus APB1 es 50 Mhz, por tanto si la velocidad de reloj
	 * especificada es mayor a dicho se activa un preescaler de 4 para dicho bus
	*/
	if(clockSpeed<50)
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	2b31      	cmp	r3, #49	; 0x31
 8002188:	d804      	bhi.n	8002194 <configPLL+0x20>
	{
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 800218a:	4b37      	ldr	r3, [pc, #220]	; (8002268 <configPLL+0xf4>)
 800218c:	4a36      	ldr	r2, [pc, #216]	; (8002268 <configPLL+0xf4>)
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	6093      	str	r3, [r2, #8]
 8002192:	e005      	b.n	80021a0 <configPLL+0x2c>
	}
	else
	{
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002194:	4b34      	ldr	r3, [pc, #208]	; (8002268 <configPLL+0xf4>)
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	4a33      	ldr	r2, [pc, #204]	; (8002268 <configPLL+0xf4>)
 800219a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800219e:	6093      	str	r3, [r2, #8]

	//adjustHSI();

	//-------------2) Seleccion del HSI como la fuente de reloj para el PLL---------------
	//Registro: PLLCFGR
	RCC->PLLCFGR &= ~(0b1<<RCC_PLLCFGR_PLLSRC_Pos);
 80021a0:	4b31      	ldr	r3, [pc, #196]	; (8002268 <configPLL+0xf4>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	4a30      	ldr	r2, [pc, #192]	; (8002268 <configPLL+0xf4>)
 80021a6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80021aa:	6053      	str	r3, [r2, #4]

	//----a) Modificacion del factor divisor M---------
	     //Señal de entrada al VCO entre 1 MHz y 2 MHz
	//De acuerdo al Manual de usuario se especifica un valor de 8 para que la señal de entrada al VCO sea de 2 Mhz; pero funciona bien con 1Mhz
	//Para el caso de 100Mhz, eston valores cambian para tener la presicion que se requiere
	RCC->PLLCFGR |= (18<<RCC_PLLCFGR_PLLM_Pos);  //16
 80021ac:	4b2e      	ldr	r3, [pc, #184]	; (8002268 <configPLL+0xf4>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	4a2d      	ldr	r2, [pc, #180]	; (8002268 <configPLL+0xf4>)
 80021b2:	f043 0312 	orr.w	r3, r3, #18
 80021b6:	6053      	str	r3, [r2, #4]
         //Señal de salida al VCO entre 100 MHz y 438 MHz
		 //El valor de N sera entre de 50 y 100   ------> M=8
		 //El valor de N sera entre de 100 y 400  ------> M=16
	//De acuerdo al Manual de usuario y los calculos realizados el valor de N sera entre 100 y 400, para un valor de P de 4.
	//Para el caso de 100Mhz, eston valores cambian para tener la presicion que se requiere
	RCC->PLLCFGR |= ((clockSpeed*4-14)<<RCC_PLLCFGR_PLLN_Pos); //-14
 80021b8:	4b2b      	ldr	r3, [pc, #172]	; (8002268 <configPLL+0xf4>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	79fa      	ldrb	r2, [r7, #7]
 80021be:	0092      	lsls	r2, r2, #2
 80021c0:	3a0e      	subs	r2, #14
 80021c2:	0192      	lsls	r2, r2, #6
 80021c4:	4611      	mov	r1, r2
 80021c6:	4a28      	ldr	r2, [pc, #160]	; (8002268 <configPLL+0xf4>)
 80021c8:	430b      	orrs	r3, r1
 80021ca:	6053      	str	r3, [r2, #4]

	//----c) Modificacion del factor divisor P-----
	     //Señal de salida del PLL entre 25 MHz y 100 MHz
	RCC->PLLCFGR |= (0b01<<RCC_PLLCFGR_PLLP_Pos);   //El valor establecido es 4
 80021cc:	4b26      	ldr	r3, [pc, #152]	; (8002268 <configPLL+0xf4>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	4a25      	ldr	r2, [pc, #148]	; (8002268 <configPLL+0xf4>)
 80021d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021d6:	6053      	str	r3, [r2, #4]

	//---------------------------3) Activacion PLL----------------------------------
	//Registro: CR

	RCC->CR |= RCC_CR_PLLON;  //Escribimos un valor alto en el bit PLLON para su habilitacion
 80021d8:	4b23      	ldr	r3, [pc, #140]	; (8002268 <configPLL+0xf4>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a22      	ldr	r2, [pc, #136]	; (8002268 <configPLL+0xf4>)
 80021de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021e2:	6013      	str	r3, [r2, #0]

	//Espera de la activacion del PLL
	while(!(RCC->CR & RCC_CR_PLLRDY))
 80021e4:	e000      	b.n	80021e8 <configPLL+0x74>
	{
		__NOP();
 80021e6:	bf00      	nop
	while(!(RCC->CR & RCC_CR_PLLRDY))
 80021e8:	4b1f      	ldr	r3, [pc, #124]	; (8002268 <configPLL+0xf4>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d0f8      	beq.n	80021e6 <configPLL+0x72>

	//---------------------------4) Valor de Latencia----------------------------------
	//Registro: ACR

	//Se define el valor de la latencia de acuerdo a la velocidad de reloj establecida
	if (90<clockSpeed && clockSpeed<=100)
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	2b5a      	cmp	r3, #90	; 0x5a
 80021f8:	d909      	bls.n	800220e <configPLL+0x9a>
 80021fa:	79fb      	ldrb	r3, [r7, #7]
 80021fc:	2b64      	cmp	r3, #100	; 0x64
 80021fe:	d806      	bhi.n	800220e <configPLL+0x9a>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_3WS;
 8002200:	4b1a      	ldr	r3, [pc, #104]	; (800226c <configPLL+0xf8>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a19      	ldr	r2, [pc, #100]	; (800226c <configPLL+0xf8>)
 8002206:	f043 0303 	orr.w	r3, r3, #3
 800220a:	6013      	str	r3, [r2, #0]
 800220c:	e01d      	b.n	800224a <configPLL+0xd6>
	}
	else if (64<clockSpeed && clockSpeed<=90)
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	2b40      	cmp	r3, #64	; 0x40
 8002212:	d909      	bls.n	8002228 <configPLL+0xb4>
 8002214:	79fb      	ldrb	r3, [r7, #7]
 8002216:	2b5a      	cmp	r3, #90	; 0x5a
 8002218:	d806      	bhi.n	8002228 <configPLL+0xb4>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_2WS;
 800221a:	4b14      	ldr	r3, [pc, #80]	; (800226c <configPLL+0xf8>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a13      	ldr	r2, [pc, #76]	; (800226c <configPLL+0xf8>)
 8002220:	f043 0302 	orr.w	r3, r3, #2
 8002224:	6013      	str	r3, [r2, #0]
 8002226:	e010      	b.n	800224a <configPLL+0xd6>
	}
	else if (30<clockSpeed && clockSpeed<=64)
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	2b1e      	cmp	r3, #30
 800222c:	d909      	bls.n	8002242 <configPLL+0xce>
 800222e:	79fb      	ldrb	r3, [r7, #7]
 8002230:	2b40      	cmp	r3, #64	; 0x40
 8002232:	d806      	bhi.n	8002242 <configPLL+0xce>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_1WS;
 8002234:	4b0d      	ldr	r3, [pc, #52]	; (800226c <configPLL+0xf8>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a0c      	ldr	r2, [pc, #48]	; (800226c <configPLL+0xf8>)
 800223a:	f043 0301 	orr.w	r3, r3, #1
 800223e:	6013      	str	r3, [r2, #0]
 8002240:	e003      	b.n	800224a <configPLL+0xd6>
	}
	else
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_0WS;
 8002242:	4b0a      	ldr	r3, [pc, #40]	; (800226c <configPLL+0xf8>)
 8002244:	4a09      	ldr	r2, [pc, #36]	; (800226c <configPLL+0xf8>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6013      	str	r3, [r2, #0]
	}

	//------------------5) Seleccion del PLL como la fuente de reloj del sistema----------------------------
	//Registro: CFGR

	RCC->CFGR |= (0b10<<RCC_CFGR_SW_Pos);
 800224a:	4b07      	ldr	r3, [pc, #28]	; (8002268 <configPLL+0xf4>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	4a06      	ldr	r2, [pc, #24]	; (8002268 <configPLL+0xf4>)
 8002250:	f043 0302 	orr.w	r3, r3, #2
 8002254:	6093      	str	r3, [r2, #8]

}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	200002cc 	.word	0x200002cc
 8002268:	40023800 	.word	0x40023800
 800226c:	40023c00 	.word	0x40023c00

08002270 <getConfigPLL>:
	RCC->CR |= hsiTrimValue<<RCC_CR_HSITRIM_Pos;            //Cargamos la calibracion
}

//Funcion que retorna la velocidad de reloj entregado por el PLL o por el HSI en MHz
uint8_t getConfigPLL(void)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
	uint8_t clockSpeed = 0;
 8002276:	2300      	movs	r3, #0
 8002278:	71fb      	strb	r3, [r7, #7]
	//Verifica si el PLL esta activo
	if((RCC->CFGR & 0b11) == 0b10)
 800227a:	4b09      	ldr	r3, [pc, #36]	; (80022a0 <getConfigPLL+0x30>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 0303 	and.w	r3, r3, #3
 8002282:	2b02      	cmp	r3, #2
 8002284:	d103      	bne.n	800228e <getConfigPLL+0x1e>
	{
		clockSpeed = auxValue;
 8002286:	4b07      	ldr	r3, [pc, #28]	; (80022a4 <getConfigPLL+0x34>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	71fb      	strb	r3, [r7, #7]
 800228c:	e001      	b.n	8002292 <getConfigPLL+0x22>
	}
	else
	{
		clockSpeed = CLOCK_SPEED_16MHZ;
 800228e:	2310      	movs	r3, #16
 8002290:	71fb      	strb	r3, [r7, #7]
	}
	return clockSpeed;
 8002292:	79fb      	ldrb	r3, [r7, #7]
}
 8002294:	4618      	mov	r0, r3
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	40023800 	.word	0x40023800
 80022a4:	200002cc 	.word	0x200002cc

080022a8 <getClockAPB1>:

//Funcion que retorna la velocidad de reloj entregada al bus APB1
uint8_t getClockAPB1(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
	uint8_t clock = getConfigPLL();  	     //Obtenemos la velocidad de reloj del sistema
 80022ae:	f7ff ffdf 	bl	8002270 <getConfigPLL>
 80022b2:	4603      	mov	r3, r0
 80022b4:	71bb      	strb	r3, [r7, #6]
	uint8_t clockAPB1 = 0;                   //Variable que guarda la velocidad de reloj entrante al bus APB1
 80022b6:	2300      	movs	r3, #0
 80022b8:	71fb      	strb	r3, [r7, #7]

	//verificamos si el preescaler de 4 estara activado deacuerdo a la frecuencia max del bus
	if(clock<50)
 80022ba:	79bb      	ldrb	r3, [r7, #6]
 80022bc:	2b31      	cmp	r3, #49	; 0x31
 80022be:	d802      	bhi.n	80022c6 <getClockAPB1+0x1e>
	{
		clockAPB1 = clock;
 80022c0:	79bb      	ldrb	r3, [r7, #6]
 80022c2:	71fb      	strb	r3, [r7, #7]
 80022c4:	e002      	b.n	80022cc <getClockAPB1+0x24>
	}
	else
	{
		clockAPB1 = clock/4;
 80022c6:	79bb      	ldrb	r3, [r7, #6]
 80022c8:	089b      	lsrs	r3, r3, #2
 80022ca:	71fb      	strb	r3, [r7, #7]
	}
	return clockAPB1;
 80022cc:	79fb      	ldrb	r3, [r7, #7]
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
	...

080022d8 <__NVIC_EnableIRQ>:
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	db0b      	blt.n	8002302 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	f003 021f 	and.w	r2, r3, #31
 80022f0:	4907      	ldr	r1, [pc, #28]	; (8002310 <__NVIC_EnableIRQ+0x38>)
 80022f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f6:	095b      	lsrs	r3, r3, #5
 80022f8:	2001      	movs	r0, #1
 80022fa:	fa00 f202 	lsl.w	r2, r0, r2
 80022fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002302:	bf00      	nop
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	e000e100 	.word	0xe000e100

08002314 <config_SysTick_ms>:
uint64_t ticks_start = 0;
uint64_t ticks_counting = 0;

//Funcion para la configurar del Systick
void config_SysTick_ms(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
	//Reiniciamos el valor de la variable que cuenta el tiempo
	ticks = 0;
 800231a:	4919      	ldr	r1, [pc, #100]	; (8002380 <config_SysTick_ms+0x6c>)
 800231c:	f04f 0200 	mov.w	r2, #0
 8002320:	f04f 0300 	mov.w	r3, #0
 8002324:	e9c1 2300 	strd	r2, r3, [r1]

	/*Cargamos el valor del limite de incrementos que representa 1ms
	 * Depende de la señal de reloj interno del MCU
	 */

	uint8_t clock = getConfigPLL();  	     //Obtenemos la velocidad de reloj del sistema
 8002328:	f7ff ffa2 	bl	8002270 <getConfigPLL>
 800232c:	4603      	mov	r3, r0
 800232e:	71fb      	strb	r3, [r7, #7]
	SysTick->LOAD = clock*1000;              //Cargamos el valor correspondiente a 1 ms
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002336:	fb03 f202 	mul.w	r2, r3, r2
 800233a:	4b12      	ldr	r3, [pc, #72]	; (8002384 <config_SysTick_ms+0x70>)
 800233c:	605a      	str	r2, [r3, #4]
//		break;
//	}
//	}

	//Limpiamos el valor actual del Systick
	SysTick->VAL = 0;
 800233e:	4b11      	ldr	r3, [pc, #68]	; (8002384 <config_SysTick_ms+0x70>)
 8002340:	2200      	movs	r2, #0
 8002342:	609a      	str	r2, [r3, #8]

	//Configuramos el relog interno como el reloj para el timer
	SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 8002344:	4b0f      	ldr	r3, [pc, #60]	; (8002384 <config_SysTick_ms+0x70>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a0e      	ldr	r2, [pc, #56]	; (8002384 <config_SysTick_ms+0x70>)
 800234a:	f043 0304 	orr.w	r3, r3, #4
 800234e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002350:	b672      	cpsid	i
}
 8002352:	bf00      	nop
	//Desactivamos las interrupciones globales

	__disable_irq();

	//Matriculamos la interrupcion en el NVIC
	NVIC_EnableIRQ(SysTick_IRQn);
 8002354:	f04f 30ff 	mov.w	r0, #4294967295
 8002358:	f7ff ffbe 	bl	80022d8 <__NVIC_EnableIRQ>
	//Activamos la interrupcion debido al conteo a cero del SysTick
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 800235c:	4b09      	ldr	r3, [pc, #36]	; (8002384 <config_SysTick_ms+0x70>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a08      	ldr	r2, [pc, #32]	; (8002384 <config_SysTick_ms+0x70>)
 8002362:	f043 0302 	orr.w	r3, r3, #2
 8002366:	6013      	str	r3, [r2, #0]
	//Actimos el timer
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8002368:	4b06      	ldr	r3, [pc, #24]	; (8002384 <config_SysTick_ms+0x70>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a05      	ldr	r2, [pc, #20]	; (8002384 <config_SysTick_ms+0x70>)
 800236e:	f043 0301 	orr.w	r3, r3, #1
 8002372:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002374:	b662      	cpsie	i
}
 8002376:	bf00      	nop
	//Activamos las interrupciones globales
	__enable_irq();

}
 8002378:	bf00      	nop
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	200002d0 	.word	0x200002d0
 8002384:	e000e010 	.word	0xe000e010

08002388 <SysTick_Handler>:

/* Cuando se produce una interrupcion en el NVIC debido SysTick, apuntara a esta
 * funcion en el vector de interrupciones
 */
void SysTick_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
	//Verificamos que la interrupcion se lance
	if(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)
 800238c:	4b0c      	ldr	r3, [pc, #48]	; (80023c0 <SysTick_Handler+0x38>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d00e      	beq.n	80023b6 <SysTick_Handler+0x2e>
	{
		//Limpiamos la bandera
		SysTick->CTRL &= ~ SysTick_CTRL_COUNTFLAG_Msk;
 8002398:	4b09      	ldr	r3, [pc, #36]	; (80023c0 <SysTick_Handler+0x38>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a08      	ldr	r2, [pc, #32]	; (80023c0 <SysTick_Handler+0x38>)
 800239e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023a2:	6013      	str	r3, [r2, #0]

		//Incrementamos en 1 el contador
		ticks++;
 80023a4:	4b07      	ldr	r3, [pc, #28]	; (80023c4 <SysTick_Handler+0x3c>)
 80023a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023aa:	1c50      	adds	r0, r2, #1
 80023ac:	f143 0100 	adc.w	r1, r3, #0
 80023b0:	4b04      	ldr	r3, [pc, #16]	; (80023c4 <SysTick_Handler+0x3c>)
 80023b2:	e9c3 0100 	strd	r0, r1, [r3]
	}
}
 80023b6:	bf00      	nop
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr
 80023c0:	e000e010 	.word	0xe000e010
 80023c4:	200002d0 	.word	0x200002d0

080023c8 <__NVIC_EnableIRQ>:
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	4603      	mov	r3, r0
 80023d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	db0b      	blt.n	80023f2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	f003 021f 	and.w	r2, r3, #31
 80023e0:	4907      	ldr	r1, [pc, #28]	; (8002400 <__NVIC_EnableIRQ+0x38>)
 80023e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e6:	095b      	lsrs	r3, r3, #5
 80023e8:	2001      	movs	r0, #1
 80023ea:	fa00 f202 	lsl.w	r2, r0, r2
 80023ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80023f2:	bf00      	nop
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	e000e100 	.word	0xe000e100

08002404 <USART_Config>:
uint8_t posChar = 0;                                 //Variable para recorrer el String
uint8_t typeWriteTXE = 0;                            //Variable que selecciona el tipo entre string y caracter

//Funcion para cargar la configuracion del periferico USART
void USART_Config(USART_Handler_t *ptrUsartHandler)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR
	//Registro: APB2ENR

	if(ptrUsartHandler->ptrUSARTx == USART1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	4a8f      	ldr	r2, [pc, #572]	; (8002650 <USART_Config+0x24c>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d107      	bne.n	8002426 <USART_Config+0x22>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB2ENR = RCC_APB2ENR_USART1EN;
 8002416:	4b8f      	ldr	r3, [pc, #572]	; (8002654 <USART_Config+0x250>)
 8002418:	2210      	movs	r2, #16
 800241a:	645a      	str	r2, [r3, #68]	; 0x44
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART1Used = ptrUsartHandler->ptrUSARTx;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	4a8d      	ldr	r2, [pc, #564]	; (8002658 <USART_Config+0x254>)
 8002422:	6013      	str	r3, [r2, #0]
 8002424:	e019      	b.n	800245a <USART_Config+0x56>
	}

	else if(ptrUsartHandler->ptrUSARTx == USART2)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	4a8c      	ldr	r2, [pc, #560]	; (800265c <USART_Config+0x258>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d108      	bne.n	8002442 <USART_Config+0x3e>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR = RCC_APB1ENR_USART2EN;
 8002430:	4b88      	ldr	r3, [pc, #544]	; (8002654 <USART_Config+0x250>)
 8002432:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002436:	641a      	str	r2, [r3, #64]	; 0x40
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART2Used = ptrUsartHandler->ptrUSARTx;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	4a88      	ldr	r2, [pc, #544]	; (8002660 <USART_Config+0x25c>)
 800243e:	6013      	str	r3, [r2, #0]
 8002440:	e00b      	b.n	800245a <USART_Config+0x56>
	}

	else if(ptrUsartHandler->ptrUSARTx == USART6)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	4a87      	ldr	r2, [pc, #540]	; (8002664 <USART_Config+0x260>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d106      	bne.n	800245a <USART_Config+0x56>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB2ENR = RCC_APB2ENR_USART6EN;
 800244c:	4b81      	ldr	r3, [pc, #516]	; (8002654 <USART_Config+0x250>)
 800244e:	2220      	movs	r2, #32
 8002450:	645a      	str	r2, [r3, #68]	; 0x44
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART6Used = ptrUsartHandler->ptrUSARTx;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	4a84      	ldr	r2, [pc, #528]	; (8002668 <USART_Config+0x264>)
 8002458:	6013      	str	r3, [r2, #0]

	//-------------------------------2) Limpieza de registros ------------------------------------------
	//Registro: CR1
	//Registro: CR2

	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	2200      	movs	r2, #0
 8002460:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	2200      	movs	r2, #0
 8002468:	611a      	str	r2, [r3, #16]

	//-------------------------3) Configuracion del parity y tamaño de dato ------------------------------
	//Registro: CR1

	//Verificamos si la paridad esta activada
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	789b      	ldrb	r3, [r3, #2]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d03d      	beq.n	80024ee <USART_Config+0xea>
	{
		//Activamos Parity control Enable PCE
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	68da      	ldr	r2, [r3, #12]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002480:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PCE;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	68da      	ldr	r2, [r3, #12]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002490:	60da      	str	r2, [r3, #12]

		//Definimos un tamaño de datos de 9 bits M = 1
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	68da      	ldr	r2, [r3, #12]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80024a0:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	68da      	ldr	r2, [r3, #12]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80024b0:	60da      	str	r2, [r3, #12]

		//Verificamos si se selecciona ODD o EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_ODD)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	789b      	ldrb	r3, [r3, #2]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d110      	bne.n	80024dc <USART_Config+0xd8>
		{
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	68da      	ldr	r2, [r3, #12]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80024c8:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	68da      	ldr	r2, [r3, #12]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024d8:	60da      	str	r2, [r3, #12]
 80024da:	e018      	b.n	800250e <USART_Config+0x10a>
		}
		else
		{
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	68da      	ldr	r2, [r3, #12]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80024ea:	60da      	str	r2, [r3, #12]
 80024ec:	e00f      	b.n	800250e <USART_Config+0x10a>

	}
	else
	{
		//Desactivamos la Parity control Enable PCE
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	68da      	ldr	r2, [r3, #12]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024fc:	60da      	str	r2, [r3, #12]
		//Definimos un tamaño de datos de 8 bits M = 0
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	68da      	ldr	r2, [r3, #12]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800250c:	60da      	str	r2, [r3, #12]

	//--------------------------------4) Configuracion del Stop bits--------------------------------------
	//Registro: CR2

	//Se verifica que stop bits se selecciono
	switch(ptrUsartHandler->USART_Config.USART_stopbits)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	78db      	ldrb	r3, [r3, #3]
 8002512:	2b03      	cmp	r3, #3
 8002514:	d84c      	bhi.n	80025b0 <USART_Config+0x1ac>
 8002516:	a201      	add	r2, pc, #4	; (adr r2, 800251c <USART_Config+0x118>)
 8002518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800251c:	0800252d 	.word	0x0800252d
 8002520:	0800254b 	.word	0x0800254b
 8002524:	0800256d 	.word	0x0800256d
 8002528:	0800258f 	.word	0x0800258f
	{
	//Para el 1 Stop bit se escribe 00
	case USART_STOPBIT_1:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	691a      	ldr	r2, [r3, #16]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800253a:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00<<USART_CR2_STOP_Pos);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	6912      	ldr	r2, [r2, #16]
 8002546:	611a      	str	r2, [r3, #16]
		break;
 8002548:	e041      	b.n	80025ce <USART_Config+0x1ca>
	}
	//Para el 0.5 Stop bit se escribe 01
	case USART_STOPBIT_0_5:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	691a      	ldr	r2, [r3, #16]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002558:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b01<<USART_CR2_STOP_Pos);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	691a      	ldr	r2, [r3, #16]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002568:	611a      	str	r2, [r3, #16]
		break;
 800256a:	e030      	b.n	80025ce <USART_Config+0x1ca>
	}
	//Para el 2 Stop bit se escribe 10
	case USART_STOPBIT_2:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	691a      	ldr	r2, [r3, #16]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800257a:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b10<<USART_CR2_STOP_Pos);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	691a      	ldr	r2, [r3, #16]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800258a:	611a      	str	r2, [r3, #16]
		break;
 800258c:	e01f      	b.n	80025ce <USART_Config+0x1ca>
	}
	//Para el 1.5 Stop bit se escribe 11
	case USART_STOPBIT_1_5:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	691a      	ldr	r2, [r3, #16]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800259c:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b11<<USART_CR2_STOP_Pos);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	691a      	ldr	r2, [r3, #16]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 80025ac:	611a      	str	r2, [r3, #16]
		break;
 80025ae:	e00e      	b.n	80025ce <USART_Config+0x1ca>
	}
	//En caso por defecto selsccionamos un bit de paraba
	default:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	691a      	ldr	r2, [r3, #16]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80025be:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00<<USART_CR2_STOP_Pos);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	6912      	ldr	r2, [r2, #16]
 80025ca:	611a      	str	r2, [r3, #16]
		break;
 80025cc:	bf00      	nop
	}

	//-------------------5) Configuracion del Baudrate(Velocidad de Trans o Rec)-------------------------
	//Registro: BRR       //Numero de 32 bits

	uint8_t clock = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	73fb      	strb	r3, [r7, #15]

	if(ptrUsartHandler->ptrUSARTx == USART2)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	4a21      	ldr	r2, [pc, #132]	; (800265c <USART_Config+0x258>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d104      	bne.n	80025e6 <USART_Config+0x1e2>
	{
		clock = getClockAPB1();          //Guardamos la velocidad de reloj entregada al bus APB1
 80025dc:	f7ff fe64 	bl	80022a8 <getClockAPB1>
 80025e0:	4603      	mov	r3, r0
 80025e2:	73fb      	strb	r3, [r7, #15]
 80025e4:	e003      	b.n	80025ee <USART_Config+0x1ea>
	}
	else
	{
		clock = getConfigPLL();	         //Guardamos la velocidad de reloj del sistema
 80025e6:	f7ff fe43 	bl	8002270 <getConfigPLL>
 80025ea:	4603      	mov	r3, r0
 80025ec:	73fb      	strb	r3, [r7, #15]
	}

	//Verificamos el Baud Rate selecionado
	if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_9600)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	785b      	ldrb	r3, [r3, #1]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d10b      	bne.n	800260e <USART_Config+0x20a>
	{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 9600);
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
 80025f8:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 80025fc:	4618      	mov	r0, r3
 80025fe:	f000 f91f 	bl	8002840 <getValueBaudRate>
 8002602:	4603      	mov	r3, r0
 8002604:	461a      	mov	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	e02f      	b.n	800266e <USART_Config+0x26a>
	}
	else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_19200)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	785b      	ldrb	r3, [r3, #1]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d10b      	bne.n	800262e <USART_Config+0x22a>
	{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 19200);
 8002616:	7bfb      	ldrb	r3, [r7, #15]
 8002618:	f44f 4196 	mov.w	r1, #19200	; 0x4b00
 800261c:	4618      	mov	r0, r3
 800261e:	f000 f90f 	bl	8002840 <getValueBaudRate>
 8002622:	4603      	mov	r3, r0
 8002624:	461a      	mov	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	e01f      	b.n	800266e <USART_Config+0x26a>
	}
	else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_115200)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	785b      	ldrb	r3, [r3, #1]
 8002632:	2b02      	cmp	r3, #2
 8002634:	d11a      	bne.n	800266c <USART_Config+0x268>
		{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 115200);
 8002636:	7bfb      	ldrb	r3, [r7, #15]
 8002638:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800263c:	4618      	mov	r0, r3
 800263e:	f000 f8ff 	bl	8002840 <getValueBaudRate>
 8002642:	4603      	mov	r3, r0
 8002644:	461a      	mov	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	e00f      	b.n	800266e <USART_Config+0x26a>
 800264e:	bf00      	nop
 8002650:	40011000 	.word	0x40011000
 8002654:	40023800 	.word	0x40023800
 8002658:	200002d8 	.word	0x200002d8
 800265c:	40004400 	.word	0x40004400
 8002660:	200002dc 	.word	0x200002dc
 8002664:	40011400 	.word	0x40011400
 8002668:	200002e0 	.word	0x200002e0
	}
	else
	{
		__NOP();
 800266c:	bf00      	nop
	//-------------------6) Configuramos el MODO-------------------------
	//Registro: CR1

	//MODOS: TX only, RX only, RXTX, disable

	switch(ptrUsartHandler->USART_Config.USART_mode)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2b03      	cmp	r3, #3
 8002674:	d866      	bhi.n	8002744 <USART_Config+0x340>
 8002676:	a201      	add	r2, pc, #4	; (adr r2, 800267c <USART_Config+0x278>)
 8002678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800267c:	0800268d 	.word	0x0800268d
 8002680:	080026af 	.word	0x080026af
 8002684:	080026d1 	.word	0x080026d1
 8002688:	08002713 	.word	0x08002713
	{
	//Activamos la parte del sistema encargada de enviar
	case USART_MODE_TX :
	{
		//Activamos el Baud rate clock para la transmision
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	68da      	ldr	r2, [r3, #12]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f022 0208 	bic.w	r2, r2, #8
 800269a:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	68da      	ldr	r2, [r3, #12]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f042 0208 	orr.w	r2, r2, #8
 80026aa:	60da      	str	r2, [r3, #12]

		break;
 80026ac:	e063      	b.n	8002776 <USART_Config+0x372>
	}
	//Activamos la parte del sistema encargada de recibir
	case USART_MODE_RX:
	{
		//Activamos el Baud rate clock para la recepcion
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	68da      	ldr	r2, [r3, #12]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f022 0204 	bic.w	r2, r2, #4
 80026bc:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	68da      	ldr	r2, [r3, #12]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f042 0204 	orr.w	r2, r2, #4
 80026cc:	60da      	str	r2, [r3, #12]

		break;
 80026ce:	e052      	b.n	8002776 <USART_Config+0x372>
	}
	//Activamos ambas  parte del sistema encargadas de enviar y recibir
	case USART_MODE_RXTX:
	{
		//Activamos el Baud rate clock para la transmision
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	68da      	ldr	r2, [r3, #12]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f022 0208 	bic.w	r2, r2, #8
 80026de:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	68da      	ldr	r2, [r3, #12]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	f042 0208 	orr.w	r2, r2, #8
 80026ee:	60da      	str	r2, [r3, #12]
		//Activamos el Baud rate clock para la recepcion
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f022 0204 	bic.w	r2, r2, #4
 80026fe:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	68da      	ldr	r2, [r3, #12]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	f042 0204 	orr.w	r2, r2, #4
 800270e:	60da      	str	r2, [r3, #12]


		break;
 8002710:	e031      	b.n	8002776 <USART_Config+0x372>
	}
	//Desativamos ambos canales
	case USART_MODE_DISABLE:
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	68da      	ldr	r2, [r3, #12]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002720:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	68da      	ldr	r2, [r3, #12]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f022 0208 	bic.w	r2, r2, #8
 8002730:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	68da      	ldr	r2, [r3, #12]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f022 0204 	bic.w	r2, r2, #4
 8002740:	60da      	str	r2, [r3, #12]
		break;
 8002742:	e018      	b.n	8002776 <USART_Config+0x372>
	}
	default:
	{
		//Actuando por defecto, desactivamos ambos canales
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002752:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	68da      	ldr	r2, [r3, #12]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f022 0208 	bic.w	r2, r2, #8
 8002762:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	68da      	ldr	r2, [r3, #12]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f022 0204 	bic.w	r2, r2, #4
 8002772:	60da      	str	r2, [r3, #12]
		break;
 8002774:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8002776:	b672      	cpsid	i
}
 8002778:	bf00      	nop

	//Desactivamos las interupciones globales
	__disable_irq();

	//Se selecciono la interrupcion para RX
	if(ptrUsartHandler->USART_Config.USART_enableIntRX ==  USART_RX_INTERRUP_ENABLE)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	791b      	ldrb	r3, [r3, #4]
 800277e:	2b01      	cmp	r3, #1
 8002780:	d110      	bne.n	80027a4 <USART_Config+0x3a0>
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	68da      	ldr	r2, [r3, #12]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f022 0220 	bic.w	r2, r2, #32
 8002790:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	68da      	ldr	r2, [r3, #12]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f042 0220 	orr.w	r2, r2, #32
 80027a0:	60da      	str	r2, [r3, #12]
 80027a2:	e007      	b.n	80027b4 <USART_Config+0x3b0>
	}
	else
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	68da      	ldr	r2, [r3, #12]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f022 0220 	bic.w	r2, r2, #32
 80027b2:	60da      	str	r2, [r3, #12]
	}

	//Verificamos si se selecciono alguna interrupcion
	if(ptrUsartHandler->USART_Config.USART_enableIntRX ==  USART_RX_INTERRUP_ENABLE || ptrUsartHandler->USART_Config.USART_enableIntTX ==  USART_TX_INTERRUP_ENABLE)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	791b      	ldrb	r3, [r3, #4]
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d003      	beq.n	80027c4 <USART_Config+0x3c0>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	795b      	ldrb	r3, [r3, #5]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d11a      	bne.n	80027fa <USART_Config+0x3f6>
	{
		//Matriculamos la interrupcion en el NVIC
		if(ptrUsartHandler->ptrUSARTx == USART1)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	4a1a      	ldr	r2, [pc, #104]	; (8002834 <USART_Config+0x430>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d103      	bne.n	80027d6 <USART_Config+0x3d2>
		{
			NVIC_EnableIRQ(USART1_IRQn);
 80027ce:	2025      	movs	r0, #37	; 0x25
 80027d0:	f7ff fdfa 	bl	80023c8 <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 80027d4:	e013      	b.n	80027fe <USART_Config+0x3fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	4a17      	ldr	r2, [pc, #92]	; (8002838 <USART_Config+0x434>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d103      	bne.n	80027e8 <USART_Config+0x3e4>
		{
			NVIC_EnableIRQ(USART2_IRQn);
 80027e0:	2026      	movs	r0, #38	; 0x26
 80027e2:	f7ff fdf1 	bl	80023c8 <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 80027e6:	e00a      	b.n	80027fe <USART_Config+0x3fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	4a13      	ldr	r2, [pc, #76]	; (800283c <USART_Config+0x438>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d105      	bne.n	80027fe <USART_Config+0x3fa>
		{
			NVIC_EnableIRQ(USART6_IRQn);
 80027f2:	2047      	movs	r0, #71	; 0x47
 80027f4:	f7ff fde8 	bl	80023c8 <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 80027f8:	e001      	b.n	80027fe <USART_Config+0x3fa>
		}
	}
	else
	{
		__NOP();
 80027fa:	bf00      	nop
 80027fc:	e000      	b.n	8002800 <USART_Config+0x3fc>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 80027fe:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8002800:	b662      	cpsie	i
}
 8002802:	bf00      	nop
	__enable_irq();

	//-------------------7) Activacion del modulo Serial------------------------
	//Registro: CR1

	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	2b03      	cmp	r3, #3
 800280a:	d00f      	beq.n	800282c <USART_Config+0x428>
	{
		//Activamos el modulo Serial
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	68da      	ldr	r2, [r3, #12]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800281a:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	68da      	ldr	r2, [r3, #12]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800282a:	60da      	str	r2, [r3, #12]
	}
}
 800282c:	bf00      	nop
 800282e:	3710      	adds	r7, #16
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	40011000 	.word	0x40011000
 8002838:	40004400 	.word	0x40004400
 800283c:	40011400 	.word	0x40011400

08002840 <getValueBaudRate>:
		__enable_irq();
}

//---------------Funcion para calcular el valor correspondiente a ingresar en el BRR----------
uint16_t getValueBaudRate(uint8_t fck, uint32_t baudRate)
{
 8002840:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002844:	b086      	sub	sp, #24
 8002846:	af00      	add	r7, sp, #0
 8002848:	6039      	str	r1, [r7, #0]
 800284a:	4601      	mov	r1, r0
 800284c:	71f9      	strb	r1, [r7, #7]
    uint32_t usartDiv = (fck*10000000000)/(16*baudRate);
 800284e:	79f9      	ldrb	r1, [r7, #7]
 8002850:	2000      	movs	r0, #0
 8002852:	460a      	mov	r2, r1
 8002854:	4603      	mov	r3, r0
 8002856:	491f      	ldr	r1, [pc, #124]	; (80028d4 <getValueBaudRate+0x94>)
 8002858:	fb01 f003 	mul.w	r0, r1, r3
 800285c:	2102      	movs	r1, #2
 800285e:	fb02 f101 	mul.w	r1, r2, r1
 8002862:	4401      	add	r1, r0
 8002864:	481b      	ldr	r0, [pc, #108]	; (80028d4 <getValueBaudRate+0x94>)
 8002866:	fba2 4500 	umull	r4, r5, r2, r0
 800286a:	194b      	adds	r3, r1, r5
 800286c:	461d      	mov	r5, r3
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	2200      	movs	r2, #0
 8002874:	4698      	mov	r8, r3
 8002876:	4691      	mov	r9, r2
 8002878:	4642      	mov	r2, r8
 800287a:	464b      	mov	r3, r9
 800287c:	4620      	mov	r0, r4
 800287e:	4629      	mov	r1, r5
 8002880:	f7fe fa0a 	bl	8000c98 <__aeabi_ldivmod>
 8002884:	4602      	mov	r2, r0
 8002886:	460b      	mov	r3, r1
 8002888:	4613      	mov	r3, r2
 800288a:	617b      	str	r3, [r7, #20]
    uint32_t mantiza = usartDiv/10000;
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	4a12      	ldr	r2, [pc, #72]	; (80028d8 <getValueBaudRate+0x98>)
 8002890:	fba2 2303 	umull	r2, r3, r2, r3
 8002894:	0b5b      	lsrs	r3, r3, #13
 8002896:	613b      	str	r3, [r7, #16]
    uint32_t decimal = usartDiv-mantiza*10000;
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	f242 7210 	movw	r2, #10000	; 0x2710
 800289e:	fb02 f303 	mul.w	r3, r2, r3
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	60fb      	str	r3, [r7, #12]
    uint8_t div_Fraction = (decimal-1000)/625;  //1000
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80028ae:	4a0a      	ldr	r2, [pc, #40]	; (80028d8 <getValueBaudRate+0x98>)
 80028b0:	fba2 2303 	umull	r2, r3, r2, r3
 80028b4:	0a5b      	lsrs	r3, r3, #9
 80028b6:	72fb      	strb	r3, [r7, #11]
    uint16_t value  = mantiza<<USART_BRR_DIV_Mantissa_Pos | div_Fraction;
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	011b      	lsls	r3, r3, #4
 80028be:	b29a      	uxth	r2, r3
 80028c0:	7afb      	ldrb	r3, [r7, #11]
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	4313      	orrs	r3, r2
 80028c6:	813b      	strh	r3, [r7, #8]

    return value;
 80028c8:	893b      	ldrh	r3, [r7, #8]
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3718      	adds	r7, #24
 80028ce:	46bd      	mov	sp, r7
 80028d0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80028d4:	540be400 	.word	0x540be400
 80028d8:	d1b71759 	.word	0xd1b71759

080028dc <writeChar>:

//---------------Funciones para la transmision de datos------------------------------
//Funcion para escribir un solo char
void writeChar(USART_Handler_t *ptrUsartHandler, uint8_t datatoSend)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	460b      	mov	r3, r1
 80028e6:	70fb      	strb	r3, [r7, #3]
	//Verificamos que no se este enviando un mensaje
	while(!(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE))
 80028e8:	e000      	b.n	80028ec <writeChar+0x10>
	{
		__NOP();
 80028ea:	bf00      	nop
	while(!(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d0f7      	beq.n	80028ea <writeChar+0xe>
	}
	//Almacenamos un elemento char en el registro USART_DR
	ptrUsartHandler->ptrUSARTx->DR = datatoSend;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	78fa      	ldrb	r2, [r7, #3]
 8002900:	605a      	str	r2, [r3, #4]

}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr

0800290e <writeMsg>:

//Funcion para escribir un string
void writeMsg(USART_Handler_t *ptrUsartHandlerString, char *MsgtoSend)
{
 800290e:	b580      	push	{r7, lr}
 8002910:	b084      	sub	sp, #16
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
 8002916:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 8002918:	2300      	movs	r3, #0
 800291a:	73fb      	strb	r3, [r7, #15]

	while(MsgtoSend[i] != '\0')
 800291c:	e00a      	b.n	8002934 <writeMsg+0x26>
	{
		writeChar(ptrUsartHandlerString, MsgtoSend[i]);
 800291e:	7bfb      	ldrb	r3, [r7, #15]
 8002920:	683a      	ldr	r2, [r7, #0]
 8002922:	4413      	add	r3, r2
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	4619      	mov	r1, r3
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f7ff ffd7 	bl	80028dc <writeChar>
		i++;
 800292e:	7bfb      	ldrb	r3, [r7, #15]
 8002930:	3301      	adds	r3, #1
 8002932:	73fb      	strb	r3, [r7, #15]
	while(MsgtoSend[i] != '\0')
 8002934:	7bfb      	ldrb	r3, [r7, #15]
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	4413      	add	r3, r2
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d1ee      	bne.n	800291e <writeMsg+0x10>
	}
}
 8002940:	bf00      	nop
 8002942:	bf00      	nop
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
	...

0800294c <getRxData>:
	}
}

//Funcion para leer un char
uint8_t getRxData(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
	return auxRxData;
 8002950:	4b03      	ldr	r3, [pc, #12]	; (8002960 <getRxData+0x14>)
 8002952:	781b      	ldrb	r3, [r3, #0]
}
 8002954:	4618      	mov	r0, r3
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	200002e4 	.word	0x200002e4

08002964 <interruptionTX>:

//Funcion para desactivar o activar las interrupciones por  TX
void interruptionTX(USART_TypeDef *ptrUSARTxUsed, uint8_t interrupEnable)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	460b      	mov	r3, r1
 800296e:	70fb      	strb	r3, [r7, #3]
	//Se selecciono la interrupcion para TX
	if(interrupEnable ==  USART_TX_INTERRUP_ENABLE)
 8002970:	78fb      	ldrb	r3, [r7, #3]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d10c      	bne.n	8002990 <interruptionTX+0x2c>
	{
		ptrUSARTxUsed->CR1 &= ~USART_CR1_TXEIE;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	60da      	str	r2, [r3, #12]
		ptrUSARTxUsed->CR1 |= USART_CR1_TXEIE;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	60da      	str	r2, [r3, #12]
	}
	else
	{
		ptrUSARTxUsed->CR1  &= ~USART_CR1_TXEIE;
	}
}
 800298e:	e005      	b.n	800299c <interruptionTX+0x38>
		ptrUSARTxUsed->CR1  &= ~USART_CR1_TXEIE;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	60da      	str	r2, [r3, #12]
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <BasicUSART1_Callback>:


//Definimos las funciones para cuando se genera una interrupcion del USART1-2 y 6
__attribute__((weak)) void BasicUSART1_Callback()
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
	__NOP();
 80029ac:	bf00      	nop
}
 80029ae:	bf00      	nop
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <BasicUSART6_Callback>:
	__NOP();
}


__attribute__((weak)) void BasicUSART6_Callback()
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
	__NOP();
 80029bc:	bf00      	nop
}
 80029be:	bf00      	nop
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <USART1_IRQHandler>:
 * estas funciones en el vector de interrupciones respectivamente.
 * Con ello Guardamos el elemento char recibido
 */

void USART1_IRQHandler(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART1Used->SR & USART_SR_RXNE)
 80029cc:	4b37      	ldr	r3, [pc, #220]	; (8002aac <USART1_IRQHandler+0xe4>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0320 	and.w	r3, r3, #32
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d008      	beq.n	80029ec <USART1_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART1Used->DR;
 80029da:	4b34      	ldr	r3, [pc, #208]	; (8002aac <USART1_IRQHandler+0xe4>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	b2da      	uxtb	r2, r3
 80029e2:	4b33      	ldr	r3, [pc, #204]	; (8002ab0 <USART1_IRQHandler+0xe8>)
 80029e4:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART1_Callback();
 80029e6:	f7ff ffdf 	bl	80029a8 <BasicUSART1_Callback>
	}
	else
	{
		__NOP();
	}
}
 80029ea:	e05d      	b.n	8002aa8 <USART1_IRQHandler+0xe0>
	else if (ptrUSART1Used->SR & USART_SR_TXE)
 80029ec:	4b2f      	ldr	r3, [pc, #188]	; (8002aac <USART1_IRQHandler+0xe4>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d055      	beq.n	8002aa6 <USART1_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 80029fa:	4b2e      	ldr	r3, [pc, #184]	; (8002ab4 <USART1_IRQHandler+0xec>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d10b      	bne.n	8002a1a <USART1_IRQHandler+0x52>
			ptrUSART1Used->DR = datatoSendForTXE;
 8002a02:	4b2d      	ldr	r3, [pc, #180]	; (8002ab8 <USART1_IRQHandler+0xf0>)
 8002a04:	781a      	ldrb	r2, [r3, #0]
 8002a06:	4b29      	ldr	r3, [pc, #164]	; (8002aac <USART1_IRQHandler+0xe4>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART1Used, USART_TX_INTERRUP_DISABLE);
 8002a0c:	4b27      	ldr	r3, [pc, #156]	; (8002aac <USART1_IRQHandler+0xe4>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2100      	movs	r1, #0
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7ff ffa6 	bl	8002964 <interruptionTX>
}
 8002a18:	e046      	b.n	8002aa8 <USART1_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8002a1a:	4b26      	ldr	r3, [pc, #152]	; (8002ab4 <USART1_IRQHandler+0xec>)
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d142      	bne.n	8002aa8 <USART1_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8002a22:	4b26      	ldr	r3, [pc, #152]	; (8002abc <USART1_IRQHandler+0xf4>)
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	461a      	mov	r2, r3
 8002a28:	4b25      	ldr	r3, [pc, #148]	; (8002ac0 <USART1_IRQHandler+0xf8>)
 8002a2a:	5c9b      	ldrb	r3, [r3, r2]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d00e      	beq.n	8002a4e <USART1_IRQHandler+0x86>
				ptrUSART1Used->DR = bufferMsgForTXE[posChar];
 8002a30:	4b22      	ldr	r3, [pc, #136]	; (8002abc <USART1_IRQHandler+0xf4>)
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	461a      	mov	r2, r3
 8002a36:	4b22      	ldr	r3, [pc, #136]	; (8002ac0 <USART1_IRQHandler+0xf8>)
 8002a38:	5c9a      	ldrb	r2, [r3, r2]
 8002a3a:	4b1c      	ldr	r3, [pc, #112]	; (8002aac <USART1_IRQHandler+0xe4>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	605a      	str	r2, [r3, #4]
				posChar++;
 8002a40:	4b1e      	ldr	r3, [pc, #120]	; (8002abc <USART1_IRQHandler+0xf4>)
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	3301      	adds	r3, #1
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	4b1c      	ldr	r3, [pc, #112]	; (8002abc <USART1_IRQHandler+0xf4>)
 8002a4a:	701a      	strb	r2, [r3, #0]
}
 8002a4c:	e02c      	b.n	8002aa8 <USART1_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8002a4e:	4b1d      	ldr	r3, [pc, #116]	; (8002ac4 <USART1_IRQHandler+0xfc>)
 8002a50:	781a      	ldrb	r2, [r3, #0]
 8002a52:	4b1d      	ldr	r3, [pc, #116]	; (8002ac8 <USART1_IRQHandler+0x100>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d215      	bcs.n	8002a86 <USART1_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8002a5a:	4b1a      	ldr	r3, [pc, #104]	; (8002ac4 <USART1_IRQHandler+0xfc>)
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	2364      	movs	r3, #100	; 0x64
 8002a62:	fb02 f303 	mul.w	r3, r2, r3
 8002a66:	4a19      	ldr	r2, [pc, #100]	; (8002acc <USART1_IRQHandler+0x104>)
 8002a68:	4413      	add	r3, r2
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4814      	ldr	r0, [pc, #80]	; (8002ac0 <USART1_IRQHandler+0xf8>)
 8002a6e:	f000 ffe9 	bl	8003a44 <siprintf>
					posChar = 0;
 8002a72:	4b12      	ldr	r3, [pc, #72]	; (8002abc <USART1_IRQHandler+0xf4>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8002a78:	4b12      	ldr	r3, [pc, #72]	; (8002ac4 <USART1_IRQHandler+0xfc>)
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	b2da      	uxtb	r2, r3
 8002a80:	4b10      	ldr	r3, [pc, #64]	; (8002ac4 <USART1_IRQHandler+0xfc>)
 8002a82:	701a      	strb	r2, [r3, #0]
}
 8002a84:	e010      	b.n	8002aa8 <USART1_IRQHandler+0xe0>
					interruptionTX(ptrUSART1Used, USART_TX_INTERRUP_DISABLE);
 8002a86:	4b09      	ldr	r3, [pc, #36]	; (8002aac <USART1_IRQHandler+0xe4>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff ff69 	bl	8002964 <interruptionTX>
					posChar = 0;
 8002a92:	4b0a      	ldr	r3, [pc, #40]	; (8002abc <USART1_IRQHandler+0xf4>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8002a98:	4b0a      	ldr	r3, [pc, #40]	; (8002ac4 <USART1_IRQHandler+0xfc>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8002a9e:	4b0a      	ldr	r3, [pc, #40]	; (8002ac8 <USART1_IRQHandler+0x100>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	701a      	strb	r2, [r3, #0]
}
 8002aa4:	e000      	b.n	8002aa8 <USART1_IRQHandler+0xe0>
		__NOP();
 8002aa6:	bf00      	nop
}
 8002aa8:	bf00      	nop
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	200002d8 	.word	0x200002d8
 8002ab0:	200002e4 	.word	0x200002e4
 8002ab4:	20000b1f 	.word	0x20000b1f
 8002ab8:	200002e5 	.word	0x200002e5
 8002abc:	20000b1e 	.word	0x20000b1e
 8002ac0:	200002e8 	.word	0x200002e8
 8002ac4:	20000b1d 	.word	0x20000b1d
 8002ac8:	20000b1c 	.word	0x20000b1c
 8002acc:	2000034c 	.word	0x2000034c

08002ad0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART2Used->SR & USART_SR_RXNE)
 8002ad4:	4b37      	ldr	r3, [pc, #220]	; (8002bb4 <USART2_IRQHandler+0xe4>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0320 	and.w	r3, r3, #32
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d008      	beq.n	8002af4 <USART2_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART2Used->DR;
 8002ae2:	4b34      	ldr	r3, [pc, #208]	; (8002bb4 <USART2_IRQHandler+0xe4>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	b2da      	uxtb	r2, r3
 8002aea:	4b33      	ldr	r3, [pc, #204]	; (8002bb8 <USART2_IRQHandler+0xe8>)
 8002aec:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART2_Callback();
 8002aee:	f7fe fd81 	bl	80015f4 <BasicUSART2_Callback>
	}
	else
	{
		__NOP();
	}
}
 8002af2:	e05d      	b.n	8002bb0 <USART2_IRQHandler+0xe0>
	else if (ptrUSART2Used->SR & USART_SR_TXE)
 8002af4:	4b2f      	ldr	r3, [pc, #188]	; (8002bb4 <USART2_IRQHandler+0xe4>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d055      	beq.n	8002bae <USART2_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8002b02:	4b2e      	ldr	r3, [pc, #184]	; (8002bbc <USART2_IRQHandler+0xec>)
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d10b      	bne.n	8002b22 <USART2_IRQHandler+0x52>
			ptrUSART2Used->DR = datatoSendForTXE;
 8002b0a:	4b2d      	ldr	r3, [pc, #180]	; (8002bc0 <USART2_IRQHandler+0xf0>)
 8002b0c:	781a      	ldrb	r2, [r3, #0]
 8002b0e:	4b29      	ldr	r3, [pc, #164]	; (8002bb4 <USART2_IRQHandler+0xe4>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART2Used, USART_TX_INTERRUP_DISABLE);
 8002b14:	4b27      	ldr	r3, [pc, #156]	; (8002bb4 <USART2_IRQHandler+0xe4>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2100      	movs	r1, #0
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7ff ff22 	bl	8002964 <interruptionTX>
}
 8002b20:	e046      	b.n	8002bb0 <USART2_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8002b22:	4b26      	ldr	r3, [pc, #152]	; (8002bbc <USART2_IRQHandler+0xec>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d142      	bne.n	8002bb0 <USART2_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8002b2a:	4b26      	ldr	r3, [pc, #152]	; (8002bc4 <USART2_IRQHandler+0xf4>)
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	461a      	mov	r2, r3
 8002b30:	4b25      	ldr	r3, [pc, #148]	; (8002bc8 <USART2_IRQHandler+0xf8>)
 8002b32:	5c9b      	ldrb	r3, [r3, r2]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d00e      	beq.n	8002b56 <USART2_IRQHandler+0x86>
				ptrUSART2Used->DR = bufferMsgForTXE[posChar];
 8002b38:	4b22      	ldr	r3, [pc, #136]	; (8002bc4 <USART2_IRQHandler+0xf4>)
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	4b22      	ldr	r3, [pc, #136]	; (8002bc8 <USART2_IRQHandler+0xf8>)
 8002b40:	5c9a      	ldrb	r2, [r3, r2]
 8002b42:	4b1c      	ldr	r3, [pc, #112]	; (8002bb4 <USART2_IRQHandler+0xe4>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	605a      	str	r2, [r3, #4]
				posChar++;
 8002b48:	4b1e      	ldr	r3, [pc, #120]	; (8002bc4 <USART2_IRQHandler+0xf4>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	b2da      	uxtb	r2, r3
 8002b50:	4b1c      	ldr	r3, [pc, #112]	; (8002bc4 <USART2_IRQHandler+0xf4>)
 8002b52:	701a      	strb	r2, [r3, #0]
}
 8002b54:	e02c      	b.n	8002bb0 <USART2_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8002b56:	4b1d      	ldr	r3, [pc, #116]	; (8002bcc <USART2_IRQHandler+0xfc>)
 8002b58:	781a      	ldrb	r2, [r3, #0]
 8002b5a:	4b1d      	ldr	r3, [pc, #116]	; (8002bd0 <USART2_IRQHandler+0x100>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d215      	bcs.n	8002b8e <USART2_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8002b62:	4b1a      	ldr	r3, [pc, #104]	; (8002bcc <USART2_IRQHandler+0xfc>)
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	461a      	mov	r2, r3
 8002b68:	2364      	movs	r3, #100	; 0x64
 8002b6a:	fb02 f303 	mul.w	r3, r2, r3
 8002b6e:	4a19      	ldr	r2, [pc, #100]	; (8002bd4 <USART2_IRQHandler+0x104>)
 8002b70:	4413      	add	r3, r2
 8002b72:	4619      	mov	r1, r3
 8002b74:	4814      	ldr	r0, [pc, #80]	; (8002bc8 <USART2_IRQHandler+0xf8>)
 8002b76:	f000 ff65 	bl	8003a44 <siprintf>
					posChar = 0;
 8002b7a:	4b12      	ldr	r3, [pc, #72]	; (8002bc4 <USART2_IRQHandler+0xf4>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8002b80:	4b12      	ldr	r3, [pc, #72]	; (8002bcc <USART2_IRQHandler+0xfc>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	3301      	adds	r3, #1
 8002b86:	b2da      	uxtb	r2, r3
 8002b88:	4b10      	ldr	r3, [pc, #64]	; (8002bcc <USART2_IRQHandler+0xfc>)
 8002b8a:	701a      	strb	r2, [r3, #0]
}
 8002b8c:	e010      	b.n	8002bb0 <USART2_IRQHandler+0xe0>
					interruptionTX(ptrUSART2Used, USART_TX_INTERRUP_DISABLE);
 8002b8e:	4b09      	ldr	r3, [pc, #36]	; (8002bb4 <USART2_IRQHandler+0xe4>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2100      	movs	r1, #0
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff fee5 	bl	8002964 <interruptionTX>
					posChar = 0;
 8002b9a:	4b0a      	ldr	r3, [pc, #40]	; (8002bc4 <USART2_IRQHandler+0xf4>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8002ba0:	4b0a      	ldr	r3, [pc, #40]	; (8002bcc <USART2_IRQHandler+0xfc>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8002ba6:	4b0a      	ldr	r3, [pc, #40]	; (8002bd0 <USART2_IRQHandler+0x100>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	701a      	strb	r2, [r3, #0]
}
 8002bac:	e000      	b.n	8002bb0 <USART2_IRQHandler+0xe0>
		__NOP();
 8002bae:	bf00      	nop
}
 8002bb0:	bf00      	nop
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	200002dc 	.word	0x200002dc
 8002bb8:	200002e4 	.word	0x200002e4
 8002bbc:	20000b1f 	.word	0x20000b1f
 8002bc0:	200002e5 	.word	0x200002e5
 8002bc4:	20000b1e 	.word	0x20000b1e
 8002bc8:	200002e8 	.word	0x200002e8
 8002bcc:	20000b1d 	.word	0x20000b1d
 8002bd0:	20000b1c 	.word	0x20000b1c
 8002bd4:	2000034c 	.word	0x2000034c

08002bd8 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART6Used->SR & USART_SR_RXNE)
 8002bdc:	4b37      	ldr	r3, [pc, #220]	; (8002cbc <USART6_IRQHandler+0xe4>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0320 	and.w	r3, r3, #32
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d008      	beq.n	8002bfc <USART6_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART6Used->DR;
 8002bea:	4b34      	ldr	r3, [pc, #208]	; (8002cbc <USART6_IRQHandler+0xe4>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	b2da      	uxtb	r2, r3
 8002bf2:	4b33      	ldr	r3, [pc, #204]	; (8002cc0 <USART6_IRQHandler+0xe8>)
 8002bf4:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART6_Callback();
 8002bf6:	f7ff fedf 	bl	80029b8 <BasicUSART6_Callback>
	}
	else
	{
		__NOP();
	}
}
 8002bfa:	e05d      	b.n	8002cb8 <USART6_IRQHandler+0xe0>
	else if (ptrUSART6Used->SR & USART_SR_TXE)
 8002bfc:	4b2f      	ldr	r3, [pc, #188]	; (8002cbc <USART6_IRQHandler+0xe4>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d055      	beq.n	8002cb6 <USART6_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8002c0a:	4b2e      	ldr	r3, [pc, #184]	; (8002cc4 <USART6_IRQHandler+0xec>)
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d10b      	bne.n	8002c2a <USART6_IRQHandler+0x52>
			ptrUSART6Used->DR = datatoSendForTXE;
 8002c12:	4b2d      	ldr	r3, [pc, #180]	; (8002cc8 <USART6_IRQHandler+0xf0>)
 8002c14:	781a      	ldrb	r2, [r3, #0]
 8002c16:	4b29      	ldr	r3, [pc, #164]	; (8002cbc <USART6_IRQHandler+0xe4>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART6Used, USART_TX_INTERRUP_DISABLE);
 8002c1c:	4b27      	ldr	r3, [pc, #156]	; (8002cbc <USART6_IRQHandler+0xe4>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2100      	movs	r1, #0
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff fe9e 	bl	8002964 <interruptionTX>
}
 8002c28:	e046      	b.n	8002cb8 <USART6_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8002c2a:	4b26      	ldr	r3, [pc, #152]	; (8002cc4 <USART6_IRQHandler+0xec>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d142      	bne.n	8002cb8 <USART6_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8002c32:	4b26      	ldr	r3, [pc, #152]	; (8002ccc <USART6_IRQHandler+0xf4>)
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	461a      	mov	r2, r3
 8002c38:	4b25      	ldr	r3, [pc, #148]	; (8002cd0 <USART6_IRQHandler+0xf8>)
 8002c3a:	5c9b      	ldrb	r3, [r3, r2]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00e      	beq.n	8002c5e <USART6_IRQHandler+0x86>
				ptrUSART6Used->DR = bufferMsgForTXE[posChar];
 8002c40:	4b22      	ldr	r3, [pc, #136]	; (8002ccc <USART6_IRQHandler+0xf4>)
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	461a      	mov	r2, r3
 8002c46:	4b22      	ldr	r3, [pc, #136]	; (8002cd0 <USART6_IRQHandler+0xf8>)
 8002c48:	5c9a      	ldrb	r2, [r3, r2]
 8002c4a:	4b1c      	ldr	r3, [pc, #112]	; (8002cbc <USART6_IRQHandler+0xe4>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	605a      	str	r2, [r3, #4]
				posChar++;
 8002c50:	4b1e      	ldr	r3, [pc, #120]	; (8002ccc <USART6_IRQHandler+0xf4>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	3301      	adds	r3, #1
 8002c56:	b2da      	uxtb	r2, r3
 8002c58:	4b1c      	ldr	r3, [pc, #112]	; (8002ccc <USART6_IRQHandler+0xf4>)
 8002c5a:	701a      	strb	r2, [r3, #0]
}
 8002c5c:	e02c      	b.n	8002cb8 <USART6_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8002c5e:	4b1d      	ldr	r3, [pc, #116]	; (8002cd4 <USART6_IRQHandler+0xfc>)
 8002c60:	781a      	ldrb	r2, [r3, #0]
 8002c62:	4b1d      	ldr	r3, [pc, #116]	; (8002cd8 <USART6_IRQHandler+0x100>)
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d215      	bcs.n	8002c96 <USART6_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8002c6a:	4b1a      	ldr	r3, [pc, #104]	; (8002cd4 <USART6_IRQHandler+0xfc>)
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	461a      	mov	r2, r3
 8002c70:	2364      	movs	r3, #100	; 0x64
 8002c72:	fb02 f303 	mul.w	r3, r2, r3
 8002c76:	4a19      	ldr	r2, [pc, #100]	; (8002cdc <USART6_IRQHandler+0x104>)
 8002c78:	4413      	add	r3, r2
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4814      	ldr	r0, [pc, #80]	; (8002cd0 <USART6_IRQHandler+0xf8>)
 8002c7e:	f000 fee1 	bl	8003a44 <siprintf>
					posChar = 0;
 8002c82:	4b12      	ldr	r3, [pc, #72]	; (8002ccc <USART6_IRQHandler+0xf4>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8002c88:	4b12      	ldr	r3, [pc, #72]	; (8002cd4 <USART6_IRQHandler+0xfc>)
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	b2da      	uxtb	r2, r3
 8002c90:	4b10      	ldr	r3, [pc, #64]	; (8002cd4 <USART6_IRQHandler+0xfc>)
 8002c92:	701a      	strb	r2, [r3, #0]
}
 8002c94:	e010      	b.n	8002cb8 <USART6_IRQHandler+0xe0>
					interruptionTX(ptrUSART6Used, USART_TX_INTERRUP_DISABLE);
 8002c96:	4b09      	ldr	r3, [pc, #36]	; (8002cbc <USART6_IRQHandler+0xe4>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff fe61 	bl	8002964 <interruptionTX>
					posChar = 0;
 8002ca2:	4b0a      	ldr	r3, [pc, #40]	; (8002ccc <USART6_IRQHandler+0xf4>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8002ca8:	4b0a      	ldr	r3, [pc, #40]	; (8002cd4 <USART6_IRQHandler+0xfc>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8002cae:	4b0a      	ldr	r3, [pc, #40]	; (8002cd8 <USART6_IRQHandler+0x100>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	701a      	strb	r2, [r3, #0]
}
 8002cb4:	e000      	b.n	8002cb8 <USART6_IRQHandler+0xe0>
		__NOP();
 8002cb6:	bf00      	nop
}
 8002cb8:	bf00      	nop
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	200002e0 	.word	0x200002e0
 8002cc0:	200002e4 	.word	0x200002e4
 8002cc4:	20000b1f 	.word	0x20000b1f
 8002cc8:	200002e5 	.word	0x200002e5
 8002ccc:	20000b1e 	.word	0x20000b1e
 8002cd0:	200002e8 	.word	0x200002e8
 8002cd4:	20000b1d 	.word	0x20000b1d
 8002cd8:	20000b1c 	.word	0x20000b1c
 8002cdc:	2000034c 	.word	0x2000034c

08002ce0 <__errno>:
 8002ce0:	4b01      	ldr	r3, [pc, #4]	; (8002ce8 <__errno+0x8>)
 8002ce2:	6818      	ldr	r0, [r3, #0]
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	20000000 	.word	0x20000000

08002cec <__libc_init_array>:
 8002cec:	b570      	push	{r4, r5, r6, lr}
 8002cee:	4d0d      	ldr	r5, [pc, #52]	; (8002d24 <__libc_init_array+0x38>)
 8002cf0:	4c0d      	ldr	r4, [pc, #52]	; (8002d28 <__libc_init_array+0x3c>)
 8002cf2:	1b64      	subs	r4, r4, r5
 8002cf4:	10a4      	asrs	r4, r4, #2
 8002cf6:	2600      	movs	r6, #0
 8002cf8:	42a6      	cmp	r6, r4
 8002cfa:	d109      	bne.n	8002d10 <__libc_init_array+0x24>
 8002cfc:	4d0b      	ldr	r5, [pc, #44]	; (8002d2c <__libc_init_array+0x40>)
 8002cfe:	4c0c      	ldr	r4, [pc, #48]	; (8002d30 <__libc_init_array+0x44>)
 8002d00:	f004 fc92 	bl	8007628 <_init>
 8002d04:	1b64      	subs	r4, r4, r5
 8002d06:	10a4      	asrs	r4, r4, #2
 8002d08:	2600      	movs	r6, #0
 8002d0a:	42a6      	cmp	r6, r4
 8002d0c:	d105      	bne.n	8002d1a <__libc_init_array+0x2e>
 8002d0e:	bd70      	pop	{r4, r5, r6, pc}
 8002d10:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d14:	4798      	blx	r3
 8002d16:	3601      	adds	r6, #1
 8002d18:	e7ee      	b.n	8002cf8 <__libc_init_array+0xc>
 8002d1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d1e:	4798      	blx	r3
 8002d20:	3601      	adds	r6, #1
 8002d22:	e7f2      	b.n	8002d0a <__libc_init_array+0x1e>
 8002d24:	08007b0c 	.word	0x08007b0c
 8002d28:	08007b0c 	.word	0x08007b0c
 8002d2c:	08007b0c 	.word	0x08007b0c
 8002d30:	08007b10 	.word	0x08007b10

08002d34 <memset>:
 8002d34:	4402      	add	r2, r0
 8002d36:	4603      	mov	r3, r0
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d100      	bne.n	8002d3e <memset+0xa>
 8002d3c:	4770      	bx	lr
 8002d3e:	f803 1b01 	strb.w	r1, [r3], #1
 8002d42:	e7f9      	b.n	8002d38 <memset+0x4>

08002d44 <__cvt>:
 8002d44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d48:	ec55 4b10 	vmov	r4, r5, d0
 8002d4c:	2d00      	cmp	r5, #0
 8002d4e:	460e      	mov	r6, r1
 8002d50:	4619      	mov	r1, r3
 8002d52:	462b      	mov	r3, r5
 8002d54:	bfbb      	ittet	lt
 8002d56:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002d5a:	461d      	movlt	r5, r3
 8002d5c:	2300      	movge	r3, #0
 8002d5e:	232d      	movlt	r3, #45	; 0x2d
 8002d60:	700b      	strb	r3, [r1, #0]
 8002d62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002d64:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002d68:	4691      	mov	r9, r2
 8002d6a:	f023 0820 	bic.w	r8, r3, #32
 8002d6e:	bfbc      	itt	lt
 8002d70:	4622      	movlt	r2, r4
 8002d72:	4614      	movlt	r4, r2
 8002d74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002d78:	d005      	beq.n	8002d86 <__cvt+0x42>
 8002d7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002d7e:	d100      	bne.n	8002d82 <__cvt+0x3e>
 8002d80:	3601      	adds	r6, #1
 8002d82:	2102      	movs	r1, #2
 8002d84:	e000      	b.n	8002d88 <__cvt+0x44>
 8002d86:	2103      	movs	r1, #3
 8002d88:	ab03      	add	r3, sp, #12
 8002d8a:	9301      	str	r3, [sp, #4]
 8002d8c:	ab02      	add	r3, sp, #8
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	ec45 4b10 	vmov	d0, r4, r5
 8002d94:	4653      	mov	r3, sl
 8002d96:	4632      	mov	r2, r6
 8002d98:	f001 fdae 	bl	80048f8 <_dtoa_r>
 8002d9c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002da0:	4607      	mov	r7, r0
 8002da2:	d102      	bne.n	8002daa <__cvt+0x66>
 8002da4:	f019 0f01 	tst.w	r9, #1
 8002da8:	d022      	beq.n	8002df0 <__cvt+0xac>
 8002daa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002dae:	eb07 0906 	add.w	r9, r7, r6
 8002db2:	d110      	bne.n	8002dd6 <__cvt+0x92>
 8002db4:	783b      	ldrb	r3, [r7, #0]
 8002db6:	2b30      	cmp	r3, #48	; 0x30
 8002db8:	d10a      	bne.n	8002dd0 <__cvt+0x8c>
 8002dba:	2200      	movs	r2, #0
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	4620      	mov	r0, r4
 8002dc0:	4629      	mov	r1, r5
 8002dc2:	f7fd fe89 	bl	8000ad8 <__aeabi_dcmpeq>
 8002dc6:	b918      	cbnz	r0, 8002dd0 <__cvt+0x8c>
 8002dc8:	f1c6 0601 	rsb	r6, r6, #1
 8002dcc:	f8ca 6000 	str.w	r6, [sl]
 8002dd0:	f8da 3000 	ldr.w	r3, [sl]
 8002dd4:	4499      	add	r9, r3
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	2300      	movs	r3, #0
 8002dda:	4620      	mov	r0, r4
 8002ddc:	4629      	mov	r1, r5
 8002dde:	f7fd fe7b 	bl	8000ad8 <__aeabi_dcmpeq>
 8002de2:	b108      	cbz	r0, 8002de8 <__cvt+0xa4>
 8002de4:	f8cd 900c 	str.w	r9, [sp, #12]
 8002de8:	2230      	movs	r2, #48	; 0x30
 8002dea:	9b03      	ldr	r3, [sp, #12]
 8002dec:	454b      	cmp	r3, r9
 8002dee:	d307      	bcc.n	8002e00 <__cvt+0xbc>
 8002df0:	9b03      	ldr	r3, [sp, #12]
 8002df2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002df4:	1bdb      	subs	r3, r3, r7
 8002df6:	4638      	mov	r0, r7
 8002df8:	6013      	str	r3, [r2, #0]
 8002dfa:	b004      	add	sp, #16
 8002dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e00:	1c59      	adds	r1, r3, #1
 8002e02:	9103      	str	r1, [sp, #12]
 8002e04:	701a      	strb	r2, [r3, #0]
 8002e06:	e7f0      	b.n	8002dea <__cvt+0xa6>

08002e08 <__exponent>:
 8002e08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2900      	cmp	r1, #0
 8002e0e:	bfb8      	it	lt
 8002e10:	4249      	neglt	r1, r1
 8002e12:	f803 2b02 	strb.w	r2, [r3], #2
 8002e16:	bfb4      	ite	lt
 8002e18:	222d      	movlt	r2, #45	; 0x2d
 8002e1a:	222b      	movge	r2, #43	; 0x2b
 8002e1c:	2909      	cmp	r1, #9
 8002e1e:	7042      	strb	r2, [r0, #1]
 8002e20:	dd2a      	ble.n	8002e78 <__exponent+0x70>
 8002e22:	f10d 0407 	add.w	r4, sp, #7
 8002e26:	46a4      	mov	ip, r4
 8002e28:	270a      	movs	r7, #10
 8002e2a:	46a6      	mov	lr, r4
 8002e2c:	460a      	mov	r2, r1
 8002e2e:	fb91 f6f7 	sdiv	r6, r1, r7
 8002e32:	fb07 1516 	mls	r5, r7, r6, r1
 8002e36:	3530      	adds	r5, #48	; 0x30
 8002e38:	2a63      	cmp	r2, #99	; 0x63
 8002e3a:	f104 34ff 	add.w	r4, r4, #4294967295
 8002e3e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002e42:	4631      	mov	r1, r6
 8002e44:	dcf1      	bgt.n	8002e2a <__exponent+0x22>
 8002e46:	3130      	adds	r1, #48	; 0x30
 8002e48:	f1ae 0502 	sub.w	r5, lr, #2
 8002e4c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002e50:	1c44      	adds	r4, r0, #1
 8002e52:	4629      	mov	r1, r5
 8002e54:	4561      	cmp	r1, ip
 8002e56:	d30a      	bcc.n	8002e6e <__exponent+0x66>
 8002e58:	f10d 0209 	add.w	r2, sp, #9
 8002e5c:	eba2 020e 	sub.w	r2, r2, lr
 8002e60:	4565      	cmp	r5, ip
 8002e62:	bf88      	it	hi
 8002e64:	2200      	movhi	r2, #0
 8002e66:	4413      	add	r3, r2
 8002e68:	1a18      	subs	r0, r3, r0
 8002e6a:	b003      	add	sp, #12
 8002e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002e72:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002e76:	e7ed      	b.n	8002e54 <__exponent+0x4c>
 8002e78:	2330      	movs	r3, #48	; 0x30
 8002e7a:	3130      	adds	r1, #48	; 0x30
 8002e7c:	7083      	strb	r3, [r0, #2]
 8002e7e:	70c1      	strb	r1, [r0, #3]
 8002e80:	1d03      	adds	r3, r0, #4
 8002e82:	e7f1      	b.n	8002e68 <__exponent+0x60>

08002e84 <_printf_float>:
 8002e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e88:	ed2d 8b02 	vpush	{d8}
 8002e8c:	b08d      	sub	sp, #52	; 0x34
 8002e8e:	460c      	mov	r4, r1
 8002e90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8002e94:	4616      	mov	r6, r2
 8002e96:	461f      	mov	r7, r3
 8002e98:	4605      	mov	r5, r0
 8002e9a:	f002 fe8b 	bl	8005bb4 <_localeconv_r>
 8002e9e:	f8d0 a000 	ldr.w	sl, [r0]
 8002ea2:	4650      	mov	r0, sl
 8002ea4:	f7fd f99c 	bl	80001e0 <strlen>
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	930a      	str	r3, [sp, #40]	; 0x28
 8002eac:	6823      	ldr	r3, [r4, #0]
 8002eae:	9305      	str	r3, [sp, #20]
 8002eb0:	f8d8 3000 	ldr.w	r3, [r8]
 8002eb4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8002eb8:	3307      	adds	r3, #7
 8002eba:	f023 0307 	bic.w	r3, r3, #7
 8002ebe:	f103 0208 	add.w	r2, r3, #8
 8002ec2:	f8c8 2000 	str.w	r2, [r8]
 8002ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002ece:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8002ed2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002ed6:	9307      	str	r3, [sp, #28]
 8002ed8:	f8cd 8018 	str.w	r8, [sp, #24]
 8002edc:	ee08 0a10 	vmov	s16, r0
 8002ee0:	4b9f      	ldr	r3, [pc, #636]	; (8003160 <_printf_float+0x2dc>)
 8002ee2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8002eea:	f7fd fe27 	bl	8000b3c <__aeabi_dcmpun>
 8002eee:	bb88      	cbnz	r0, 8002f54 <_printf_float+0xd0>
 8002ef0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002ef4:	4b9a      	ldr	r3, [pc, #616]	; (8003160 <_printf_float+0x2dc>)
 8002ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8002efa:	f7fd fe01 	bl	8000b00 <__aeabi_dcmple>
 8002efe:	bb48      	cbnz	r0, 8002f54 <_printf_float+0xd0>
 8002f00:	2200      	movs	r2, #0
 8002f02:	2300      	movs	r3, #0
 8002f04:	4640      	mov	r0, r8
 8002f06:	4649      	mov	r1, r9
 8002f08:	f7fd fdf0 	bl	8000aec <__aeabi_dcmplt>
 8002f0c:	b110      	cbz	r0, 8002f14 <_printf_float+0x90>
 8002f0e:	232d      	movs	r3, #45	; 0x2d
 8002f10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f14:	4b93      	ldr	r3, [pc, #588]	; (8003164 <_printf_float+0x2e0>)
 8002f16:	4894      	ldr	r0, [pc, #592]	; (8003168 <_printf_float+0x2e4>)
 8002f18:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002f1c:	bf94      	ite	ls
 8002f1e:	4698      	movls	r8, r3
 8002f20:	4680      	movhi	r8, r0
 8002f22:	2303      	movs	r3, #3
 8002f24:	6123      	str	r3, [r4, #16]
 8002f26:	9b05      	ldr	r3, [sp, #20]
 8002f28:	f023 0204 	bic.w	r2, r3, #4
 8002f2c:	6022      	str	r2, [r4, #0]
 8002f2e:	f04f 0900 	mov.w	r9, #0
 8002f32:	9700      	str	r7, [sp, #0]
 8002f34:	4633      	mov	r3, r6
 8002f36:	aa0b      	add	r2, sp, #44	; 0x2c
 8002f38:	4621      	mov	r1, r4
 8002f3a:	4628      	mov	r0, r5
 8002f3c:	f000 f9d8 	bl	80032f0 <_printf_common>
 8002f40:	3001      	adds	r0, #1
 8002f42:	f040 8090 	bne.w	8003066 <_printf_float+0x1e2>
 8002f46:	f04f 30ff 	mov.w	r0, #4294967295
 8002f4a:	b00d      	add	sp, #52	; 0x34
 8002f4c:	ecbd 8b02 	vpop	{d8}
 8002f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f54:	4642      	mov	r2, r8
 8002f56:	464b      	mov	r3, r9
 8002f58:	4640      	mov	r0, r8
 8002f5a:	4649      	mov	r1, r9
 8002f5c:	f7fd fdee 	bl	8000b3c <__aeabi_dcmpun>
 8002f60:	b140      	cbz	r0, 8002f74 <_printf_float+0xf0>
 8002f62:	464b      	mov	r3, r9
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	bfbc      	itt	lt
 8002f68:	232d      	movlt	r3, #45	; 0x2d
 8002f6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002f6e:	487f      	ldr	r0, [pc, #508]	; (800316c <_printf_float+0x2e8>)
 8002f70:	4b7f      	ldr	r3, [pc, #508]	; (8003170 <_printf_float+0x2ec>)
 8002f72:	e7d1      	b.n	8002f18 <_printf_float+0x94>
 8002f74:	6863      	ldr	r3, [r4, #4]
 8002f76:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8002f7a:	9206      	str	r2, [sp, #24]
 8002f7c:	1c5a      	adds	r2, r3, #1
 8002f7e:	d13f      	bne.n	8003000 <_printf_float+0x17c>
 8002f80:	2306      	movs	r3, #6
 8002f82:	6063      	str	r3, [r4, #4]
 8002f84:	9b05      	ldr	r3, [sp, #20]
 8002f86:	6861      	ldr	r1, [r4, #4]
 8002f88:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	9303      	str	r3, [sp, #12]
 8002f90:	ab0a      	add	r3, sp, #40	; 0x28
 8002f92:	e9cd b301 	strd	fp, r3, [sp, #4]
 8002f96:	ab09      	add	r3, sp, #36	; 0x24
 8002f98:	ec49 8b10 	vmov	d0, r8, r9
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	6022      	str	r2, [r4, #0]
 8002fa0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8002fa4:	4628      	mov	r0, r5
 8002fa6:	f7ff fecd 	bl	8002d44 <__cvt>
 8002faa:	9b06      	ldr	r3, [sp, #24]
 8002fac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002fae:	2b47      	cmp	r3, #71	; 0x47
 8002fb0:	4680      	mov	r8, r0
 8002fb2:	d108      	bne.n	8002fc6 <_printf_float+0x142>
 8002fb4:	1cc8      	adds	r0, r1, #3
 8002fb6:	db02      	blt.n	8002fbe <_printf_float+0x13a>
 8002fb8:	6863      	ldr	r3, [r4, #4]
 8002fba:	4299      	cmp	r1, r3
 8002fbc:	dd41      	ble.n	8003042 <_printf_float+0x1be>
 8002fbe:	f1ab 0b02 	sub.w	fp, fp, #2
 8002fc2:	fa5f fb8b 	uxtb.w	fp, fp
 8002fc6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002fca:	d820      	bhi.n	800300e <_printf_float+0x18a>
 8002fcc:	3901      	subs	r1, #1
 8002fce:	465a      	mov	r2, fp
 8002fd0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002fd4:	9109      	str	r1, [sp, #36]	; 0x24
 8002fd6:	f7ff ff17 	bl	8002e08 <__exponent>
 8002fda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002fdc:	1813      	adds	r3, r2, r0
 8002fde:	2a01      	cmp	r2, #1
 8002fe0:	4681      	mov	r9, r0
 8002fe2:	6123      	str	r3, [r4, #16]
 8002fe4:	dc02      	bgt.n	8002fec <_printf_float+0x168>
 8002fe6:	6822      	ldr	r2, [r4, #0]
 8002fe8:	07d2      	lsls	r2, r2, #31
 8002fea:	d501      	bpl.n	8002ff0 <_printf_float+0x16c>
 8002fec:	3301      	adds	r3, #1
 8002fee:	6123      	str	r3, [r4, #16]
 8002ff0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d09c      	beq.n	8002f32 <_printf_float+0xae>
 8002ff8:	232d      	movs	r3, #45	; 0x2d
 8002ffa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ffe:	e798      	b.n	8002f32 <_printf_float+0xae>
 8003000:	9a06      	ldr	r2, [sp, #24]
 8003002:	2a47      	cmp	r2, #71	; 0x47
 8003004:	d1be      	bne.n	8002f84 <_printf_float+0x100>
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1bc      	bne.n	8002f84 <_printf_float+0x100>
 800300a:	2301      	movs	r3, #1
 800300c:	e7b9      	b.n	8002f82 <_printf_float+0xfe>
 800300e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003012:	d118      	bne.n	8003046 <_printf_float+0x1c2>
 8003014:	2900      	cmp	r1, #0
 8003016:	6863      	ldr	r3, [r4, #4]
 8003018:	dd0b      	ble.n	8003032 <_printf_float+0x1ae>
 800301a:	6121      	str	r1, [r4, #16]
 800301c:	b913      	cbnz	r3, 8003024 <_printf_float+0x1a0>
 800301e:	6822      	ldr	r2, [r4, #0]
 8003020:	07d0      	lsls	r0, r2, #31
 8003022:	d502      	bpl.n	800302a <_printf_float+0x1a6>
 8003024:	3301      	adds	r3, #1
 8003026:	440b      	add	r3, r1
 8003028:	6123      	str	r3, [r4, #16]
 800302a:	65a1      	str	r1, [r4, #88]	; 0x58
 800302c:	f04f 0900 	mov.w	r9, #0
 8003030:	e7de      	b.n	8002ff0 <_printf_float+0x16c>
 8003032:	b913      	cbnz	r3, 800303a <_printf_float+0x1b6>
 8003034:	6822      	ldr	r2, [r4, #0]
 8003036:	07d2      	lsls	r2, r2, #31
 8003038:	d501      	bpl.n	800303e <_printf_float+0x1ba>
 800303a:	3302      	adds	r3, #2
 800303c:	e7f4      	b.n	8003028 <_printf_float+0x1a4>
 800303e:	2301      	movs	r3, #1
 8003040:	e7f2      	b.n	8003028 <_printf_float+0x1a4>
 8003042:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003048:	4299      	cmp	r1, r3
 800304a:	db05      	blt.n	8003058 <_printf_float+0x1d4>
 800304c:	6823      	ldr	r3, [r4, #0]
 800304e:	6121      	str	r1, [r4, #16]
 8003050:	07d8      	lsls	r0, r3, #31
 8003052:	d5ea      	bpl.n	800302a <_printf_float+0x1a6>
 8003054:	1c4b      	adds	r3, r1, #1
 8003056:	e7e7      	b.n	8003028 <_printf_float+0x1a4>
 8003058:	2900      	cmp	r1, #0
 800305a:	bfd4      	ite	le
 800305c:	f1c1 0202 	rsble	r2, r1, #2
 8003060:	2201      	movgt	r2, #1
 8003062:	4413      	add	r3, r2
 8003064:	e7e0      	b.n	8003028 <_printf_float+0x1a4>
 8003066:	6823      	ldr	r3, [r4, #0]
 8003068:	055a      	lsls	r2, r3, #21
 800306a:	d407      	bmi.n	800307c <_printf_float+0x1f8>
 800306c:	6923      	ldr	r3, [r4, #16]
 800306e:	4642      	mov	r2, r8
 8003070:	4631      	mov	r1, r6
 8003072:	4628      	mov	r0, r5
 8003074:	47b8      	blx	r7
 8003076:	3001      	adds	r0, #1
 8003078:	d12c      	bne.n	80030d4 <_printf_float+0x250>
 800307a:	e764      	b.n	8002f46 <_printf_float+0xc2>
 800307c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003080:	f240 80e0 	bls.w	8003244 <_printf_float+0x3c0>
 8003084:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003088:	2200      	movs	r2, #0
 800308a:	2300      	movs	r3, #0
 800308c:	f7fd fd24 	bl	8000ad8 <__aeabi_dcmpeq>
 8003090:	2800      	cmp	r0, #0
 8003092:	d034      	beq.n	80030fe <_printf_float+0x27a>
 8003094:	4a37      	ldr	r2, [pc, #220]	; (8003174 <_printf_float+0x2f0>)
 8003096:	2301      	movs	r3, #1
 8003098:	4631      	mov	r1, r6
 800309a:	4628      	mov	r0, r5
 800309c:	47b8      	blx	r7
 800309e:	3001      	adds	r0, #1
 80030a0:	f43f af51 	beq.w	8002f46 <_printf_float+0xc2>
 80030a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80030a8:	429a      	cmp	r2, r3
 80030aa:	db02      	blt.n	80030b2 <_printf_float+0x22e>
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	07d8      	lsls	r0, r3, #31
 80030b0:	d510      	bpl.n	80030d4 <_printf_float+0x250>
 80030b2:	ee18 3a10 	vmov	r3, s16
 80030b6:	4652      	mov	r2, sl
 80030b8:	4631      	mov	r1, r6
 80030ba:	4628      	mov	r0, r5
 80030bc:	47b8      	blx	r7
 80030be:	3001      	adds	r0, #1
 80030c0:	f43f af41 	beq.w	8002f46 <_printf_float+0xc2>
 80030c4:	f04f 0800 	mov.w	r8, #0
 80030c8:	f104 091a 	add.w	r9, r4, #26
 80030cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80030ce:	3b01      	subs	r3, #1
 80030d0:	4543      	cmp	r3, r8
 80030d2:	dc09      	bgt.n	80030e8 <_printf_float+0x264>
 80030d4:	6823      	ldr	r3, [r4, #0]
 80030d6:	079b      	lsls	r3, r3, #30
 80030d8:	f100 8105 	bmi.w	80032e6 <_printf_float+0x462>
 80030dc:	68e0      	ldr	r0, [r4, #12]
 80030de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80030e0:	4298      	cmp	r0, r3
 80030e2:	bfb8      	it	lt
 80030e4:	4618      	movlt	r0, r3
 80030e6:	e730      	b.n	8002f4a <_printf_float+0xc6>
 80030e8:	2301      	movs	r3, #1
 80030ea:	464a      	mov	r2, r9
 80030ec:	4631      	mov	r1, r6
 80030ee:	4628      	mov	r0, r5
 80030f0:	47b8      	blx	r7
 80030f2:	3001      	adds	r0, #1
 80030f4:	f43f af27 	beq.w	8002f46 <_printf_float+0xc2>
 80030f8:	f108 0801 	add.w	r8, r8, #1
 80030fc:	e7e6      	b.n	80030cc <_printf_float+0x248>
 80030fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003100:	2b00      	cmp	r3, #0
 8003102:	dc39      	bgt.n	8003178 <_printf_float+0x2f4>
 8003104:	4a1b      	ldr	r2, [pc, #108]	; (8003174 <_printf_float+0x2f0>)
 8003106:	2301      	movs	r3, #1
 8003108:	4631      	mov	r1, r6
 800310a:	4628      	mov	r0, r5
 800310c:	47b8      	blx	r7
 800310e:	3001      	adds	r0, #1
 8003110:	f43f af19 	beq.w	8002f46 <_printf_float+0xc2>
 8003114:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003118:	4313      	orrs	r3, r2
 800311a:	d102      	bne.n	8003122 <_printf_float+0x29e>
 800311c:	6823      	ldr	r3, [r4, #0]
 800311e:	07d9      	lsls	r1, r3, #31
 8003120:	d5d8      	bpl.n	80030d4 <_printf_float+0x250>
 8003122:	ee18 3a10 	vmov	r3, s16
 8003126:	4652      	mov	r2, sl
 8003128:	4631      	mov	r1, r6
 800312a:	4628      	mov	r0, r5
 800312c:	47b8      	blx	r7
 800312e:	3001      	adds	r0, #1
 8003130:	f43f af09 	beq.w	8002f46 <_printf_float+0xc2>
 8003134:	f04f 0900 	mov.w	r9, #0
 8003138:	f104 0a1a 	add.w	sl, r4, #26
 800313c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800313e:	425b      	negs	r3, r3
 8003140:	454b      	cmp	r3, r9
 8003142:	dc01      	bgt.n	8003148 <_printf_float+0x2c4>
 8003144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003146:	e792      	b.n	800306e <_printf_float+0x1ea>
 8003148:	2301      	movs	r3, #1
 800314a:	4652      	mov	r2, sl
 800314c:	4631      	mov	r1, r6
 800314e:	4628      	mov	r0, r5
 8003150:	47b8      	blx	r7
 8003152:	3001      	adds	r0, #1
 8003154:	f43f aef7 	beq.w	8002f46 <_printf_float+0xc2>
 8003158:	f109 0901 	add.w	r9, r9, #1
 800315c:	e7ee      	b.n	800313c <_printf_float+0x2b8>
 800315e:	bf00      	nop
 8003160:	7fefffff 	.word	0x7fefffff
 8003164:	08007660 	.word	0x08007660
 8003168:	08007664 	.word	0x08007664
 800316c:	0800766c 	.word	0x0800766c
 8003170:	08007668 	.word	0x08007668
 8003174:	08007670 	.word	0x08007670
 8003178:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800317a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800317c:	429a      	cmp	r2, r3
 800317e:	bfa8      	it	ge
 8003180:	461a      	movge	r2, r3
 8003182:	2a00      	cmp	r2, #0
 8003184:	4691      	mov	r9, r2
 8003186:	dc37      	bgt.n	80031f8 <_printf_float+0x374>
 8003188:	f04f 0b00 	mov.w	fp, #0
 800318c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003190:	f104 021a 	add.w	r2, r4, #26
 8003194:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003196:	9305      	str	r3, [sp, #20]
 8003198:	eba3 0309 	sub.w	r3, r3, r9
 800319c:	455b      	cmp	r3, fp
 800319e:	dc33      	bgt.n	8003208 <_printf_float+0x384>
 80031a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80031a4:	429a      	cmp	r2, r3
 80031a6:	db3b      	blt.n	8003220 <_printf_float+0x39c>
 80031a8:	6823      	ldr	r3, [r4, #0]
 80031aa:	07da      	lsls	r2, r3, #31
 80031ac:	d438      	bmi.n	8003220 <_printf_float+0x39c>
 80031ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031b0:	9a05      	ldr	r2, [sp, #20]
 80031b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80031b4:	1a9a      	subs	r2, r3, r2
 80031b6:	eba3 0901 	sub.w	r9, r3, r1
 80031ba:	4591      	cmp	r9, r2
 80031bc:	bfa8      	it	ge
 80031be:	4691      	movge	r9, r2
 80031c0:	f1b9 0f00 	cmp.w	r9, #0
 80031c4:	dc35      	bgt.n	8003232 <_printf_float+0x3ae>
 80031c6:	f04f 0800 	mov.w	r8, #0
 80031ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80031ce:	f104 0a1a 	add.w	sl, r4, #26
 80031d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80031d6:	1a9b      	subs	r3, r3, r2
 80031d8:	eba3 0309 	sub.w	r3, r3, r9
 80031dc:	4543      	cmp	r3, r8
 80031de:	f77f af79 	ble.w	80030d4 <_printf_float+0x250>
 80031e2:	2301      	movs	r3, #1
 80031e4:	4652      	mov	r2, sl
 80031e6:	4631      	mov	r1, r6
 80031e8:	4628      	mov	r0, r5
 80031ea:	47b8      	blx	r7
 80031ec:	3001      	adds	r0, #1
 80031ee:	f43f aeaa 	beq.w	8002f46 <_printf_float+0xc2>
 80031f2:	f108 0801 	add.w	r8, r8, #1
 80031f6:	e7ec      	b.n	80031d2 <_printf_float+0x34e>
 80031f8:	4613      	mov	r3, r2
 80031fa:	4631      	mov	r1, r6
 80031fc:	4642      	mov	r2, r8
 80031fe:	4628      	mov	r0, r5
 8003200:	47b8      	blx	r7
 8003202:	3001      	adds	r0, #1
 8003204:	d1c0      	bne.n	8003188 <_printf_float+0x304>
 8003206:	e69e      	b.n	8002f46 <_printf_float+0xc2>
 8003208:	2301      	movs	r3, #1
 800320a:	4631      	mov	r1, r6
 800320c:	4628      	mov	r0, r5
 800320e:	9205      	str	r2, [sp, #20]
 8003210:	47b8      	blx	r7
 8003212:	3001      	adds	r0, #1
 8003214:	f43f ae97 	beq.w	8002f46 <_printf_float+0xc2>
 8003218:	9a05      	ldr	r2, [sp, #20]
 800321a:	f10b 0b01 	add.w	fp, fp, #1
 800321e:	e7b9      	b.n	8003194 <_printf_float+0x310>
 8003220:	ee18 3a10 	vmov	r3, s16
 8003224:	4652      	mov	r2, sl
 8003226:	4631      	mov	r1, r6
 8003228:	4628      	mov	r0, r5
 800322a:	47b8      	blx	r7
 800322c:	3001      	adds	r0, #1
 800322e:	d1be      	bne.n	80031ae <_printf_float+0x32a>
 8003230:	e689      	b.n	8002f46 <_printf_float+0xc2>
 8003232:	9a05      	ldr	r2, [sp, #20]
 8003234:	464b      	mov	r3, r9
 8003236:	4442      	add	r2, r8
 8003238:	4631      	mov	r1, r6
 800323a:	4628      	mov	r0, r5
 800323c:	47b8      	blx	r7
 800323e:	3001      	adds	r0, #1
 8003240:	d1c1      	bne.n	80031c6 <_printf_float+0x342>
 8003242:	e680      	b.n	8002f46 <_printf_float+0xc2>
 8003244:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003246:	2a01      	cmp	r2, #1
 8003248:	dc01      	bgt.n	800324e <_printf_float+0x3ca>
 800324a:	07db      	lsls	r3, r3, #31
 800324c:	d538      	bpl.n	80032c0 <_printf_float+0x43c>
 800324e:	2301      	movs	r3, #1
 8003250:	4642      	mov	r2, r8
 8003252:	4631      	mov	r1, r6
 8003254:	4628      	mov	r0, r5
 8003256:	47b8      	blx	r7
 8003258:	3001      	adds	r0, #1
 800325a:	f43f ae74 	beq.w	8002f46 <_printf_float+0xc2>
 800325e:	ee18 3a10 	vmov	r3, s16
 8003262:	4652      	mov	r2, sl
 8003264:	4631      	mov	r1, r6
 8003266:	4628      	mov	r0, r5
 8003268:	47b8      	blx	r7
 800326a:	3001      	adds	r0, #1
 800326c:	f43f ae6b 	beq.w	8002f46 <_printf_float+0xc2>
 8003270:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003274:	2200      	movs	r2, #0
 8003276:	2300      	movs	r3, #0
 8003278:	f7fd fc2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800327c:	b9d8      	cbnz	r0, 80032b6 <_printf_float+0x432>
 800327e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003280:	f108 0201 	add.w	r2, r8, #1
 8003284:	3b01      	subs	r3, #1
 8003286:	4631      	mov	r1, r6
 8003288:	4628      	mov	r0, r5
 800328a:	47b8      	blx	r7
 800328c:	3001      	adds	r0, #1
 800328e:	d10e      	bne.n	80032ae <_printf_float+0x42a>
 8003290:	e659      	b.n	8002f46 <_printf_float+0xc2>
 8003292:	2301      	movs	r3, #1
 8003294:	4652      	mov	r2, sl
 8003296:	4631      	mov	r1, r6
 8003298:	4628      	mov	r0, r5
 800329a:	47b8      	blx	r7
 800329c:	3001      	adds	r0, #1
 800329e:	f43f ae52 	beq.w	8002f46 <_printf_float+0xc2>
 80032a2:	f108 0801 	add.w	r8, r8, #1
 80032a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032a8:	3b01      	subs	r3, #1
 80032aa:	4543      	cmp	r3, r8
 80032ac:	dcf1      	bgt.n	8003292 <_printf_float+0x40e>
 80032ae:	464b      	mov	r3, r9
 80032b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80032b4:	e6dc      	b.n	8003070 <_printf_float+0x1ec>
 80032b6:	f04f 0800 	mov.w	r8, #0
 80032ba:	f104 0a1a 	add.w	sl, r4, #26
 80032be:	e7f2      	b.n	80032a6 <_printf_float+0x422>
 80032c0:	2301      	movs	r3, #1
 80032c2:	4642      	mov	r2, r8
 80032c4:	e7df      	b.n	8003286 <_printf_float+0x402>
 80032c6:	2301      	movs	r3, #1
 80032c8:	464a      	mov	r2, r9
 80032ca:	4631      	mov	r1, r6
 80032cc:	4628      	mov	r0, r5
 80032ce:	47b8      	blx	r7
 80032d0:	3001      	adds	r0, #1
 80032d2:	f43f ae38 	beq.w	8002f46 <_printf_float+0xc2>
 80032d6:	f108 0801 	add.w	r8, r8, #1
 80032da:	68e3      	ldr	r3, [r4, #12]
 80032dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80032de:	1a5b      	subs	r3, r3, r1
 80032e0:	4543      	cmp	r3, r8
 80032e2:	dcf0      	bgt.n	80032c6 <_printf_float+0x442>
 80032e4:	e6fa      	b.n	80030dc <_printf_float+0x258>
 80032e6:	f04f 0800 	mov.w	r8, #0
 80032ea:	f104 0919 	add.w	r9, r4, #25
 80032ee:	e7f4      	b.n	80032da <_printf_float+0x456>

080032f0 <_printf_common>:
 80032f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032f4:	4616      	mov	r6, r2
 80032f6:	4699      	mov	r9, r3
 80032f8:	688a      	ldr	r2, [r1, #8]
 80032fa:	690b      	ldr	r3, [r1, #16]
 80032fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003300:	4293      	cmp	r3, r2
 8003302:	bfb8      	it	lt
 8003304:	4613      	movlt	r3, r2
 8003306:	6033      	str	r3, [r6, #0]
 8003308:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800330c:	4607      	mov	r7, r0
 800330e:	460c      	mov	r4, r1
 8003310:	b10a      	cbz	r2, 8003316 <_printf_common+0x26>
 8003312:	3301      	adds	r3, #1
 8003314:	6033      	str	r3, [r6, #0]
 8003316:	6823      	ldr	r3, [r4, #0]
 8003318:	0699      	lsls	r1, r3, #26
 800331a:	bf42      	ittt	mi
 800331c:	6833      	ldrmi	r3, [r6, #0]
 800331e:	3302      	addmi	r3, #2
 8003320:	6033      	strmi	r3, [r6, #0]
 8003322:	6825      	ldr	r5, [r4, #0]
 8003324:	f015 0506 	ands.w	r5, r5, #6
 8003328:	d106      	bne.n	8003338 <_printf_common+0x48>
 800332a:	f104 0a19 	add.w	sl, r4, #25
 800332e:	68e3      	ldr	r3, [r4, #12]
 8003330:	6832      	ldr	r2, [r6, #0]
 8003332:	1a9b      	subs	r3, r3, r2
 8003334:	42ab      	cmp	r3, r5
 8003336:	dc26      	bgt.n	8003386 <_printf_common+0x96>
 8003338:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800333c:	1e13      	subs	r3, r2, #0
 800333e:	6822      	ldr	r2, [r4, #0]
 8003340:	bf18      	it	ne
 8003342:	2301      	movne	r3, #1
 8003344:	0692      	lsls	r2, r2, #26
 8003346:	d42b      	bmi.n	80033a0 <_printf_common+0xb0>
 8003348:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800334c:	4649      	mov	r1, r9
 800334e:	4638      	mov	r0, r7
 8003350:	47c0      	blx	r8
 8003352:	3001      	adds	r0, #1
 8003354:	d01e      	beq.n	8003394 <_printf_common+0xa4>
 8003356:	6823      	ldr	r3, [r4, #0]
 8003358:	68e5      	ldr	r5, [r4, #12]
 800335a:	6832      	ldr	r2, [r6, #0]
 800335c:	f003 0306 	and.w	r3, r3, #6
 8003360:	2b04      	cmp	r3, #4
 8003362:	bf08      	it	eq
 8003364:	1aad      	subeq	r5, r5, r2
 8003366:	68a3      	ldr	r3, [r4, #8]
 8003368:	6922      	ldr	r2, [r4, #16]
 800336a:	bf0c      	ite	eq
 800336c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003370:	2500      	movne	r5, #0
 8003372:	4293      	cmp	r3, r2
 8003374:	bfc4      	itt	gt
 8003376:	1a9b      	subgt	r3, r3, r2
 8003378:	18ed      	addgt	r5, r5, r3
 800337a:	2600      	movs	r6, #0
 800337c:	341a      	adds	r4, #26
 800337e:	42b5      	cmp	r5, r6
 8003380:	d11a      	bne.n	80033b8 <_printf_common+0xc8>
 8003382:	2000      	movs	r0, #0
 8003384:	e008      	b.n	8003398 <_printf_common+0xa8>
 8003386:	2301      	movs	r3, #1
 8003388:	4652      	mov	r2, sl
 800338a:	4649      	mov	r1, r9
 800338c:	4638      	mov	r0, r7
 800338e:	47c0      	blx	r8
 8003390:	3001      	adds	r0, #1
 8003392:	d103      	bne.n	800339c <_printf_common+0xac>
 8003394:	f04f 30ff 	mov.w	r0, #4294967295
 8003398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800339c:	3501      	adds	r5, #1
 800339e:	e7c6      	b.n	800332e <_printf_common+0x3e>
 80033a0:	18e1      	adds	r1, r4, r3
 80033a2:	1c5a      	adds	r2, r3, #1
 80033a4:	2030      	movs	r0, #48	; 0x30
 80033a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80033aa:	4422      	add	r2, r4
 80033ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80033b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80033b4:	3302      	adds	r3, #2
 80033b6:	e7c7      	b.n	8003348 <_printf_common+0x58>
 80033b8:	2301      	movs	r3, #1
 80033ba:	4622      	mov	r2, r4
 80033bc:	4649      	mov	r1, r9
 80033be:	4638      	mov	r0, r7
 80033c0:	47c0      	blx	r8
 80033c2:	3001      	adds	r0, #1
 80033c4:	d0e6      	beq.n	8003394 <_printf_common+0xa4>
 80033c6:	3601      	adds	r6, #1
 80033c8:	e7d9      	b.n	800337e <_printf_common+0x8e>
	...

080033cc <_printf_i>:
 80033cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80033d0:	7e0f      	ldrb	r7, [r1, #24]
 80033d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80033d4:	2f78      	cmp	r7, #120	; 0x78
 80033d6:	4691      	mov	r9, r2
 80033d8:	4680      	mov	r8, r0
 80033da:	460c      	mov	r4, r1
 80033dc:	469a      	mov	sl, r3
 80033de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80033e2:	d807      	bhi.n	80033f4 <_printf_i+0x28>
 80033e4:	2f62      	cmp	r7, #98	; 0x62
 80033e6:	d80a      	bhi.n	80033fe <_printf_i+0x32>
 80033e8:	2f00      	cmp	r7, #0
 80033ea:	f000 80d8 	beq.w	800359e <_printf_i+0x1d2>
 80033ee:	2f58      	cmp	r7, #88	; 0x58
 80033f0:	f000 80a3 	beq.w	800353a <_printf_i+0x16e>
 80033f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80033fc:	e03a      	b.n	8003474 <_printf_i+0xa8>
 80033fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003402:	2b15      	cmp	r3, #21
 8003404:	d8f6      	bhi.n	80033f4 <_printf_i+0x28>
 8003406:	a101      	add	r1, pc, #4	; (adr r1, 800340c <_printf_i+0x40>)
 8003408:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800340c:	08003465 	.word	0x08003465
 8003410:	08003479 	.word	0x08003479
 8003414:	080033f5 	.word	0x080033f5
 8003418:	080033f5 	.word	0x080033f5
 800341c:	080033f5 	.word	0x080033f5
 8003420:	080033f5 	.word	0x080033f5
 8003424:	08003479 	.word	0x08003479
 8003428:	080033f5 	.word	0x080033f5
 800342c:	080033f5 	.word	0x080033f5
 8003430:	080033f5 	.word	0x080033f5
 8003434:	080033f5 	.word	0x080033f5
 8003438:	08003585 	.word	0x08003585
 800343c:	080034a9 	.word	0x080034a9
 8003440:	08003567 	.word	0x08003567
 8003444:	080033f5 	.word	0x080033f5
 8003448:	080033f5 	.word	0x080033f5
 800344c:	080035a7 	.word	0x080035a7
 8003450:	080033f5 	.word	0x080033f5
 8003454:	080034a9 	.word	0x080034a9
 8003458:	080033f5 	.word	0x080033f5
 800345c:	080033f5 	.word	0x080033f5
 8003460:	0800356f 	.word	0x0800356f
 8003464:	682b      	ldr	r3, [r5, #0]
 8003466:	1d1a      	adds	r2, r3, #4
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	602a      	str	r2, [r5, #0]
 800346c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003470:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003474:	2301      	movs	r3, #1
 8003476:	e0a3      	b.n	80035c0 <_printf_i+0x1f4>
 8003478:	6820      	ldr	r0, [r4, #0]
 800347a:	6829      	ldr	r1, [r5, #0]
 800347c:	0606      	lsls	r6, r0, #24
 800347e:	f101 0304 	add.w	r3, r1, #4
 8003482:	d50a      	bpl.n	800349a <_printf_i+0xce>
 8003484:	680e      	ldr	r6, [r1, #0]
 8003486:	602b      	str	r3, [r5, #0]
 8003488:	2e00      	cmp	r6, #0
 800348a:	da03      	bge.n	8003494 <_printf_i+0xc8>
 800348c:	232d      	movs	r3, #45	; 0x2d
 800348e:	4276      	negs	r6, r6
 8003490:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003494:	485e      	ldr	r0, [pc, #376]	; (8003610 <_printf_i+0x244>)
 8003496:	230a      	movs	r3, #10
 8003498:	e019      	b.n	80034ce <_printf_i+0x102>
 800349a:	680e      	ldr	r6, [r1, #0]
 800349c:	602b      	str	r3, [r5, #0]
 800349e:	f010 0f40 	tst.w	r0, #64	; 0x40
 80034a2:	bf18      	it	ne
 80034a4:	b236      	sxthne	r6, r6
 80034a6:	e7ef      	b.n	8003488 <_printf_i+0xbc>
 80034a8:	682b      	ldr	r3, [r5, #0]
 80034aa:	6820      	ldr	r0, [r4, #0]
 80034ac:	1d19      	adds	r1, r3, #4
 80034ae:	6029      	str	r1, [r5, #0]
 80034b0:	0601      	lsls	r1, r0, #24
 80034b2:	d501      	bpl.n	80034b8 <_printf_i+0xec>
 80034b4:	681e      	ldr	r6, [r3, #0]
 80034b6:	e002      	b.n	80034be <_printf_i+0xf2>
 80034b8:	0646      	lsls	r6, r0, #25
 80034ba:	d5fb      	bpl.n	80034b4 <_printf_i+0xe8>
 80034bc:	881e      	ldrh	r6, [r3, #0]
 80034be:	4854      	ldr	r0, [pc, #336]	; (8003610 <_printf_i+0x244>)
 80034c0:	2f6f      	cmp	r7, #111	; 0x6f
 80034c2:	bf0c      	ite	eq
 80034c4:	2308      	moveq	r3, #8
 80034c6:	230a      	movne	r3, #10
 80034c8:	2100      	movs	r1, #0
 80034ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80034ce:	6865      	ldr	r5, [r4, #4]
 80034d0:	60a5      	str	r5, [r4, #8]
 80034d2:	2d00      	cmp	r5, #0
 80034d4:	bfa2      	ittt	ge
 80034d6:	6821      	ldrge	r1, [r4, #0]
 80034d8:	f021 0104 	bicge.w	r1, r1, #4
 80034dc:	6021      	strge	r1, [r4, #0]
 80034de:	b90e      	cbnz	r6, 80034e4 <_printf_i+0x118>
 80034e0:	2d00      	cmp	r5, #0
 80034e2:	d04d      	beq.n	8003580 <_printf_i+0x1b4>
 80034e4:	4615      	mov	r5, r2
 80034e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80034ea:	fb03 6711 	mls	r7, r3, r1, r6
 80034ee:	5dc7      	ldrb	r7, [r0, r7]
 80034f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80034f4:	4637      	mov	r7, r6
 80034f6:	42bb      	cmp	r3, r7
 80034f8:	460e      	mov	r6, r1
 80034fa:	d9f4      	bls.n	80034e6 <_printf_i+0x11a>
 80034fc:	2b08      	cmp	r3, #8
 80034fe:	d10b      	bne.n	8003518 <_printf_i+0x14c>
 8003500:	6823      	ldr	r3, [r4, #0]
 8003502:	07de      	lsls	r6, r3, #31
 8003504:	d508      	bpl.n	8003518 <_printf_i+0x14c>
 8003506:	6923      	ldr	r3, [r4, #16]
 8003508:	6861      	ldr	r1, [r4, #4]
 800350a:	4299      	cmp	r1, r3
 800350c:	bfde      	ittt	le
 800350e:	2330      	movle	r3, #48	; 0x30
 8003510:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003514:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003518:	1b52      	subs	r2, r2, r5
 800351a:	6122      	str	r2, [r4, #16]
 800351c:	f8cd a000 	str.w	sl, [sp]
 8003520:	464b      	mov	r3, r9
 8003522:	aa03      	add	r2, sp, #12
 8003524:	4621      	mov	r1, r4
 8003526:	4640      	mov	r0, r8
 8003528:	f7ff fee2 	bl	80032f0 <_printf_common>
 800352c:	3001      	adds	r0, #1
 800352e:	d14c      	bne.n	80035ca <_printf_i+0x1fe>
 8003530:	f04f 30ff 	mov.w	r0, #4294967295
 8003534:	b004      	add	sp, #16
 8003536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800353a:	4835      	ldr	r0, [pc, #212]	; (8003610 <_printf_i+0x244>)
 800353c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003540:	6829      	ldr	r1, [r5, #0]
 8003542:	6823      	ldr	r3, [r4, #0]
 8003544:	f851 6b04 	ldr.w	r6, [r1], #4
 8003548:	6029      	str	r1, [r5, #0]
 800354a:	061d      	lsls	r5, r3, #24
 800354c:	d514      	bpl.n	8003578 <_printf_i+0x1ac>
 800354e:	07df      	lsls	r7, r3, #31
 8003550:	bf44      	itt	mi
 8003552:	f043 0320 	orrmi.w	r3, r3, #32
 8003556:	6023      	strmi	r3, [r4, #0]
 8003558:	b91e      	cbnz	r6, 8003562 <_printf_i+0x196>
 800355a:	6823      	ldr	r3, [r4, #0]
 800355c:	f023 0320 	bic.w	r3, r3, #32
 8003560:	6023      	str	r3, [r4, #0]
 8003562:	2310      	movs	r3, #16
 8003564:	e7b0      	b.n	80034c8 <_printf_i+0xfc>
 8003566:	6823      	ldr	r3, [r4, #0]
 8003568:	f043 0320 	orr.w	r3, r3, #32
 800356c:	6023      	str	r3, [r4, #0]
 800356e:	2378      	movs	r3, #120	; 0x78
 8003570:	4828      	ldr	r0, [pc, #160]	; (8003614 <_printf_i+0x248>)
 8003572:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003576:	e7e3      	b.n	8003540 <_printf_i+0x174>
 8003578:	0659      	lsls	r1, r3, #25
 800357a:	bf48      	it	mi
 800357c:	b2b6      	uxthmi	r6, r6
 800357e:	e7e6      	b.n	800354e <_printf_i+0x182>
 8003580:	4615      	mov	r5, r2
 8003582:	e7bb      	b.n	80034fc <_printf_i+0x130>
 8003584:	682b      	ldr	r3, [r5, #0]
 8003586:	6826      	ldr	r6, [r4, #0]
 8003588:	6961      	ldr	r1, [r4, #20]
 800358a:	1d18      	adds	r0, r3, #4
 800358c:	6028      	str	r0, [r5, #0]
 800358e:	0635      	lsls	r5, r6, #24
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	d501      	bpl.n	8003598 <_printf_i+0x1cc>
 8003594:	6019      	str	r1, [r3, #0]
 8003596:	e002      	b.n	800359e <_printf_i+0x1d2>
 8003598:	0670      	lsls	r0, r6, #25
 800359a:	d5fb      	bpl.n	8003594 <_printf_i+0x1c8>
 800359c:	8019      	strh	r1, [r3, #0]
 800359e:	2300      	movs	r3, #0
 80035a0:	6123      	str	r3, [r4, #16]
 80035a2:	4615      	mov	r5, r2
 80035a4:	e7ba      	b.n	800351c <_printf_i+0x150>
 80035a6:	682b      	ldr	r3, [r5, #0]
 80035a8:	1d1a      	adds	r2, r3, #4
 80035aa:	602a      	str	r2, [r5, #0]
 80035ac:	681d      	ldr	r5, [r3, #0]
 80035ae:	6862      	ldr	r2, [r4, #4]
 80035b0:	2100      	movs	r1, #0
 80035b2:	4628      	mov	r0, r5
 80035b4:	f7fc fe1c 	bl	80001f0 <memchr>
 80035b8:	b108      	cbz	r0, 80035be <_printf_i+0x1f2>
 80035ba:	1b40      	subs	r0, r0, r5
 80035bc:	6060      	str	r0, [r4, #4]
 80035be:	6863      	ldr	r3, [r4, #4]
 80035c0:	6123      	str	r3, [r4, #16]
 80035c2:	2300      	movs	r3, #0
 80035c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80035c8:	e7a8      	b.n	800351c <_printf_i+0x150>
 80035ca:	6923      	ldr	r3, [r4, #16]
 80035cc:	462a      	mov	r2, r5
 80035ce:	4649      	mov	r1, r9
 80035d0:	4640      	mov	r0, r8
 80035d2:	47d0      	blx	sl
 80035d4:	3001      	adds	r0, #1
 80035d6:	d0ab      	beq.n	8003530 <_printf_i+0x164>
 80035d8:	6823      	ldr	r3, [r4, #0]
 80035da:	079b      	lsls	r3, r3, #30
 80035dc:	d413      	bmi.n	8003606 <_printf_i+0x23a>
 80035de:	68e0      	ldr	r0, [r4, #12]
 80035e0:	9b03      	ldr	r3, [sp, #12]
 80035e2:	4298      	cmp	r0, r3
 80035e4:	bfb8      	it	lt
 80035e6:	4618      	movlt	r0, r3
 80035e8:	e7a4      	b.n	8003534 <_printf_i+0x168>
 80035ea:	2301      	movs	r3, #1
 80035ec:	4632      	mov	r2, r6
 80035ee:	4649      	mov	r1, r9
 80035f0:	4640      	mov	r0, r8
 80035f2:	47d0      	blx	sl
 80035f4:	3001      	adds	r0, #1
 80035f6:	d09b      	beq.n	8003530 <_printf_i+0x164>
 80035f8:	3501      	adds	r5, #1
 80035fa:	68e3      	ldr	r3, [r4, #12]
 80035fc:	9903      	ldr	r1, [sp, #12]
 80035fe:	1a5b      	subs	r3, r3, r1
 8003600:	42ab      	cmp	r3, r5
 8003602:	dcf2      	bgt.n	80035ea <_printf_i+0x21e>
 8003604:	e7eb      	b.n	80035de <_printf_i+0x212>
 8003606:	2500      	movs	r5, #0
 8003608:	f104 0619 	add.w	r6, r4, #25
 800360c:	e7f5      	b.n	80035fa <_printf_i+0x22e>
 800360e:	bf00      	nop
 8003610:	08007672 	.word	0x08007672
 8003614:	08007683 	.word	0x08007683

08003618 <_scanf_float>:
 8003618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800361c:	b087      	sub	sp, #28
 800361e:	4617      	mov	r7, r2
 8003620:	9303      	str	r3, [sp, #12]
 8003622:	688b      	ldr	r3, [r1, #8]
 8003624:	1e5a      	subs	r2, r3, #1
 8003626:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800362a:	bf83      	ittte	hi
 800362c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003630:	195b      	addhi	r3, r3, r5
 8003632:	9302      	strhi	r3, [sp, #8]
 8003634:	2300      	movls	r3, #0
 8003636:	bf86      	itte	hi
 8003638:	f240 135d 	movwhi	r3, #349	; 0x15d
 800363c:	608b      	strhi	r3, [r1, #8]
 800363e:	9302      	strls	r3, [sp, #8]
 8003640:	680b      	ldr	r3, [r1, #0]
 8003642:	468b      	mov	fp, r1
 8003644:	2500      	movs	r5, #0
 8003646:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800364a:	f84b 3b1c 	str.w	r3, [fp], #28
 800364e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003652:	4680      	mov	r8, r0
 8003654:	460c      	mov	r4, r1
 8003656:	465e      	mov	r6, fp
 8003658:	46aa      	mov	sl, r5
 800365a:	46a9      	mov	r9, r5
 800365c:	9501      	str	r5, [sp, #4]
 800365e:	68a2      	ldr	r2, [r4, #8]
 8003660:	b152      	cbz	r2, 8003678 <_scanf_float+0x60>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	2b4e      	cmp	r3, #78	; 0x4e
 8003668:	d864      	bhi.n	8003734 <_scanf_float+0x11c>
 800366a:	2b40      	cmp	r3, #64	; 0x40
 800366c:	d83c      	bhi.n	80036e8 <_scanf_float+0xd0>
 800366e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8003672:	b2c8      	uxtb	r0, r1
 8003674:	280e      	cmp	r0, #14
 8003676:	d93a      	bls.n	80036ee <_scanf_float+0xd6>
 8003678:	f1b9 0f00 	cmp.w	r9, #0
 800367c:	d003      	beq.n	8003686 <_scanf_float+0x6e>
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003684:	6023      	str	r3, [r4, #0]
 8003686:	f10a 3aff 	add.w	sl, sl, #4294967295
 800368a:	f1ba 0f01 	cmp.w	sl, #1
 800368e:	f200 8113 	bhi.w	80038b8 <_scanf_float+0x2a0>
 8003692:	455e      	cmp	r6, fp
 8003694:	f200 8105 	bhi.w	80038a2 <_scanf_float+0x28a>
 8003698:	2501      	movs	r5, #1
 800369a:	4628      	mov	r0, r5
 800369c:	b007      	add	sp, #28
 800369e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036a2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80036a6:	2a0d      	cmp	r2, #13
 80036a8:	d8e6      	bhi.n	8003678 <_scanf_float+0x60>
 80036aa:	a101      	add	r1, pc, #4	; (adr r1, 80036b0 <_scanf_float+0x98>)
 80036ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80036b0:	080037ef 	.word	0x080037ef
 80036b4:	08003679 	.word	0x08003679
 80036b8:	08003679 	.word	0x08003679
 80036bc:	08003679 	.word	0x08003679
 80036c0:	0800384f 	.word	0x0800384f
 80036c4:	08003827 	.word	0x08003827
 80036c8:	08003679 	.word	0x08003679
 80036cc:	08003679 	.word	0x08003679
 80036d0:	080037fd 	.word	0x080037fd
 80036d4:	08003679 	.word	0x08003679
 80036d8:	08003679 	.word	0x08003679
 80036dc:	08003679 	.word	0x08003679
 80036e0:	08003679 	.word	0x08003679
 80036e4:	080037b5 	.word	0x080037b5
 80036e8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80036ec:	e7db      	b.n	80036a6 <_scanf_float+0x8e>
 80036ee:	290e      	cmp	r1, #14
 80036f0:	d8c2      	bhi.n	8003678 <_scanf_float+0x60>
 80036f2:	a001      	add	r0, pc, #4	; (adr r0, 80036f8 <_scanf_float+0xe0>)
 80036f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80036f8:	080037a7 	.word	0x080037a7
 80036fc:	08003679 	.word	0x08003679
 8003700:	080037a7 	.word	0x080037a7
 8003704:	0800383b 	.word	0x0800383b
 8003708:	08003679 	.word	0x08003679
 800370c:	08003755 	.word	0x08003755
 8003710:	08003791 	.word	0x08003791
 8003714:	08003791 	.word	0x08003791
 8003718:	08003791 	.word	0x08003791
 800371c:	08003791 	.word	0x08003791
 8003720:	08003791 	.word	0x08003791
 8003724:	08003791 	.word	0x08003791
 8003728:	08003791 	.word	0x08003791
 800372c:	08003791 	.word	0x08003791
 8003730:	08003791 	.word	0x08003791
 8003734:	2b6e      	cmp	r3, #110	; 0x6e
 8003736:	d809      	bhi.n	800374c <_scanf_float+0x134>
 8003738:	2b60      	cmp	r3, #96	; 0x60
 800373a:	d8b2      	bhi.n	80036a2 <_scanf_float+0x8a>
 800373c:	2b54      	cmp	r3, #84	; 0x54
 800373e:	d077      	beq.n	8003830 <_scanf_float+0x218>
 8003740:	2b59      	cmp	r3, #89	; 0x59
 8003742:	d199      	bne.n	8003678 <_scanf_float+0x60>
 8003744:	2d07      	cmp	r5, #7
 8003746:	d197      	bne.n	8003678 <_scanf_float+0x60>
 8003748:	2508      	movs	r5, #8
 800374a:	e029      	b.n	80037a0 <_scanf_float+0x188>
 800374c:	2b74      	cmp	r3, #116	; 0x74
 800374e:	d06f      	beq.n	8003830 <_scanf_float+0x218>
 8003750:	2b79      	cmp	r3, #121	; 0x79
 8003752:	e7f6      	b.n	8003742 <_scanf_float+0x12a>
 8003754:	6821      	ldr	r1, [r4, #0]
 8003756:	05c8      	lsls	r0, r1, #23
 8003758:	d51a      	bpl.n	8003790 <_scanf_float+0x178>
 800375a:	9b02      	ldr	r3, [sp, #8]
 800375c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8003760:	6021      	str	r1, [r4, #0]
 8003762:	f109 0901 	add.w	r9, r9, #1
 8003766:	b11b      	cbz	r3, 8003770 <_scanf_float+0x158>
 8003768:	3b01      	subs	r3, #1
 800376a:	3201      	adds	r2, #1
 800376c:	9302      	str	r3, [sp, #8]
 800376e:	60a2      	str	r2, [r4, #8]
 8003770:	68a3      	ldr	r3, [r4, #8]
 8003772:	3b01      	subs	r3, #1
 8003774:	60a3      	str	r3, [r4, #8]
 8003776:	6923      	ldr	r3, [r4, #16]
 8003778:	3301      	adds	r3, #1
 800377a:	6123      	str	r3, [r4, #16]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	3b01      	subs	r3, #1
 8003780:	2b00      	cmp	r3, #0
 8003782:	607b      	str	r3, [r7, #4]
 8003784:	f340 8084 	ble.w	8003890 <_scanf_float+0x278>
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	3301      	adds	r3, #1
 800378c:	603b      	str	r3, [r7, #0]
 800378e:	e766      	b.n	800365e <_scanf_float+0x46>
 8003790:	eb1a 0f05 	cmn.w	sl, r5
 8003794:	f47f af70 	bne.w	8003678 <_scanf_float+0x60>
 8003798:	6822      	ldr	r2, [r4, #0]
 800379a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800379e:	6022      	str	r2, [r4, #0]
 80037a0:	f806 3b01 	strb.w	r3, [r6], #1
 80037a4:	e7e4      	b.n	8003770 <_scanf_float+0x158>
 80037a6:	6822      	ldr	r2, [r4, #0]
 80037a8:	0610      	lsls	r0, r2, #24
 80037aa:	f57f af65 	bpl.w	8003678 <_scanf_float+0x60>
 80037ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037b2:	e7f4      	b.n	800379e <_scanf_float+0x186>
 80037b4:	f1ba 0f00 	cmp.w	sl, #0
 80037b8:	d10e      	bne.n	80037d8 <_scanf_float+0x1c0>
 80037ba:	f1b9 0f00 	cmp.w	r9, #0
 80037be:	d10e      	bne.n	80037de <_scanf_float+0x1c6>
 80037c0:	6822      	ldr	r2, [r4, #0]
 80037c2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80037c6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80037ca:	d108      	bne.n	80037de <_scanf_float+0x1c6>
 80037cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80037d0:	6022      	str	r2, [r4, #0]
 80037d2:	f04f 0a01 	mov.w	sl, #1
 80037d6:	e7e3      	b.n	80037a0 <_scanf_float+0x188>
 80037d8:	f1ba 0f02 	cmp.w	sl, #2
 80037dc:	d055      	beq.n	800388a <_scanf_float+0x272>
 80037de:	2d01      	cmp	r5, #1
 80037e0:	d002      	beq.n	80037e8 <_scanf_float+0x1d0>
 80037e2:	2d04      	cmp	r5, #4
 80037e4:	f47f af48 	bne.w	8003678 <_scanf_float+0x60>
 80037e8:	3501      	adds	r5, #1
 80037ea:	b2ed      	uxtb	r5, r5
 80037ec:	e7d8      	b.n	80037a0 <_scanf_float+0x188>
 80037ee:	f1ba 0f01 	cmp.w	sl, #1
 80037f2:	f47f af41 	bne.w	8003678 <_scanf_float+0x60>
 80037f6:	f04f 0a02 	mov.w	sl, #2
 80037fa:	e7d1      	b.n	80037a0 <_scanf_float+0x188>
 80037fc:	b97d      	cbnz	r5, 800381e <_scanf_float+0x206>
 80037fe:	f1b9 0f00 	cmp.w	r9, #0
 8003802:	f47f af3c 	bne.w	800367e <_scanf_float+0x66>
 8003806:	6822      	ldr	r2, [r4, #0]
 8003808:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800380c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003810:	f47f af39 	bne.w	8003686 <_scanf_float+0x6e>
 8003814:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003818:	6022      	str	r2, [r4, #0]
 800381a:	2501      	movs	r5, #1
 800381c:	e7c0      	b.n	80037a0 <_scanf_float+0x188>
 800381e:	2d03      	cmp	r5, #3
 8003820:	d0e2      	beq.n	80037e8 <_scanf_float+0x1d0>
 8003822:	2d05      	cmp	r5, #5
 8003824:	e7de      	b.n	80037e4 <_scanf_float+0x1cc>
 8003826:	2d02      	cmp	r5, #2
 8003828:	f47f af26 	bne.w	8003678 <_scanf_float+0x60>
 800382c:	2503      	movs	r5, #3
 800382e:	e7b7      	b.n	80037a0 <_scanf_float+0x188>
 8003830:	2d06      	cmp	r5, #6
 8003832:	f47f af21 	bne.w	8003678 <_scanf_float+0x60>
 8003836:	2507      	movs	r5, #7
 8003838:	e7b2      	b.n	80037a0 <_scanf_float+0x188>
 800383a:	6822      	ldr	r2, [r4, #0]
 800383c:	0591      	lsls	r1, r2, #22
 800383e:	f57f af1b 	bpl.w	8003678 <_scanf_float+0x60>
 8003842:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8003846:	6022      	str	r2, [r4, #0]
 8003848:	f8cd 9004 	str.w	r9, [sp, #4]
 800384c:	e7a8      	b.n	80037a0 <_scanf_float+0x188>
 800384e:	6822      	ldr	r2, [r4, #0]
 8003850:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8003854:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8003858:	d006      	beq.n	8003868 <_scanf_float+0x250>
 800385a:	0550      	lsls	r0, r2, #21
 800385c:	f57f af0c 	bpl.w	8003678 <_scanf_float+0x60>
 8003860:	f1b9 0f00 	cmp.w	r9, #0
 8003864:	f43f af0f 	beq.w	8003686 <_scanf_float+0x6e>
 8003868:	0591      	lsls	r1, r2, #22
 800386a:	bf58      	it	pl
 800386c:	9901      	ldrpl	r1, [sp, #4]
 800386e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003872:	bf58      	it	pl
 8003874:	eba9 0101 	subpl.w	r1, r9, r1
 8003878:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800387c:	bf58      	it	pl
 800387e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8003882:	6022      	str	r2, [r4, #0]
 8003884:	f04f 0900 	mov.w	r9, #0
 8003888:	e78a      	b.n	80037a0 <_scanf_float+0x188>
 800388a:	f04f 0a03 	mov.w	sl, #3
 800388e:	e787      	b.n	80037a0 <_scanf_float+0x188>
 8003890:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003894:	4639      	mov	r1, r7
 8003896:	4640      	mov	r0, r8
 8003898:	4798      	blx	r3
 800389a:	2800      	cmp	r0, #0
 800389c:	f43f aedf 	beq.w	800365e <_scanf_float+0x46>
 80038a0:	e6ea      	b.n	8003678 <_scanf_float+0x60>
 80038a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80038a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80038aa:	463a      	mov	r2, r7
 80038ac:	4640      	mov	r0, r8
 80038ae:	4798      	blx	r3
 80038b0:	6923      	ldr	r3, [r4, #16]
 80038b2:	3b01      	subs	r3, #1
 80038b4:	6123      	str	r3, [r4, #16]
 80038b6:	e6ec      	b.n	8003692 <_scanf_float+0x7a>
 80038b8:	1e6b      	subs	r3, r5, #1
 80038ba:	2b06      	cmp	r3, #6
 80038bc:	d825      	bhi.n	800390a <_scanf_float+0x2f2>
 80038be:	2d02      	cmp	r5, #2
 80038c0:	d836      	bhi.n	8003930 <_scanf_float+0x318>
 80038c2:	455e      	cmp	r6, fp
 80038c4:	f67f aee8 	bls.w	8003698 <_scanf_float+0x80>
 80038c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80038cc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80038d0:	463a      	mov	r2, r7
 80038d2:	4640      	mov	r0, r8
 80038d4:	4798      	blx	r3
 80038d6:	6923      	ldr	r3, [r4, #16]
 80038d8:	3b01      	subs	r3, #1
 80038da:	6123      	str	r3, [r4, #16]
 80038dc:	e7f1      	b.n	80038c2 <_scanf_float+0x2aa>
 80038de:	9802      	ldr	r0, [sp, #8]
 80038e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80038e4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80038e8:	9002      	str	r0, [sp, #8]
 80038ea:	463a      	mov	r2, r7
 80038ec:	4640      	mov	r0, r8
 80038ee:	4798      	blx	r3
 80038f0:	6923      	ldr	r3, [r4, #16]
 80038f2:	3b01      	subs	r3, #1
 80038f4:	6123      	str	r3, [r4, #16]
 80038f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80038fa:	fa5f fa8a 	uxtb.w	sl, sl
 80038fe:	f1ba 0f02 	cmp.w	sl, #2
 8003902:	d1ec      	bne.n	80038de <_scanf_float+0x2c6>
 8003904:	3d03      	subs	r5, #3
 8003906:	b2ed      	uxtb	r5, r5
 8003908:	1b76      	subs	r6, r6, r5
 800390a:	6823      	ldr	r3, [r4, #0]
 800390c:	05da      	lsls	r2, r3, #23
 800390e:	d52f      	bpl.n	8003970 <_scanf_float+0x358>
 8003910:	055b      	lsls	r3, r3, #21
 8003912:	d510      	bpl.n	8003936 <_scanf_float+0x31e>
 8003914:	455e      	cmp	r6, fp
 8003916:	f67f aebf 	bls.w	8003698 <_scanf_float+0x80>
 800391a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800391e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003922:	463a      	mov	r2, r7
 8003924:	4640      	mov	r0, r8
 8003926:	4798      	blx	r3
 8003928:	6923      	ldr	r3, [r4, #16]
 800392a:	3b01      	subs	r3, #1
 800392c:	6123      	str	r3, [r4, #16]
 800392e:	e7f1      	b.n	8003914 <_scanf_float+0x2fc>
 8003930:	46aa      	mov	sl, r5
 8003932:	9602      	str	r6, [sp, #8]
 8003934:	e7df      	b.n	80038f6 <_scanf_float+0x2de>
 8003936:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800393a:	6923      	ldr	r3, [r4, #16]
 800393c:	2965      	cmp	r1, #101	; 0x65
 800393e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003942:	f106 35ff 	add.w	r5, r6, #4294967295
 8003946:	6123      	str	r3, [r4, #16]
 8003948:	d00c      	beq.n	8003964 <_scanf_float+0x34c>
 800394a:	2945      	cmp	r1, #69	; 0x45
 800394c:	d00a      	beq.n	8003964 <_scanf_float+0x34c>
 800394e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003952:	463a      	mov	r2, r7
 8003954:	4640      	mov	r0, r8
 8003956:	4798      	blx	r3
 8003958:	6923      	ldr	r3, [r4, #16]
 800395a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800395e:	3b01      	subs	r3, #1
 8003960:	1eb5      	subs	r5, r6, #2
 8003962:	6123      	str	r3, [r4, #16]
 8003964:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003968:	463a      	mov	r2, r7
 800396a:	4640      	mov	r0, r8
 800396c:	4798      	blx	r3
 800396e:	462e      	mov	r6, r5
 8003970:	6825      	ldr	r5, [r4, #0]
 8003972:	f015 0510 	ands.w	r5, r5, #16
 8003976:	d159      	bne.n	8003a2c <_scanf_float+0x414>
 8003978:	7035      	strb	r5, [r6, #0]
 800397a:	6823      	ldr	r3, [r4, #0]
 800397c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003980:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003984:	d11b      	bne.n	80039be <_scanf_float+0x3a6>
 8003986:	9b01      	ldr	r3, [sp, #4]
 8003988:	454b      	cmp	r3, r9
 800398a:	eba3 0209 	sub.w	r2, r3, r9
 800398e:	d123      	bne.n	80039d8 <_scanf_float+0x3c0>
 8003990:	2200      	movs	r2, #0
 8003992:	4659      	mov	r1, fp
 8003994:	4640      	mov	r0, r8
 8003996:	f000 fe99 	bl	80046cc <_strtod_r>
 800399a:	6822      	ldr	r2, [r4, #0]
 800399c:	9b03      	ldr	r3, [sp, #12]
 800399e:	f012 0f02 	tst.w	r2, #2
 80039a2:	ec57 6b10 	vmov	r6, r7, d0
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	d021      	beq.n	80039ee <_scanf_float+0x3d6>
 80039aa:	9903      	ldr	r1, [sp, #12]
 80039ac:	1d1a      	adds	r2, r3, #4
 80039ae:	600a      	str	r2, [r1, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	e9c3 6700 	strd	r6, r7, [r3]
 80039b6:	68e3      	ldr	r3, [r4, #12]
 80039b8:	3301      	adds	r3, #1
 80039ba:	60e3      	str	r3, [r4, #12]
 80039bc:	e66d      	b.n	800369a <_scanf_float+0x82>
 80039be:	9b04      	ldr	r3, [sp, #16]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d0e5      	beq.n	8003990 <_scanf_float+0x378>
 80039c4:	9905      	ldr	r1, [sp, #20]
 80039c6:	230a      	movs	r3, #10
 80039c8:	462a      	mov	r2, r5
 80039ca:	3101      	adds	r1, #1
 80039cc:	4640      	mov	r0, r8
 80039ce:	f000 ff05 	bl	80047dc <_strtol_r>
 80039d2:	9b04      	ldr	r3, [sp, #16]
 80039d4:	9e05      	ldr	r6, [sp, #20]
 80039d6:	1ac2      	subs	r2, r0, r3
 80039d8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80039dc:	429e      	cmp	r6, r3
 80039de:	bf28      	it	cs
 80039e0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80039e4:	4912      	ldr	r1, [pc, #72]	; (8003a30 <_scanf_float+0x418>)
 80039e6:	4630      	mov	r0, r6
 80039e8:	f000 f82c 	bl	8003a44 <siprintf>
 80039ec:	e7d0      	b.n	8003990 <_scanf_float+0x378>
 80039ee:	9903      	ldr	r1, [sp, #12]
 80039f0:	f012 0f04 	tst.w	r2, #4
 80039f4:	f103 0204 	add.w	r2, r3, #4
 80039f8:	600a      	str	r2, [r1, #0]
 80039fa:	d1d9      	bne.n	80039b0 <_scanf_float+0x398>
 80039fc:	f8d3 8000 	ldr.w	r8, [r3]
 8003a00:	ee10 2a10 	vmov	r2, s0
 8003a04:	ee10 0a10 	vmov	r0, s0
 8003a08:	463b      	mov	r3, r7
 8003a0a:	4639      	mov	r1, r7
 8003a0c:	f7fd f896 	bl	8000b3c <__aeabi_dcmpun>
 8003a10:	b128      	cbz	r0, 8003a1e <_scanf_float+0x406>
 8003a12:	4808      	ldr	r0, [pc, #32]	; (8003a34 <_scanf_float+0x41c>)
 8003a14:	f000 f810 	bl	8003a38 <nanf>
 8003a18:	ed88 0a00 	vstr	s0, [r8]
 8003a1c:	e7cb      	b.n	80039b6 <_scanf_float+0x39e>
 8003a1e:	4630      	mov	r0, r6
 8003a20:	4639      	mov	r1, r7
 8003a22:	f7fd f8e9 	bl	8000bf8 <__aeabi_d2f>
 8003a26:	f8c8 0000 	str.w	r0, [r8]
 8003a2a:	e7c4      	b.n	80039b6 <_scanf_float+0x39e>
 8003a2c:	2500      	movs	r5, #0
 8003a2e:	e634      	b.n	800369a <_scanf_float+0x82>
 8003a30:	08007694 	.word	0x08007694
 8003a34:	08007aa0 	.word	0x08007aa0

08003a38 <nanf>:
 8003a38:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8003a40 <nanf+0x8>
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	7fc00000 	.word	0x7fc00000

08003a44 <siprintf>:
 8003a44:	b40e      	push	{r1, r2, r3}
 8003a46:	b500      	push	{lr}
 8003a48:	b09c      	sub	sp, #112	; 0x70
 8003a4a:	ab1d      	add	r3, sp, #116	; 0x74
 8003a4c:	9002      	str	r0, [sp, #8]
 8003a4e:	9006      	str	r0, [sp, #24]
 8003a50:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003a54:	4809      	ldr	r0, [pc, #36]	; (8003a7c <siprintf+0x38>)
 8003a56:	9107      	str	r1, [sp, #28]
 8003a58:	9104      	str	r1, [sp, #16]
 8003a5a:	4909      	ldr	r1, [pc, #36]	; (8003a80 <siprintf+0x3c>)
 8003a5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a60:	9105      	str	r1, [sp, #20]
 8003a62:	6800      	ldr	r0, [r0, #0]
 8003a64:	9301      	str	r3, [sp, #4]
 8003a66:	a902      	add	r1, sp, #8
 8003a68:	f002 fee4 	bl	8006834 <_svfiprintf_r>
 8003a6c:	9b02      	ldr	r3, [sp, #8]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	701a      	strb	r2, [r3, #0]
 8003a72:	b01c      	add	sp, #112	; 0x70
 8003a74:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a78:	b003      	add	sp, #12
 8003a7a:	4770      	bx	lr
 8003a7c:	20000000 	.word	0x20000000
 8003a80:	ffff0208 	.word	0xffff0208

08003a84 <sulp>:
 8003a84:	b570      	push	{r4, r5, r6, lr}
 8003a86:	4604      	mov	r4, r0
 8003a88:	460d      	mov	r5, r1
 8003a8a:	ec45 4b10 	vmov	d0, r4, r5
 8003a8e:	4616      	mov	r6, r2
 8003a90:	f002 fc2e 	bl	80062f0 <__ulp>
 8003a94:	ec51 0b10 	vmov	r0, r1, d0
 8003a98:	b17e      	cbz	r6, 8003aba <sulp+0x36>
 8003a9a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8003a9e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	dd09      	ble.n	8003aba <sulp+0x36>
 8003aa6:	051b      	lsls	r3, r3, #20
 8003aa8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8003aac:	2400      	movs	r4, #0
 8003aae:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8003ab2:	4622      	mov	r2, r4
 8003ab4:	462b      	mov	r3, r5
 8003ab6:	f7fc fda7 	bl	8000608 <__aeabi_dmul>
 8003aba:	bd70      	pop	{r4, r5, r6, pc}
 8003abc:	0000      	movs	r0, r0
	...

08003ac0 <_strtod_l>:
 8003ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ac4:	ed2d 8b02 	vpush	{d8}
 8003ac8:	b09d      	sub	sp, #116	; 0x74
 8003aca:	461f      	mov	r7, r3
 8003acc:	2300      	movs	r3, #0
 8003ace:	9318      	str	r3, [sp, #96]	; 0x60
 8003ad0:	4ba2      	ldr	r3, [pc, #648]	; (8003d5c <_strtod_l+0x29c>)
 8003ad2:	9213      	str	r2, [sp, #76]	; 0x4c
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	9305      	str	r3, [sp, #20]
 8003ad8:	4604      	mov	r4, r0
 8003ada:	4618      	mov	r0, r3
 8003adc:	4688      	mov	r8, r1
 8003ade:	f7fc fb7f 	bl	80001e0 <strlen>
 8003ae2:	f04f 0a00 	mov.w	sl, #0
 8003ae6:	4605      	mov	r5, r0
 8003ae8:	f04f 0b00 	mov.w	fp, #0
 8003aec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8003af0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003af2:	781a      	ldrb	r2, [r3, #0]
 8003af4:	2a2b      	cmp	r2, #43	; 0x2b
 8003af6:	d04e      	beq.n	8003b96 <_strtod_l+0xd6>
 8003af8:	d83b      	bhi.n	8003b72 <_strtod_l+0xb2>
 8003afa:	2a0d      	cmp	r2, #13
 8003afc:	d834      	bhi.n	8003b68 <_strtod_l+0xa8>
 8003afe:	2a08      	cmp	r2, #8
 8003b00:	d834      	bhi.n	8003b6c <_strtod_l+0xac>
 8003b02:	2a00      	cmp	r2, #0
 8003b04:	d03e      	beq.n	8003b84 <_strtod_l+0xc4>
 8003b06:	2300      	movs	r3, #0
 8003b08:	930a      	str	r3, [sp, #40]	; 0x28
 8003b0a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8003b0c:	7833      	ldrb	r3, [r6, #0]
 8003b0e:	2b30      	cmp	r3, #48	; 0x30
 8003b10:	f040 80b0 	bne.w	8003c74 <_strtod_l+0x1b4>
 8003b14:	7873      	ldrb	r3, [r6, #1]
 8003b16:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003b1a:	2b58      	cmp	r3, #88	; 0x58
 8003b1c:	d168      	bne.n	8003bf0 <_strtod_l+0x130>
 8003b1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003b20:	9301      	str	r3, [sp, #4]
 8003b22:	ab18      	add	r3, sp, #96	; 0x60
 8003b24:	9702      	str	r7, [sp, #8]
 8003b26:	9300      	str	r3, [sp, #0]
 8003b28:	4a8d      	ldr	r2, [pc, #564]	; (8003d60 <_strtod_l+0x2a0>)
 8003b2a:	ab19      	add	r3, sp, #100	; 0x64
 8003b2c:	a917      	add	r1, sp, #92	; 0x5c
 8003b2e:	4620      	mov	r0, r4
 8003b30:	f001 fd38 	bl	80055a4 <__gethex>
 8003b34:	f010 0707 	ands.w	r7, r0, #7
 8003b38:	4605      	mov	r5, r0
 8003b3a:	d005      	beq.n	8003b48 <_strtod_l+0x88>
 8003b3c:	2f06      	cmp	r7, #6
 8003b3e:	d12c      	bne.n	8003b9a <_strtod_l+0xda>
 8003b40:	3601      	adds	r6, #1
 8003b42:	2300      	movs	r3, #0
 8003b44:	9617      	str	r6, [sp, #92]	; 0x5c
 8003b46:	930a      	str	r3, [sp, #40]	; 0x28
 8003b48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	f040 8590 	bne.w	8004670 <_strtod_l+0xbb0>
 8003b50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003b52:	b1eb      	cbz	r3, 8003b90 <_strtod_l+0xd0>
 8003b54:	4652      	mov	r2, sl
 8003b56:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8003b5a:	ec43 2b10 	vmov	d0, r2, r3
 8003b5e:	b01d      	add	sp, #116	; 0x74
 8003b60:	ecbd 8b02 	vpop	{d8}
 8003b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b68:	2a20      	cmp	r2, #32
 8003b6a:	d1cc      	bne.n	8003b06 <_strtod_l+0x46>
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	9317      	str	r3, [sp, #92]	; 0x5c
 8003b70:	e7be      	b.n	8003af0 <_strtod_l+0x30>
 8003b72:	2a2d      	cmp	r2, #45	; 0x2d
 8003b74:	d1c7      	bne.n	8003b06 <_strtod_l+0x46>
 8003b76:	2201      	movs	r2, #1
 8003b78:	920a      	str	r2, [sp, #40]	; 0x28
 8003b7a:	1c5a      	adds	r2, r3, #1
 8003b7c:	9217      	str	r2, [sp, #92]	; 0x5c
 8003b7e:	785b      	ldrb	r3, [r3, #1]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1c2      	bne.n	8003b0a <_strtod_l+0x4a>
 8003b84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003b86:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f040 856e 	bne.w	800466c <_strtod_l+0xbac>
 8003b90:	4652      	mov	r2, sl
 8003b92:	465b      	mov	r3, fp
 8003b94:	e7e1      	b.n	8003b5a <_strtod_l+0x9a>
 8003b96:	2200      	movs	r2, #0
 8003b98:	e7ee      	b.n	8003b78 <_strtod_l+0xb8>
 8003b9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8003b9c:	b13a      	cbz	r2, 8003bae <_strtod_l+0xee>
 8003b9e:	2135      	movs	r1, #53	; 0x35
 8003ba0:	a81a      	add	r0, sp, #104	; 0x68
 8003ba2:	f002 fcb0 	bl	8006506 <__copybits>
 8003ba6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8003ba8:	4620      	mov	r0, r4
 8003baa:	f002 f86f 	bl	8005c8c <_Bfree>
 8003bae:	3f01      	subs	r7, #1
 8003bb0:	2f04      	cmp	r7, #4
 8003bb2:	d806      	bhi.n	8003bc2 <_strtod_l+0x102>
 8003bb4:	e8df f007 	tbb	[pc, r7]
 8003bb8:	1714030a 	.word	0x1714030a
 8003bbc:	0a          	.byte	0x0a
 8003bbd:	00          	.byte	0x00
 8003bbe:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8003bc2:	0728      	lsls	r0, r5, #28
 8003bc4:	d5c0      	bpl.n	8003b48 <_strtod_l+0x88>
 8003bc6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8003bca:	e7bd      	b.n	8003b48 <_strtod_l+0x88>
 8003bcc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8003bd0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003bd2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003bd6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8003bda:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8003bde:	e7f0      	b.n	8003bc2 <_strtod_l+0x102>
 8003be0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8003d64 <_strtod_l+0x2a4>
 8003be4:	e7ed      	b.n	8003bc2 <_strtod_l+0x102>
 8003be6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8003bea:	f04f 3aff 	mov.w	sl, #4294967295
 8003bee:	e7e8      	b.n	8003bc2 <_strtod_l+0x102>
 8003bf0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003bf2:	1c5a      	adds	r2, r3, #1
 8003bf4:	9217      	str	r2, [sp, #92]	; 0x5c
 8003bf6:	785b      	ldrb	r3, [r3, #1]
 8003bf8:	2b30      	cmp	r3, #48	; 0x30
 8003bfa:	d0f9      	beq.n	8003bf0 <_strtod_l+0x130>
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d0a3      	beq.n	8003b48 <_strtod_l+0x88>
 8003c00:	2301      	movs	r3, #1
 8003c02:	f04f 0900 	mov.w	r9, #0
 8003c06:	9304      	str	r3, [sp, #16]
 8003c08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003c0a:	9308      	str	r3, [sp, #32]
 8003c0c:	f8cd 901c 	str.w	r9, [sp, #28]
 8003c10:	464f      	mov	r7, r9
 8003c12:	220a      	movs	r2, #10
 8003c14:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8003c16:	7806      	ldrb	r6, [r0, #0]
 8003c18:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8003c1c:	b2d9      	uxtb	r1, r3
 8003c1e:	2909      	cmp	r1, #9
 8003c20:	d92a      	bls.n	8003c78 <_strtod_l+0x1b8>
 8003c22:	9905      	ldr	r1, [sp, #20]
 8003c24:	462a      	mov	r2, r5
 8003c26:	f002 ff1f 	bl	8006a68 <strncmp>
 8003c2a:	b398      	cbz	r0, 8003c94 <_strtod_l+0x1d4>
 8003c2c:	2000      	movs	r0, #0
 8003c2e:	4632      	mov	r2, r6
 8003c30:	463d      	mov	r5, r7
 8003c32:	9005      	str	r0, [sp, #20]
 8003c34:	4603      	mov	r3, r0
 8003c36:	2a65      	cmp	r2, #101	; 0x65
 8003c38:	d001      	beq.n	8003c3e <_strtod_l+0x17e>
 8003c3a:	2a45      	cmp	r2, #69	; 0x45
 8003c3c:	d118      	bne.n	8003c70 <_strtod_l+0x1b0>
 8003c3e:	b91d      	cbnz	r5, 8003c48 <_strtod_l+0x188>
 8003c40:	9a04      	ldr	r2, [sp, #16]
 8003c42:	4302      	orrs	r2, r0
 8003c44:	d09e      	beq.n	8003b84 <_strtod_l+0xc4>
 8003c46:	2500      	movs	r5, #0
 8003c48:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8003c4c:	f108 0201 	add.w	r2, r8, #1
 8003c50:	9217      	str	r2, [sp, #92]	; 0x5c
 8003c52:	f898 2001 	ldrb.w	r2, [r8, #1]
 8003c56:	2a2b      	cmp	r2, #43	; 0x2b
 8003c58:	d075      	beq.n	8003d46 <_strtod_l+0x286>
 8003c5a:	2a2d      	cmp	r2, #45	; 0x2d
 8003c5c:	d07b      	beq.n	8003d56 <_strtod_l+0x296>
 8003c5e:	f04f 0c00 	mov.w	ip, #0
 8003c62:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8003c66:	2909      	cmp	r1, #9
 8003c68:	f240 8082 	bls.w	8003d70 <_strtod_l+0x2b0>
 8003c6c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8003c70:	2600      	movs	r6, #0
 8003c72:	e09d      	b.n	8003db0 <_strtod_l+0x2f0>
 8003c74:	2300      	movs	r3, #0
 8003c76:	e7c4      	b.n	8003c02 <_strtod_l+0x142>
 8003c78:	2f08      	cmp	r7, #8
 8003c7a:	bfd8      	it	le
 8003c7c:	9907      	ldrle	r1, [sp, #28]
 8003c7e:	f100 0001 	add.w	r0, r0, #1
 8003c82:	bfda      	itte	le
 8003c84:	fb02 3301 	mlale	r3, r2, r1, r3
 8003c88:	9307      	strle	r3, [sp, #28]
 8003c8a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8003c8e:	3701      	adds	r7, #1
 8003c90:	9017      	str	r0, [sp, #92]	; 0x5c
 8003c92:	e7bf      	b.n	8003c14 <_strtod_l+0x154>
 8003c94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003c96:	195a      	adds	r2, r3, r5
 8003c98:	9217      	str	r2, [sp, #92]	; 0x5c
 8003c9a:	5d5a      	ldrb	r2, [r3, r5]
 8003c9c:	2f00      	cmp	r7, #0
 8003c9e:	d037      	beq.n	8003d10 <_strtod_l+0x250>
 8003ca0:	9005      	str	r0, [sp, #20]
 8003ca2:	463d      	mov	r5, r7
 8003ca4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8003ca8:	2b09      	cmp	r3, #9
 8003caa:	d912      	bls.n	8003cd2 <_strtod_l+0x212>
 8003cac:	2301      	movs	r3, #1
 8003cae:	e7c2      	b.n	8003c36 <_strtod_l+0x176>
 8003cb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003cb2:	1c5a      	adds	r2, r3, #1
 8003cb4:	9217      	str	r2, [sp, #92]	; 0x5c
 8003cb6:	785a      	ldrb	r2, [r3, #1]
 8003cb8:	3001      	adds	r0, #1
 8003cba:	2a30      	cmp	r2, #48	; 0x30
 8003cbc:	d0f8      	beq.n	8003cb0 <_strtod_l+0x1f0>
 8003cbe:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8003cc2:	2b08      	cmp	r3, #8
 8003cc4:	f200 84d9 	bhi.w	800467a <_strtod_l+0xbba>
 8003cc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003cca:	9005      	str	r0, [sp, #20]
 8003ccc:	2000      	movs	r0, #0
 8003cce:	9308      	str	r3, [sp, #32]
 8003cd0:	4605      	mov	r5, r0
 8003cd2:	3a30      	subs	r2, #48	; 0x30
 8003cd4:	f100 0301 	add.w	r3, r0, #1
 8003cd8:	d014      	beq.n	8003d04 <_strtod_l+0x244>
 8003cda:	9905      	ldr	r1, [sp, #20]
 8003cdc:	4419      	add	r1, r3
 8003cde:	9105      	str	r1, [sp, #20]
 8003ce0:	462b      	mov	r3, r5
 8003ce2:	eb00 0e05 	add.w	lr, r0, r5
 8003ce6:	210a      	movs	r1, #10
 8003ce8:	4573      	cmp	r3, lr
 8003cea:	d113      	bne.n	8003d14 <_strtod_l+0x254>
 8003cec:	182b      	adds	r3, r5, r0
 8003cee:	2b08      	cmp	r3, #8
 8003cf0:	f105 0501 	add.w	r5, r5, #1
 8003cf4:	4405      	add	r5, r0
 8003cf6:	dc1c      	bgt.n	8003d32 <_strtod_l+0x272>
 8003cf8:	9907      	ldr	r1, [sp, #28]
 8003cfa:	230a      	movs	r3, #10
 8003cfc:	fb03 2301 	mla	r3, r3, r1, r2
 8003d00:	9307      	str	r3, [sp, #28]
 8003d02:	2300      	movs	r3, #0
 8003d04:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003d06:	1c51      	adds	r1, r2, #1
 8003d08:	9117      	str	r1, [sp, #92]	; 0x5c
 8003d0a:	7852      	ldrb	r2, [r2, #1]
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	e7c9      	b.n	8003ca4 <_strtod_l+0x1e4>
 8003d10:	4638      	mov	r0, r7
 8003d12:	e7d2      	b.n	8003cba <_strtod_l+0x1fa>
 8003d14:	2b08      	cmp	r3, #8
 8003d16:	dc04      	bgt.n	8003d22 <_strtod_l+0x262>
 8003d18:	9e07      	ldr	r6, [sp, #28]
 8003d1a:	434e      	muls	r6, r1
 8003d1c:	9607      	str	r6, [sp, #28]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	e7e2      	b.n	8003ce8 <_strtod_l+0x228>
 8003d22:	f103 0c01 	add.w	ip, r3, #1
 8003d26:	f1bc 0f10 	cmp.w	ip, #16
 8003d2a:	bfd8      	it	le
 8003d2c:	fb01 f909 	mulle.w	r9, r1, r9
 8003d30:	e7f5      	b.n	8003d1e <_strtod_l+0x25e>
 8003d32:	2d10      	cmp	r5, #16
 8003d34:	bfdc      	itt	le
 8003d36:	230a      	movle	r3, #10
 8003d38:	fb03 2909 	mlale	r9, r3, r9, r2
 8003d3c:	e7e1      	b.n	8003d02 <_strtod_l+0x242>
 8003d3e:	2300      	movs	r3, #0
 8003d40:	9305      	str	r3, [sp, #20]
 8003d42:	2301      	movs	r3, #1
 8003d44:	e77c      	b.n	8003c40 <_strtod_l+0x180>
 8003d46:	f04f 0c00 	mov.w	ip, #0
 8003d4a:	f108 0202 	add.w	r2, r8, #2
 8003d4e:	9217      	str	r2, [sp, #92]	; 0x5c
 8003d50:	f898 2002 	ldrb.w	r2, [r8, #2]
 8003d54:	e785      	b.n	8003c62 <_strtod_l+0x1a2>
 8003d56:	f04f 0c01 	mov.w	ip, #1
 8003d5a:	e7f6      	b.n	8003d4a <_strtod_l+0x28a>
 8003d5c:	080078e8 	.word	0x080078e8
 8003d60:	0800769c 	.word	0x0800769c
 8003d64:	7ff00000 	.word	0x7ff00000
 8003d68:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003d6a:	1c51      	adds	r1, r2, #1
 8003d6c:	9117      	str	r1, [sp, #92]	; 0x5c
 8003d6e:	7852      	ldrb	r2, [r2, #1]
 8003d70:	2a30      	cmp	r2, #48	; 0x30
 8003d72:	d0f9      	beq.n	8003d68 <_strtod_l+0x2a8>
 8003d74:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8003d78:	2908      	cmp	r1, #8
 8003d7a:	f63f af79 	bhi.w	8003c70 <_strtod_l+0x1b0>
 8003d7e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8003d82:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003d84:	9206      	str	r2, [sp, #24]
 8003d86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003d88:	1c51      	adds	r1, r2, #1
 8003d8a:	9117      	str	r1, [sp, #92]	; 0x5c
 8003d8c:	7852      	ldrb	r2, [r2, #1]
 8003d8e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8003d92:	2e09      	cmp	r6, #9
 8003d94:	d937      	bls.n	8003e06 <_strtod_l+0x346>
 8003d96:	9e06      	ldr	r6, [sp, #24]
 8003d98:	1b89      	subs	r1, r1, r6
 8003d9a:	2908      	cmp	r1, #8
 8003d9c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8003da0:	dc02      	bgt.n	8003da8 <_strtod_l+0x2e8>
 8003da2:	4576      	cmp	r6, lr
 8003da4:	bfa8      	it	ge
 8003da6:	4676      	movge	r6, lr
 8003da8:	f1bc 0f00 	cmp.w	ip, #0
 8003dac:	d000      	beq.n	8003db0 <_strtod_l+0x2f0>
 8003dae:	4276      	negs	r6, r6
 8003db0:	2d00      	cmp	r5, #0
 8003db2:	d14d      	bne.n	8003e50 <_strtod_l+0x390>
 8003db4:	9904      	ldr	r1, [sp, #16]
 8003db6:	4301      	orrs	r1, r0
 8003db8:	f47f aec6 	bne.w	8003b48 <_strtod_l+0x88>
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f47f aee1 	bne.w	8003b84 <_strtod_l+0xc4>
 8003dc2:	2a69      	cmp	r2, #105	; 0x69
 8003dc4:	d027      	beq.n	8003e16 <_strtod_l+0x356>
 8003dc6:	dc24      	bgt.n	8003e12 <_strtod_l+0x352>
 8003dc8:	2a49      	cmp	r2, #73	; 0x49
 8003dca:	d024      	beq.n	8003e16 <_strtod_l+0x356>
 8003dcc:	2a4e      	cmp	r2, #78	; 0x4e
 8003dce:	f47f aed9 	bne.w	8003b84 <_strtod_l+0xc4>
 8003dd2:	499f      	ldr	r1, [pc, #636]	; (8004050 <_strtod_l+0x590>)
 8003dd4:	a817      	add	r0, sp, #92	; 0x5c
 8003dd6:	f001 fe3d 	bl	8005a54 <__match>
 8003dda:	2800      	cmp	r0, #0
 8003ddc:	f43f aed2 	beq.w	8003b84 <_strtod_l+0xc4>
 8003de0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	2b28      	cmp	r3, #40	; 0x28
 8003de6:	d12d      	bne.n	8003e44 <_strtod_l+0x384>
 8003de8:	499a      	ldr	r1, [pc, #616]	; (8004054 <_strtod_l+0x594>)
 8003dea:	aa1a      	add	r2, sp, #104	; 0x68
 8003dec:	a817      	add	r0, sp, #92	; 0x5c
 8003dee:	f001 fe45 	bl	8005a7c <__hexnan>
 8003df2:	2805      	cmp	r0, #5
 8003df4:	d126      	bne.n	8003e44 <_strtod_l+0x384>
 8003df6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003df8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8003dfc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8003e00:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8003e04:	e6a0      	b.n	8003b48 <_strtod_l+0x88>
 8003e06:	210a      	movs	r1, #10
 8003e08:	fb01 2e0e 	mla	lr, r1, lr, r2
 8003e0c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8003e10:	e7b9      	b.n	8003d86 <_strtod_l+0x2c6>
 8003e12:	2a6e      	cmp	r2, #110	; 0x6e
 8003e14:	e7db      	b.n	8003dce <_strtod_l+0x30e>
 8003e16:	4990      	ldr	r1, [pc, #576]	; (8004058 <_strtod_l+0x598>)
 8003e18:	a817      	add	r0, sp, #92	; 0x5c
 8003e1a:	f001 fe1b 	bl	8005a54 <__match>
 8003e1e:	2800      	cmp	r0, #0
 8003e20:	f43f aeb0 	beq.w	8003b84 <_strtod_l+0xc4>
 8003e24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003e26:	498d      	ldr	r1, [pc, #564]	; (800405c <_strtod_l+0x59c>)
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	a817      	add	r0, sp, #92	; 0x5c
 8003e2c:	9317      	str	r3, [sp, #92]	; 0x5c
 8003e2e:	f001 fe11 	bl	8005a54 <__match>
 8003e32:	b910      	cbnz	r0, 8003e3a <_strtod_l+0x37a>
 8003e34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003e36:	3301      	adds	r3, #1
 8003e38:	9317      	str	r3, [sp, #92]	; 0x5c
 8003e3a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800406c <_strtod_l+0x5ac>
 8003e3e:	f04f 0a00 	mov.w	sl, #0
 8003e42:	e681      	b.n	8003b48 <_strtod_l+0x88>
 8003e44:	4886      	ldr	r0, [pc, #536]	; (8004060 <_strtod_l+0x5a0>)
 8003e46:	f002 fdf7 	bl	8006a38 <nan>
 8003e4a:	ec5b ab10 	vmov	sl, fp, d0
 8003e4e:	e67b      	b.n	8003b48 <_strtod_l+0x88>
 8003e50:	9b05      	ldr	r3, [sp, #20]
 8003e52:	9807      	ldr	r0, [sp, #28]
 8003e54:	1af3      	subs	r3, r6, r3
 8003e56:	2f00      	cmp	r7, #0
 8003e58:	bf08      	it	eq
 8003e5a:	462f      	moveq	r7, r5
 8003e5c:	2d10      	cmp	r5, #16
 8003e5e:	9306      	str	r3, [sp, #24]
 8003e60:	46a8      	mov	r8, r5
 8003e62:	bfa8      	it	ge
 8003e64:	f04f 0810 	movge.w	r8, #16
 8003e68:	f7fc fb54 	bl	8000514 <__aeabi_ui2d>
 8003e6c:	2d09      	cmp	r5, #9
 8003e6e:	4682      	mov	sl, r0
 8003e70:	468b      	mov	fp, r1
 8003e72:	dd13      	ble.n	8003e9c <_strtod_l+0x3dc>
 8003e74:	4b7b      	ldr	r3, [pc, #492]	; (8004064 <_strtod_l+0x5a4>)
 8003e76:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8003e7a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8003e7e:	f7fc fbc3 	bl	8000608 <__aeabi_dmul>
 8003e82:	4682      	mov	sl, r0
 8003e84:	4648      	mov	r0, r9
 8003e86:	468b      	mov	fp, r1
 8003e88:	f7fc fb44 	bl	8000514 <__aeabi_ui2d>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	460b      	mov	r3, r1
 8003e90:	4650      	mov	r0, sl
 8003e92:	4659      	mov	r1, fp
 8003e94:	f7fc fa02 	bl	800029c <__adddf3>
 8003e98:	4682      	mov	sl, r0
 8003e9a:	468b      	mov	fp, r1
 8003e9c:	2d0f      	cmp	r5, #15
 8003e9e:	dc38      	bgt.n	8003f12 <_strtod_l+0x452>
 8003ea0:	9b06      	ldr	r3, [sp, #24]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f43f ae50 	beq.w	8003b48 <_strtod_l+0x88>
 8003ea8:	dd24      	ble.n	8003ef4 <_strtod_l+0x434>
 8003eaa:	2b16      	cmp	r3, #22
 8003eac:	dc0b      	bgt.n	8003ec6 <_strtod_l+0x406>
 8003eae:	496d      	ldr	r1, [pc, #436]	; (8004064 <_strtod_l+0x5a4>)
 8003eb0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003eb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003eb8:	4652      	mov	r2, sl
 8003eba:	465b      	mov	r3, fp
 8003ebc:	f7fc fba4 	bl	8000608 <__aeabi_dmul>
 8003ec0:	4682      	mov	sl, r0
 8003ec2:	468b      	mov	fp, r1
 8003ec4:	e640      	b.n	8003b48 <_strtod_l+0x88>
 8003ec6:	9a06      	ldr	r2, [sp, #24]
 8003ec8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	db20      	blt.n	8003f12 <_strtod_l+0x452>
 8003ed0:	4c64      	ldr	r4, [pc, #400]	; (8004064 <_strtod_l+0x5a4>)
 8003ed2:	f1c5 050f 	rsb	r5, r5, #15
 8003ed6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8003eda:	4652      	mov	r2, sl
 8003edc:	465b      	mov	r3, fp
 8003ede:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ee2:	f7fc fb91 	bl	8000608 <__aeabi_dmul>
 8003ee6:	9b06      	ldr	r3, [sp, #24]
 8003ee8:	1b5d      	subs	r5, r3, r5
 8003eea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8003eee:	e9d4 2300 	ldrd	r2, r3, [r4]
 8003ef2:	e7e3      	b.n	8003ebc <_strtod_l+0x3fc>
 8003ef4:	9b06      	ldr	r3, [sp, #24]
 8003ef6:	3316      	adds	r3, #22
 8003ef8:	db0b      	blt.n	8003f12 <_strtod_l+0x452>
 8003efa:	9b05      	ldr	r3, [sp, #20]
 8003efc:	1b9e      	subs	r6, r3, r6
 8003efe:	4b59      	ldr	r3, [pc, #356]	; (8004064 <_strtod_l+0x5a4>)
 8003f00:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8003f04:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003f08:	4650      	mov	r0, sl
 8003f0a:	4659      	mov	r1, fp
 8003f0c:	f7fc fca6 	bl	800085c <__aeabi_ddiv>
 8003f10:	e7d6      	b.n	8003ec0 <_strtod_l+0x400>
 8003f12:	9b06      	ldr	r3, [sp, #24]
 8003f14:	eba5 0808 	sub.w	r8, r5, r8
 8003f18:	4498      	add	r8, r3
 8003f1a:	f1b8 0f00 	cmp.w	r8, #0
 8003f1e:	dd74      	ble.n	800400a <_strtod_l+0x54a>
 8003f20:	f018 030f 	ands.w	r3, r8, #15
 8003f24:	d00a      	beq.n	8003f3c <_strtod_l+0x47c>
 8003f26:	494f      	ldr	r1, [pc, #316]	; (8004064 <_strtod_l+0x5a4>)
 8003f28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003f2c:	4652      	mov	r2, sl
 8003f2e:	465b      	mov	r3, fp
 8003f30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f34:	f7fc fb68 	bl	8000608 <__aeabi_dmul>
 8003f38:	4682      	mov	sl, r0
 8003f3a:	468b      	mov	fp, r1
 8003f3c:	f038 080f 	bics.w	r8, r8, #15
 8003f40:	d04f      	beq.n	8003fe2 <_strtod_l+0x522>
 8003f42:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8003f46:	dd22      	ble.n	8003f8e <_strtod_l+0x4ce>
 8003f48:	2500      	movs	r5, #0
 8003f4a:	462e      	mov	r6, r5
 8003f4c:	9507      	str	r5, [sp, #28]
 8003f4e:	9505      	str	r5, [sp, #20]
 8003f50:	2322      	movs	r3, #34	; 0x22
 8003f52:	f8df b118 	ldr.w	fp, [pc, #280]	; 800406c <_strtod_l+0x5ac>
 8003f56:	6023      	str	r3, [r4, #0]
 8003f58:	f04f 0a00 	mov.w	sl, #0
 8003f5c:	9b07      	ldr	r3, [sp, #28]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	f43f adf2 	beq.w	8003b48 <_strtod_l+0x88>
 8003f64:	9918      	ldr	r1, [sp, #96]	; 0x60
 8003f66:	4620      	mov	r0, r4
 8003f68:	f001 fe90 	bl	8005c8c <_Bfree>
 8003f6c:	9905      	ldr	r1, [sp, #20]
 8003f6e:	4620      	mov	r0, r4
 8003f70:	f001 fe8c 	bl	8005c8c <_Bfree>
 8003f74:	4631      	mov	r1, r6
 8003f76:	4620      	mov	r0, r4
 8003f78:	f001 fe88 	bl	8005c8c <_Bfree>
 8003f7c:	9907      	ldr	r1, [sp, #28]
 8003f7e:	4620      	mov	r0, r4
 8003f80:	f001 fe84 	bl	8005c8c <_Bfree>
 8003f84:	4629      	mov	r1, r5
 8003f86:	4620      	mov	r0, r4
 8003f88:	f001 fe80 	bl	8005c8c <_Bfree>
 8003f8c:	e5dc      	b.n	8003b48 <_strtod_l+0x88>
 8003f8e:	4b36      	ldr	r3, [pc, #216]	; (8004068 <_strtod_l+0x5a8>)
 8003f90:	9304      	str	r3, [sp, #16]
 8003f92:	2300      	movs	r3, #0
 8003f94:	ea4f 1828 	mov.w	r8, r8, asr #4
 8003f98:	4650      	mov	r0, sl
 8003f9a:	4659      	mov	r1, fp
 8003f9c:	4699      	mov	r9, r3
 8003f9e:	f1b8 0f01 	cmp.w	r8, #1
 8003fa2:	dc21      	bgt.n	8003fe8 <_strtod_l+0x528>
 8003fa4:	b10b      	cbz	r3, 8003faa <_strtod_l+0x4ea>
 8003fa6:	4682      	mov	sl, r0
 8003fa8:	468b      	mov	fp, r1
 8003faa:	4b2f      	ldr	r3, [pc, #188]	; (8004068 <_strtod_l+0x5a8>)
 8003fac:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8003fb0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8003fb4:	4652      	mov	r2, sl
 8003fb6:	465b      	mov	r3, fp
 8003fb8:	e9d9 0100 	ldrd	r0, r1, [r9]
 8003fbc:	f7fc fb24 	bl	8000608 <__aeabi_dmul>
 8003fc0:	4b2a      	ldr	r3, [pc, #168]	; (800406c <_strtod_l+0x5ac>)
 8003fc2:	460a      	mov	r2, r1
 8003fc4:	400b      	ands	r3, r1
 8003fc6:	492a      	ldr	r1, [pc, #168]	; (8004070 <_strtod_l+0x5b0>)
 8003fc8:	428b      	cmp	r3, r1
 8003fca:	4682      	mov	sl, r0
 8003fcc:	d8bc      	bhi.n	8003f48 <_strtod_l+0x488>
 8003fce:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8003fd2:	428b      	cmp	r3, r1
 8003fd4:	bf86      	itte	hi
 8003fd6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8004074 <_strtod_l+0x5b4>
 8003fda:	f04f 3aff 	movhi.w	sl, #4294967295
 8003fde:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	9304      	str	r3, [sp, #16]
 8003fe6:	e084      	b.n	80040f2 <_strtod_l+0x632>
 8003fe8:	f018 0f01 	tst.w	r8, #1
 8003fec:	d005      	beq.n	8003ffa <_strtod_l+0x53a>
 8003fee:	9b04      	ldr	r3, [sp, #16]
 8003ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff4:	f7fc fb08 	bl	8000608 <__aeabi_dmul>
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	9a04      	ldr	r2, [sp, #16]
 8003ffc:	3208      	adds	r2, #8
 8003ffe:	f109 0901 	add.w	r9, r9, #1
 8004002:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004006:	9204      	str	r2, [sp, #16]
 8004008:	e7c9      	b.n	8003f9e <_strtod_l+0x4de>
 800400a:	d0ea      	beq.n	8003fe2 <_strtod_l+0x522>
 800400c:	f1c8 0800 	rsb	r8, r8, #0
 8004010:	f018 020f 	ands.w	r2, r8, #15
 8004014:	d00a      	beq.n	800402c <_strtod_l+0x56c>
 8004016:	4b13      	ldr	r3, [pc, #76]	; (8004064 <_strtod_l+0x5a4>)
 8004018:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800401c:	4650      	mov	r0, sl
 800401e:	4659      	mov	r1, fp
 8004020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004024:	f7fc fc1a 	bl	800085c <__aeabi_ddiv>
 8004028:	4682      	mov	sl, r0
 800402a:	468b      	mov	fp, r1
 800402c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8004030:	d0d7      	beq.n	8003fe2 <_strtod_l+0x522>
 8004032:	f1b8 0f1f 	cmp.w	r8, #31
 8004036:	dd1f      	ble.n	8004078 <_strtod_l+0x5b8>
 8004038:	2500      	movs	r5, #0
 800403a:	462e      	mov	r6, r5
 800403c:	9507      	str	r5, [sp, #28]
 800403e:	9505      	str	r5, [sp, #20]
 8004040:	2322      	movs	r3, #34	; 0x22
 8004042:	f04f 0a00 	mov.w	sl, #0
 8004046:	f04f 0b00 	mov.w	fp, #0
 800404a:	6023      	str	r3, [r4, #0]
 800404c:	e786      	b.n	8003f5c <_strtod_l+0x49c>
 800404e:	bf00      	nop
 8004050:	0800766d 	.word	0x0800766d
 8004054:	080076b0 	.word	0x080076b0
 8004058:	08007665 	.word	0x08007665
 800405c:	080077f4 	.word	0x080077f4
 8004060:	08007aa0 	.word	0x08007aa0
 8004064:	08007980 	.word	0x08007980
 8004068:	08007958 	.word	0x08007958
 800406c:	7ff00000 	.word	0x7ff00000
 8004070:	7ca00000 	.word	0x7ca00000
 8004074:	7fefffff 	.word	0x7fefffff
 8004078:	f018 0310 	ands.w	r3, r8, #16
 800407c:	bf18      	it	ne
 800407e:	236a      	movne	r3, #106	; 0x6a
 8004080:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8004430 <_strtod_l+0x970>
 8004084:	9304      	str	r3, [sp, #16]
 8004086:	4650      	mov	r0, sl
 8004088:	4659      	mov	r1, fp
 800408a:	2300      	movs	r3, #0
 800408c:	f018 0f01 	tst.w	r8, #1
 8004090:	d004      	beq.n	800409c <_strtod_l+0x5dc>
 8004092:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004096:	f7fc fab7 	bl	8000608 <__aeabi_dmul>
 800409a:	2301      	movs	r3, #1
 800409c:	ea5f 0868 	movs.w	r8, r8, asr #1
 80040a0:	f109 0908 	add.w	r9, r9, #8
 80040a4:	d1f2      	bne.n	800408c <_strtod_l+0x5cc>
 80040a6:	b10b      	cbz	r3, 80040ac <_strtod_l+0x5ec>
 80040a8:	4682      	mov	sl, r0
 80040aa:	468b      	mov	fp, r1
 80040ac:	9b04      	ldr	r3, [sp, #16]
 80040ae:	b1c3      	cbz	r3, 80040e2 <_strtod_l+0x622>
 80040b0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80040b4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	4659      	mov	r1, fp
 80040bc:	dd11      	ble.n	80040e2 <_strtod_l+0x622>
 80040be:	2b1f      	cmp	r3, #31
 80040c0:	f340 8124 	ble.w	800430c <_strtod_l+0x84c>
 80040c4:	2b34      	cmp	r3, #52	; 0x34
 80040c6:	bfde      	ittt	le
 80040c8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80040cc:	f04f 33ff 	movle.w	r3, #4294967295
 80040d0:	fa03 f202 	lslle.w	r2, r3, r2
 80040d4:	f04f 0a00 	mov.w	sl, #0
 80040d8:	bfcc      	ite	gt
 80040da:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80040de:	ea02 0b01 	andle.w	fp, r2, r1
 80040e2:	2200      	movs	r2, #0
 80040e4:	2300      	movs	r3, #0
 80040e6:	4650      	mov	r0, sl
 80040e8:	4659      	mov	r1, fp
 80040ea:	f7fc fcf5 	bl	8000ad8 <__aeabi_dcmpeq>
 80040ee:	2800      	cmp	r0, #0
 80040f0:	d1a2      	bne.n	8004038 <_strtod_l+0x578>
 80040f2:	9b07      	ldr	r3, [sp, #28]
 80040f4:	9300      	str	r3, [sp, #0]
 80040f6:	9908      	ldr	r1, [sp, #32]
 80040f8:	462b      	mov	r3, r5
 80040fa:	463a      	mov	r2, r7
 80040fc:	4620      	mov	r0, r4
 80040fe:	f001 fe2d 	bl	8005d5c <__s2b>
 8004102:	9007      	str	r0, [sp, #28]
 8004104:	2800      	cmp	r0, #0
 8004106:	f43f af1f 	beq.w	8003f48 <_strtod_l+0x488>
 800410a:	9b05      	ldr	r3, [sp, #20]
 800410c:	1b9e      	subs	r6, r3, r6
 800410e:	9b06      	ldr	r3, [sp, #24]
 8004110:	2b00      	cmp	r3, #0
 8004112:	bfb4      	ite	lt
 8004114:	4633      	movlt	r3, r6
 8004116:	2300      	movge	r3, #0
 8004118:	930c      	str	r3, [sp, #48]	; 0x30
 800411a:	9b06      	ldr	r3, [sp, #24]
 800411c:	2500      	movs	r5, #0
 800411e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004122:	9312      	str	r3, [sp, #72]	; 0x48
 8004124:	462e      	mov	r6, r5
 8004126:	9b07      	ldr	r3, [sp, #28]
 8004128:	4620      	mov	r0, r4
 800412a:	6859      	ldr	r1, [r3, #4]
 800412c:	f001 fd6e 	bl	8005c0c <_Balloc>
 8004130:	9005      	str	r0, [sp, #20]
 8004132:	2800      	cmp	r0, #0
 8004134:	f43f af0c 	beq.w	8003f50 <_strtod_l+0x490>
 8004138:	9b07      	ldr	r3, [sp, #28]
 800413a:	691a      	ldr	r2, [r3, #16]
 800413c:	3202      	adds	r2, #2
 800413e:	f103 010c 	add.w	r1, r3, #12
 8004142:	0092      	lsls	r2, r2, #2
 8004144:	300c      	adds	r0, #12
 8004146:	f001 fd53 	bl	8005bf0 <memcpy>
 800414a:	ec4b ab10 	vmov	d0, sl, fp
 800414e:	aa1a      	add	r2, sp, #104	; 0x68
 8004150:	a919      	add	r1, sp, #100	; 0x64
 8004152:	4620      	mov	r0, r4
 8004154:	f002 f948 	bl	80063e8 <__d2b>
 8004158:	ec4b ab18 	vmov	d8, sl, fp
 800415c:	9018      	str	r0, [sp, #96]	; 0x60
 800415e:	2800      	cmp	r0, #0
 8004160:	f43f aef6 	beq.w	8003f50 <_strtod_l+0x490>
 8004164:	2101      	movs	r1, #1
 8004166:	4620      	mov	r0, r4
 8004168:	f001 fe92 	bl	8005e90 <__i2b>
 800416c:	4606      	mov	r6, r0
 800416e:	2800      	cmp	r0, #0
 8004170:	f43f aeee 	beq.w	8003f50 <_strtod_l+0x490>
 8004174:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004176:	9904      	ldr	r1, [sp, #16]
 8004178:	2b00      	cmp	r3, #0
 800417a:	bfab      	itete	ge
 800417c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800417e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8004180:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8004182:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8004186:	bfac      	ite	ge
 8004188:	eb03 0902 	addge.w	r9, r3, r2
 800418c:	1ad7      	sublt	r7, r2, r3
 800418e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004190:	eba3 0801 	sub.w	r8, r3, r1
 8004194:	4490      	add	r8, r2
 8004196:	4ba1      	ldr	r3, [pc, #644]	; (800441c <_strtod_l+0x95c>)
 8004198:	f108 38ff 	add.w	r8, r8, #4294967295
 800419c:	4598      	cmp	r8, r3
 800419e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80041a2:	f280 80c7 	bge.w	8004334 <_strtod_l+0x874>
 80041a6:	eba3 0308 	sub.w	r3, r3, r8
 80041aa:	2b1f      	cmp	r3, #31
 80041ac:	eba2 0203 	sub.w	r2, r2, r3
 80041b0:	f04f 0101 	mov.w	r1, #1
 80041b4:	f300 80b1 	bgt.w	800431a <_strtod_l+0x85a>
 80041b8:	fa01 f303 	lsl.w	r3, r1, r3
 80041bc:	930d      	str	r3, [sp, #52]	; 0x34
 80041be:	2300      	movs	r3, #0
 80041c0:	9308      	str	r3, [sp, #32]
 80041c2:	eb09 0802 	add.w	r8, r9, r2
 80041c6:	9b04      	ldr	r3, [sp, #16]
 80041c8:	45c1      	cmp	r9, r8
 80041ca:	4417      	add	r7, r2
 80041cc:	441f      	add	r7, r3
 80041ce:	464b      	mov	r3, r9
 80041d0:	bfa8      	it	ge
 80041d2:	4643      	movge	r3, r8
 80041d4:	42bb      	cmp	r3, r7
 80041d6:	bfa8      	it	ge
 80041d8:	463b      	movge	r3, r7
 80041da:	2b00      	cmp	r3, #0
 80041dc:	bfc2      	ittt	gt
 80041de:	eba8 0803 	subgt.w	r8, r8, r3
 80041e2:	1aff      	subgt	r7, r7, r3
 80041e4:	eba9 0903 	subgt.w	r9, r9, r3
 80041e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	dd17      	ble.n	800421e <_strtod_l+0x75e>
 80041ee:	4631      	mov	r1, r6
 80041f0:	461a      	mov	r2, r3
 80041f2:	4620      	mov	r0, r4
 80041f4:	f001 ff0c 	bl	8006010 <__pow5mult>
 80041f8:	4606      	mov	r6, r0
 80041fa:	2800      	cmp	r0, #0
 80041fc:	f43f aea8 	beq.w	8003f50 <_strtod_l+0x490>
 8004200:	4601      	mov	r1, r0
 8004202:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004204:	4620      	mov	r0, r4
 8004206:	f001 fe59 	bl	8005ebc <__multiply>
 800420a:	900b      	str	r0, [sp, #44]	; 0x2c
 800420c:	2800      	cmp	r0, #0
 800420e:	f43f ae9f 	beq.w	8003f50 <_strtod_l+0x490>
 8004212:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004214:	4620      	mov	r0, r4
 8004216:	f001 fd39 	bl	8005c8c <_Bfree>
 800421a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800421c:	9318      	str	r3, [sp, #96]	; 0x60
 800421e:	f1b8 0f00 	cmp.w	r8, #0
 8004222:	f300 808c 	bgt.w	800433e <_strtod_l+0x87e>
 8004226:	9b06      	ldr	r3, [sp, #24]
 8004228:	2b00      	cmp	r3, #0
 800422a:	dd08      	ble.n	800423e <_strtod_l+0x77e>
 800422c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800422e:	9905      	ldr	r1, [sp, #20]
 8004230:	4620      	mov	r0, r4
 8004232:	f001 feed 	bl	8006010 <__pow5mult>
 8004236:	9005      	str	r0, [sp, #20]
 8004238:	2800      	cmp	r0, #0
 800423a:	f43f ae89 	beq.w	8003f50 <_strtod_l+0x490>
 800423e:	2f00      	cmp	r7, #0
 8004240:	dd08      	ble.n	8004254 <_strtod_l+0x794>
 8004242:	9905      	ldr	r1, [sp, #20]
 8004244:	463a      	mov	r2, r7
 8004246:	4620      	mov	r0, r4
 8004248:	f001 ff3c 	bl	80060c4 <__lshift>
 800424c:	9005      	str	r0, [sp, #20]
 800424e:	2800      	cmp	r0, #0
 8004250:	f43f ae7e 	beq.w	8003f50 <_strtod_l+0x490>
 8004254:	f1b9 0f00 	cmp.w	r9, #0
 8004258:	dd08      	ble.n	800426c <_strtod_l+0x7ac>
 800425a:	4631      	mov	r1, r6
 800425c:	464a      	mov	r2, r9
 800425e:	4620      	mov	r0, r4
 8004260:	f001 ff30 	bl	80060c4 <__lshift>
 8004264:	4606      	mov	r6, r0
 8004266:	2800      	cmp	r0, #0
 8004268:	f43f ae72 	beq.w	8003f50 <_strtod_l+0x490>
 800426c:	9a05      	ldr	r2, [sp, #20]
 800426e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004270:	4620      	mov	r0, r4
 8004272:	f001 ffb3 	bl	80061dc <__mdiff>
 8004276:	4605      	mov	r5, r0
 8004278:	2800      	cmp	r0, #0
 800427a:	f43f ae69 	beq.w	8003f50 <_strtod_l+0x490>
 800427e:	68c3      	ldr	r3, [r0, #12]
 8004280:	930b      	str	r3, [sp, #44]	; 0x2c
 8004282:	2300      	movs	r3, #0
 8004284:	60c3      	str	r3, [r0, #12]
 8004286:	4631      	mov	r1, r6
 8004288:	f001 ff8c 	bl	80061a4 <__mcmp>
 800428c:	2800      	cmp	r0, #0
 800428e:	da60      	bge.n	8004352 <_strtod_l+0x892>
 8004290:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004292:	ea53 030a 	orrs.w	r3, r3, sl
 8004296:	f040 8082 	bne.w	800439e <_strtod_l+0x8de>
 800429a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d17d      	bne.n	800439e <_strtod_l+0x8de>
 80042a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80042a6:	0d1b      	lsrs	r3, r3, #20
 80042a8:	051b      	lsls	r3, r3, #20
 80042aa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80042ae:	d976      	bls.n	800439e <_strtod_l+0x8de>
 80042b0:	696b      	ldr	r3, [r5, #20]
 80042b2:	b913      	cbnz	r3, 80042ba <_strtod_l+0x7fa>
 80042b4:	692b      	ldr	r3, [r5, #16]
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	dd71      	ble.n	800439e <_strtod_l+0x8de>
 80042ba:	4629      	mov	r1, r5
 80042bc:	2201      	movs	r2, #1
 80042be:	4620      	mov	r0, r4
 80042c0:	f001 ff00 	bl	80060c4 <__lshift>
 80042c4:	4631      	mov	r1, r6
 80042c6:	4605      	mov	r5, r0
 80042c8:	f001 ff6c 	bl	80061a4 <__mcmp>
 80042cc:	2800      	cmp	r0, #0
 80042ce:	dd66      	ble.n	800439e <_strtod_l+0x8de>
 80042d0:	9904      	ldr	r1, [sp, #16]
 80042d2:	4a53      	ldr	r2, [pc, #332]	; (8004420 <_strtod_l+0x960>)
 80042d4:	465b      	mov	r3, fp
 80042d6:	2900      	cmp	r1, #0
 80042d8:	f000 8081 	beq.w	80043de <_strtod_l+0x91e>
 80042dc:	ea02 010b 	and.w	r1, r2, fp
 80042e0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80042e4:	dc7b      	bgt.n	80043de <_strtod_l+0x91e>
 80042e6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80042ea:	f77f aea9 	ble.w	8004040 <_strtod_l+0x580>
 80042ee:	4b4d      	ldr	r3, [pc, #308]	; (8004424 <_strtod_l+0x964>)
 80042f0:	4650      	mov	r0, sl
 80042f2:	4659      	mov	r1, fp
 80042f4:	2200      	movs	r2, #0
 80042f6:	f7fc f987 	bl	8000608 <__aeabi_dmul>
 80042fa:	460b      	mov	r3, r1
 80042fc:	4303      	orrs	r3, r0
 80042fe:	bf08      	it	eq
 8004300:	2322      	moveq	r3, #34	; 0x22
 8004302:	4682      	mov	sl, r0
 8004304:	468b      	mov	fp, r1
 8004306:	bf08      	it	eq
 8004308:	6023      	streq	r3, [r4, #0]
 800430a:	e62b      	b.n	8003f64 <_strtod_l+0x4a4>
 800430c:	f04f 32ff 	mov.w	r2, #4294967295
 8004310:	fa02 f303 	lsl.w	r3, r2, r3
 8004314:	ea03 0a0a 	and.w	sl, r3, sl
 8004318:	e6e3      	b.n	80040e2 <_strtod_l+0x622>
 800431a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800431e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8004322:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8004326:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800432a:	fa01 f308 	lsl.w	r3, r1, r8
 800432e:	9308      	str	r3, [sp, #32]
 8004330:	910d      	str	r1, [sp, #52]	; 0x34
 8004332:	e746      	b.n	80041c2 <_strtod_l+0x702>
 8004334:	2300      	movs	r3, #0
 8004336:	9308      	str	r3, [sp, #32]
 8004338:	2301      	movs	r3, #1
 800433a:	930d      	str	r3, [sp, #52]	; 0x34
 800433c:	e741      	b.n	80041c2 <_strtod_l+0x702>
 800433e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004340:	4642      	mov	r2, r8
 8004342:	4620      	mov	r0, r4
 8004344:	f001 febe 	bl	80060c4 <__lshift>
 8004348:	9018      	str	r0, [sp, #96]	; 0x60
 800434a:	2800      	cmp	r0, #0
 800434c:	f47f af6b 	bne.w	8004226 <_strtod_l+0x766>
 8004350:	e5fe      	b.n	8003f50 <_strtod_l+0x490>
 8004352:	465f      	mov	r7, fp
 8004354:	d16e      	bne.n	8004434 <_strtod_l+0x974>
 8004356:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004358:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800435c:	b342      	cbz	r2, 80043b0 <_strtod_l+0x8f0>
 800435e:	4a32      	ldr	r2, [pc, #200]	; (8004428 <_strtod_l+0x968>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d128      	bne.n	80043b6 <_strtod_l+0x8f6>
 8004364:	9b04      	ldr	r3, [sp, #16]
 8004366:	4651      	mov	r1, sl
 8004368:	b1eb      	cbz	r3, 80043a6 <_strtod_l+0x8e6>
 800436a:	4b2d      	ldr	r3, [pc, #180]	; (8004420 <_strtod_l+0x960>)
 800436c:	403b      	ands	r3, r7
 800436e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004372:	f04f 32ff 	mov.w	r2, #4294967295
 8004376:	d819      	bhi.n	80043ac <_strtod_l+0x8ec>
 8004378:	0d1b      	lsrs	r3, r3, #20
 800437a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800437e:	fa02 f303 	lsl.w	r3, r2, r3
 8004382:	4299      	cmp	r1, r3
 8004384:	d117      	bne.n	80043b6 <_strtod_l+0x8f6>
 8004386:	4b29      	ldr	r3, [pc, #164]	; (800442c <_strtod_l+0x96c>)
 8004388:	429f      	cmp	r7, r3
 800438a:	d102      	bne.n	8004392 <_strtod_l+0x8d2>
 800438c:	3101      	adds	r1, #1
 800438e:	f43f addf 	beq.w	8003f50 <_strtod_l+0x490>
 8004392:	4b23      	ldr	r3, [pc, #140]	; (8004420 <_strtod_l+0x960>)
 8004394:	403b      	ands	r3, r7
 8004396:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800439a:	f04f 0a00 	mov.w	sl, #0
 800439e:	9b04      	ldr	r3, [sp, #16]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1a4      	bne.n	80042ee <_strtod_l+0x82e>
 80043a4:	e5de      	b.n	8003f64 <_strtod_l+0x4a4>
 80043a6:	f04f 33ff 	mov.w	r3, #4294967295
 80043aa:	e7ea      	b.n	8004382 <_strtod_l+0x8c2>
 80043ac:	4613      	mov	r3, r2
 80043ae:	e7e8      	b.n	8004382 <_strtod_l+0x8c2>
 80043b0:	ea53 030a 	orrs.w	r3, r3, sl
 80043b4:	d08c      	beq.n	80042d0 <_strtod_l+0x810>
 80043b6:	9b08      	ldr	r3, [sp, #32]
 80043b8:	b1db      	cbz	r3, 80043f2 <_strtod_l+0x932>
 80043ba:	423b      	tst	r3, r7
 80043bc:	d0ef      	beq.n	800439e <_strtod_l+0x8de>
 80043be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80043c0:	9a04      	ldr	r2, [sp, #16]
 80043c2:	4650      	mov	r0, sl
 80043c4:	4659      	mov	r1, fp
 80043c6:	b1c3      	cbz	r3, 80043fa <_strtod_l+0x93a>
 80043c8:	f7ff fb5c 	bl	8003a84 <sulp>
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	ec51 0b18 	vmov	r0, r1, d8
 80043d4:	f7fb ff62 	bl	800029c <__adddf3>
 80043d8:	4682      	mov	sl, r0
 80043da:	468b      	mov	fp, r1
 80043dc:	e7df      	b.n	800439e <_strtod_l+0x8de>
 80043de:	4013      	ands	r3, r2
 80043e0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80043e4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80043e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80043ec:	f04f 3aff 	mov.w	sl, #4294967295
 80043f0:	e7d5      	b.n	800439e <_strtod_l+0x8de>
 80043f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043f4:	ea13 0f0a 	tst.w	r3, sl
 80043f8:	e7e0      	b.n	80043bc <_strtod_l+0x8fc>
 80043fa:	f7ff fb43 	bl	8003a84 <sulp>
 80043fe:	4602      	mov	r2, r0
 8004400:	460b      	mov	r3, r1
 8004402:	ec51 0b18 	vmov	r0, r1, d8
 8004406:	f7fb ff47 	bl	8000298 <__aeabi_dsub>
 800440a:	2200      	movs	r2, #0
 800440c:	2300      	movs	r3, #0
 800440e:	4682      	mov	sl, r0
 8004410:	468b      	mov	fp, r1
 8004412:	f7fc fb61 	bl	8000ad8 <__aeabi_dcmpeq>
 8004416:	2800      	cmp	r0, #0
 8004418:	d0c1      	beq.n	800439e <_strtod_l+0x8de>
 800441a:	e611      	b.n	8004040 <_strtod_l+0x580>
 800441c:	fffffc02 	.word	0xfffffc02
 8004420:	7ff00000 	.word	0x7ff00000
 8004424:	39500000 	.word	0x39500000
 8004428:	000fffff 	.word	0x000fffff
 800442c:	7fefffff 	.word	0x7fefffff
 8004430:	080076c8 	.word	0x080076c8
 8004434:	4631      	mov	r1, r6
 8004436:	4628      	mov	r0, r5
 8004438:	f002 f832 	bl	80064a0 <__ratio>
 800443c:	ec59 8b10 	vmov	r8, r9, d0
 8004440:	ee10 0a10 	vmov	r0, s0
 8004444:	2200      	movs	r2, #0
 8004446:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800444a:	4649      	mov	r1, r9
 800444c:	f7fc fb58 	bl	8000b00 <__aeabi_dcmple>
 8004450:	2800      	cmp	r0, #0
 8004452:	d07a      	beq.n	800454a <_strtod_l+0xa8a>
 8004454:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004456:	2b00      	cmp	r3, #0
 8004458:	d04a      	beq.n	80044f0 <_strtod_l+0xa30>
 800445a:	4b95      	ldr	r3, [pc, #596]	; (80046b0 <_strtod_l+0xbf0>)
 800445c:	2200      	movs	r2, #0
 800445e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004462:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80046b0 <_strtod_l+0xbf0>
 8004466:	f04f 0800 	mov.w	r8, #0
 800446a:	4b92      	ldr	r3, [pc, #584]	; (80046b4 <_strtod_l+0xbf4>)
 800446c:	403b      	ands	r3, r7
 800446e:	930d      	str	r3, [sp, #52]	; 0x34
 8004470:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004472:	4b91      	ldr	r3, [pc, #580]	; (80046b8 <_strtod_l+0xbf8>)
 8004474:	429a      	cmp	r2, r3
 8004476:	f040 80b0 	bne.w	80045da <_strtod_l+0xb1a>
 800447a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800447e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8004482:	ec4b ab10 	vmov	d0, sl, fp
 8004486:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800448a:	f001 ff31 	bl	80062f0 <__ulp>
 800448e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004492:	ec53 2b10 	vmov	r2, r3, d0
 8004496:	f7fc f8b7 	bl	8000608 <__aeabi_dmul>
 800449a:	4652      	mov	r2, sl
 800449c:	465b      	mov	r3, fp
 800449e:	f7fb fefd 	bl	800029c <__adddf3>
 80044a2:	460b      	mov	r3, r1
 80044a4:	4983      	ldr	r1, [pc, #524]	; (80046b4 <_strtod_l+0xbf4>)
 80044a6:	4a85      	ldr	r2, [pc, #532]	; (80046bc <_strtod_l+0xbfc>)
 80044a8:	4019      	ands	r1, r3
 80044aa:	4291      	cmp	r1, r2
 80044ac:	4682      	mov	sl, r0
 80044ae:	d960      	bls.n	8004572 <_strtod_l+0xab2>
 80044b0:	ee18 3a90 	vmov	r3, s17
 80044b4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d104      	bne.n	80044c6 <_strtod_l+0xa06>
 80044bc:	ee18 3a10 	vmov	r3, s16
 80044c0:	3301      	adds	r3, #1
 80044c2:	f43f ad45 	beq.w	8003f50 <_strtod_l+0x490>
 80044c6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80046c8 <_strtod_l+0xc08>
 80044ca:	f04f 3aff 	mov.w	sl, #4294967295
 80044ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 80044d0:	4620      	mov	r0, r4
 80044d2:	f001 fbdb 	bl	8005c8c <_Bfree>
 80044d6:	9905      	ldr	r1, [sp, #20]
 80044d8:	4620      	mov	r0, r4
 80044da:	f001 fbd7 	bl	8005c8c <_Bfree>
 80044de:	4631      	mov	r1, r6
 80044e0:	4620      	mov	r0, r4
 80044e2:	f001 fbd3 	bl	8005c8c <_Bfree>
 80044e6:	4629      	mov	r1, r5
 80044e8:	4620      	mov	r0, r4
 80044ea:	f001 fbcf 	bl	8005c8c <_Bfree>
 80044ee:	e61a      	b.n	8004126 <_strtod_l+0x666>
 80044f0:	f1ba 0f00 	cmp.w	sl, #0
 80044f4:	d11b      	bne.n	800452e <_strtod_l+0xa6e>
 80044f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80044fa:	b9f3      	cbnz	r3, 800453a <_strtod_l+0xa7a>
 80044fc:	4b6c      	ldr	r3, [pc, #432]	; (80046b0 <_strtod_l+0xbf0>)
 80044fe:	2200      	movs	r2, #0
 8004500:	4640      	mov	r0, r8
 8004502:	4649      	mov	r1, r9
 8004504:	f7fc faf2 	bl	8000aec <__aeabi_dcmplt>
 8004508:	b9d0      	cbnz	r0, 8004540 <_strtod_l+0xa80>
 800450a:	4640      	mov	r0, r8
 800450c:	4649      	mov	r1, r9
 800450e:	4b6c      	ldr	r3, [pc, #432]	; (80046c0 <_strtod_l+0xc00>)
 8004510:	2200      	movs	r2, #0
 8004512:	f7fc f879 	bl	8000608 <__aeabi_dmul>
 8004516:	4680      	mov	r8, r0
 8004518:	4689      	mov	r9, r1
 800451a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800451e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8004522:	9315      	str	r3, [sp, #84]	; 0x54
 8004524:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8004528:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800452c:	e79d      	b.n	800446a <_strtod_l+0x9aa>
 800452e:	f1ba 0f01 	cmp.w	sl, #1
 8004532:	d102      	bne.n	800453a <_strtod_l+0xa7a>
 8004534:	2f00      	cmp	r7, #0
 8004536:	f43f ad83 	beq.w	8004040 <_strtod_l+0x580>
 800453a:	4b62      	ldr	r3, [pc, #392]	; (80046c4 <_strtod_l+0xc04>)
 800453c:	2200      	movs	r2, #0
 800453e:	e78e      	b.n	800445e <_strtod_l+0x99e>
 8004540:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80046c0 <_strtod_l+0xc00>
 8004544:	f04f 0800 	mov.w	r8, #0
 8004548:	e7e7      	b.n	800451a <_strtod_l+0xa5a>
 800454a:	4b5d      	ldr	r3, [pc, #372]	; (80046c0 <_strtod_l+0xc00>)
 800454c:	4640      	mov	r0, r8
 800454e:	4649      	mov	r1, r9
 8004550:	2200      	movs	r2, #0
 8004552:	f7fc f859 	bl	8000608 <__aeabi_dmul>
 8004556:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004558:	4680      	mov	r8, r0
 800455a:	4689      	mov	r9, r1
 800455c:	b933      	cbnz	r3, 800456c <_strtod_l+0xaac>
 800455e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004562:	900e      	str	r0, [sp, #56]	; 0x38
 8004564:	930f      	str	r3, [sp, #60]	; 0x3c
 8004566:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800456a:	e7dd      	b.n	8004528 <_strtod_l+0xa68>
 800456c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8004570:	e7f9      	b.n	8004566 <_strtod_l+0xaa6>
 8004572:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8004576:	9b04      	ldr	r3, [sp, #16]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1a8      	bne.n	80044ce <_strtod_l+0xa0e>
 800457c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004580:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004582:	0d1b      	lsrs	r3, r3, #20
 8004584:	051b      	lsls	r3, r3, #20
 8004586:	429a      	cmp	r2, r3
 8004588:	d1a1      	bne.n	80044ce <_strtod_l+0xa0e>
 800458a:	4640      	mov	r0, r8
 800458c:	4649      	mov	r1, r9
 800458e:	f7fc fbd3 	bl	8000d38 <__aeabi_d2lz>
 8004592:	f7fc f80b 	bl	80005ac <__aeabi_l2d>
 8004596:	4602      	mov	r2, r0
 8004598:	460b      	mov	r3, r1
 800459a:	4640      	mov	r0, r8
 800459c:	4649      	mov	r1, r9
 800459e:	f7fb fe7b 	bl	8000298 <__aeabi_dsub>
 80045a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80045a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80045a8:	ea43 030a 	orr.w	r3, r3, sl
 80045ac:	4313      	orrs	r3, r2
 80045ae:	4680      	mov	r8, r0
 80045b0:	4689      	mov	r9, r1
 80045b2:	d055      	beq.n	8004660 <_strtod_l+0xba0>
 80045b4:	a336      	add	r3, pc, #216	; (adr r3, 8004690 <_strtod_l+0xbd0>)
 80045b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ba:	f7fc fa97 	bl	8000aec <__aeabi_dcmplt>
 80045be:	2800      	cmp	r0, #0
 80045c0:	f47f acd0 	bne.w	8003f64 <_strtod_l+0x4a4>
 80045c4:	a334      	add	r3, pc, #208	; (adr r3, 8004698 <_strtod_l+0xbd8>)
 80045c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ca:	4640      	mov	r0, r8
 80045cc:	4649      	mov	r1, r9
 80045ce:	f7fc faab 	bl	8000b28 <__aeabi_dcmpgt>
 80045d2:	2800      	cmp	r0, #0
 80045d4:	f43f af7b 	beq.w	80044ce <_strtod_l+0xa0e>
 80045d8:	e4c4      	b.n	8003f64 <_strtod_l+0x4a4>
 80045da:	9b04      	ldr	r3, [sp, #16]
 80045dc:	b333      	cbz	r3, 800462c <_strtod_l+0xb6c>
 80045de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045e0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80045e4:	d822      	bhi.n	800462c <_strtod_l+0xb6c>
 80045e6:	a32e      	add	r3, pc, #184	; (adr r3, 80046a0 <_strtod_l+0xbe0>)
 80045e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ec:	4640      	mov	r0, r8
 80045ee:	4649      	mov	r1, r9
 80045f0:	f7fc fa86 	bl	8000b00 <__aeabi_dcmple>
 80045f4:	b1a0      	cbz	r0, 8004620 <_strtod_l+0xb60>
 80045f6:	4649      	mov	r1, r9
 80045f8:	4640      	mov	r0, r8
 80045fa:	f7fc fadd 	bl	8000bb8 <__aeabi_d2uiz>
 80045fe:	2801      	cmp	r0, #1
 8004600:	bf38      	it	cc
 8004602:	2001      	movcc	r0, #1
 8004604:	f7fb ff86 	bl	8000514 <__aeabi_ui2d>
 8004608:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800460a:	4680      	mov	r8, r0
 800460c:	4689      	mov	r9, r1
 800460e:	bb23      	cbnz	r3, 800465a <_strtod_l+0xb9a>
 8004610:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004614:	9010      	str	r0, [sp, #64]	; 0x40
 8004616:	9311      	str	r3, [sp, #68]	; 0x44
 8004618:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800461c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004622:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004624:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8004628:	1a9b      	subs	r3, r3, r2
 800462a:	9309      	str	r3, [sp, #36]	; 0x24
 800462c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004630:	eeb0 0a48 	vmov.f32	s0, s16
 8004634:	eef0 0a68 	vmov.f32	s1, s17
 8004638:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800463c:	f001 fe58 	bl	80062f0 <__ulp>
 8004640:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004644:	ec53 2b10 	vmov	r2, r3, d0
 8004648:	f7fb ffde 	bl	8000608 <__aeabi_dmul>
 800464c:	ec53 2b18 	vmov	r2, r3, d8
 8004650:	f7fb fe24 	bl	800029c <__adddf3>
 8004654:	4682      	mov	sl, r0
 8004656:	468b      	mov	fp, r1
 8004658:	e78d      	b.n	8004576 <_strtod_l+0xab6>
 800465a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800465e:	e7db      	b.n	8004618 <_strtod_l+0xb58>
 8004660:	a311      	add	r3, pc, #68	; (adr r3, 80046a8 <_strtod_l+0xbe8>)
 8004662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004666:	f7fc fa41 	bl	8000aec <__aeabi_dcmplt>
 800466a:	e7b2      	b.n	80045d2 <_strtod_l+0xb12>
 800466c:	2300      	movs	r3, #0
 800466e:	930a      	str	r3, [sp, #40]	; 0x28
 8004670:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004672:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004674:	6013      	str	r3, [r2, #0]
 8004676:	f7ff ba6b 	b.w	8003b50 <_strtod_l+0x90>
 800467a:	2a65      	cmp	r2, #101	; 0x65
 800467c:	f43f ab5f 	beq.w	8003d3e <_strtod_l+0x27e>
 8004680:	2a45      	cmp	r2, #69	; 0x45
 8004682:	f43f ab5c 	beq.w	8003d3e <_strtod_l+0x27e>
 8004686:	2301      	movs	r3, #1
 8004688:	f7ff bb94 	b.w	8003db4 <_strtod_l+0x2f4>
 800468c:	f3af 8000 	nop.w
 8004690:	94a03595 	.word	0x94a03595
 8004694:	3fdfffff 	.word	0x3fdfffff
 8004698:	35afe535 	.word	0x35afe535
 800469c:	3fe00000 	.word	0x3fe00000
 80046a0:	ffc00000 	.word	0xffc00000
 80046a4:	41dfffff 	.word	0x41dfffff
 80046a8:	94a03595 	.word	0x94a03595
 80046ac:	3fcfffff 	.word	0x3fcfffff
 80046b0:	3ff00000 	.word	0x3ff00000
 80046b4:	7ff00000 	.word	0x7ff00000
 80046b8:	7fe00000 	.word	0x7fe00000
 80046bc:	7c9fffff 	.word	0x7c9fffff
 80046c0:	3fe00000 	.word	0x3fe00000
 80046c4:	bff00000 	.word	0xbff00000
 80046c8:	7fefffff 	.word	0x7fefffff

080046cc <_strtod_r>:
 80046cc:	4b01      	ldr	r3, [pc, #4]	; (80046d4 <_strtod_r+0x8>)
 80046ce:	f7ff b9f7 	b.w	8003ac0 <_strtod_l>
 80046d2:	bf00      	nop
 80046d4:	20000068 	.word	0x20000068

080046d8 <_strtol_l.constprop.0>:
 80046d8:	2b01      	cmp	r3, #1
 80046da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046de:	d001      	beq.n	80046e4 <_strtol_l.constprop.0+0xc>
 80046e0:	2b24      	cmp	r3, #36	; 0x24
 80046e2:	d906      	bls.n	80046f2 <_strtol_l.constprop.0+0x1a>
 80046e4:	f7fe fafc 	bl	8002ce0 <__errno>
 80046e8:	2316      	movs	r3, #22
 80046ea:	6003      	str	r3, [r0, #0]
 80046ec:	2000      	movs	r0, #0
 80046ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046f2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80047d8 <_strtol_l.constprop.0+0x100>
 80046f6:	460d      	mov	r5, r1
 80046f8:	462e      	mov	r6, r5
 80046fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80046fe:	f814 700c 	ldrb.w	r7, [r4, ip]
 8004702:	f017 0708 	ands.w	r7, r7, #8
 8004706:	d1f7      	bne.n	80046f8 <_strtol_l.constprop.0+0x20>
 8004708:	2c2d      	cmp	r4, #45	; 0x2d
 800470a:	d132      	bne.n	8004772 <_strtol_l.constprop.0+0x9a>
 800470c:	782c      	ldrb	r4, [r5, #0]
 800470e:	2701      	movs	r7, #1
 8004710:	1cb5      	adds	r5, r6, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d05b      	beq.n	80047ce <_strtol_l.constprop.0+0xf6>
 8004716:	2b10      	cmp	r3, #16
 8004718:	d109      	bne.n	800472e <_strtol_l.constprop.0+0x56>
 800471a:	2c30      	cmp	r4, #48	; 0x30
 800471c:	d107      	bne.n	800472e <_strtol_l.constprop.0+0x56>
 800471e:	782c      	ldrb	r4, [r5, #0]
 8004720:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8004724:	2c58      	cmp	r4, #88	; 0x58
 8004726:	d14d      	bne.n	80047c4 <_strtol_l.constprop.0+0xec>
 8004728:	786c      	ldrb	r4, [r5, #1]
 800472a:	2310      	movs	r3, #16
 800472c:	3502      	adds	r5, #2
 800472e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8004732:	f108 38ff 	add.w	r8, r8, #4294967295
 8004736:	f04f 0c00 	mov.w	ip, #0
 800473a:	fbb8 f9f3 	udiv	r9, r8, r3
 800473e:	4666      	mov	r6, ip
 8004740:	fb03 8a19 	mls	sl, r3, r9, r8
 8004744:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8004748:	f1be 0f09 	cmp.w	lr, #9
 800474c:	d816      	bhi.n	800477c <_strtol_l.constprop.0+0xa4>
 800474e:	4674      	mov	r4, lr
 8004750:	42a3      	cmp	r3, r4
 8004752:	dd24      	ble.n	800479e <_strtol_l.constprop.0+0xc6>
 8004754:	f1bc 0f00 	cmp.w	ip, #0
 8004758:	db1e      	blt.n	8004798 <_strtol_l.constprop.0+0xc0>
 800475a:	45b1      	cmp	r9, r6
 800475c:	d31c      	bcc.n	8004798 <_strtol_l.constprop.0+0xc0>
 800475e:	d101      	bne.n	8004764 <_strtol_l.constprop.0+0x8c>
 8004760:	45a2      	cmp	sl, r4
 8004762:	db19      	blt.n	8004798 <_strtol_l.constprop.0+0xc0>
 8004764:	fb06 4603 	mla	r6, r6, r3, r4
 8004768:	f04f 0c01 	mov.w	ip, #1
 800476c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004770:	e7e8      	b.n	8004744 <_strtol_l.constprop.0+0x6c>
 8004772:	2c2b      	cmp	r4, #43	; 0x2b
 8004774:	bf04      	itt	eq
 8004776:	782c      	ldrbeq	r4, [r5, #0]
 8004778:	1cb5      	addeq	r5, r6, #2
 800477a:	e7ca      	b.n	8004712 <_strtol_l.constprop.0+0x3a>
 800477c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8004780:	f1be 0f19 	cmp.w	lr, #25
 8004784:	d801      	bhi.n	800478a <_strtol_l.constprop.0+0xb2>
 8004786:	3c37      	subs	r4, #55	; 0x37
 8004788:	e7e2      	b.n	8004750 <_strtol_l.constprop.0+0x78>
 800478a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800478e:	f1be 0f19 	cmp.w	lr, #25
 8004792:	d804      	bhi.n	800479e <_strtol_l.constprop.0+0xc6>
 8004794:	3c57      	subs	r4, #87	; 0x57
 8004796:	e7db      	b.n	8004750 <_strtol_l.constprop.0+0x78>
 8004798:	f04f 3cff 	mov.w	ip, #4294967295
 800479c:	e7e6      	b.n	800476c <_strtol_l.constprop.0+0x94>
 800479e:	f1bc 0f00 	cmp.w	ip, #0
 80047a2:	da05      	bge.n	80047b0 <_strtol_l.constprop.0+0xd8>
 80047a4:	2322      	movs	r3, #34	; 0x22
 80047a6:	6003      	str	r3, [r0, #0]
 80047a8:	4646      	mov	r6, r8
 80047aa:	b942      	cbnz	r2, 80047be <_strtol_l.constprop.0+0xe6>
 80047ac:	4630      	mov	r0, r6
 80047ae:	e79e      	b.n	80046ee <_strtol_l.constprop.0+0x16>
 80047b0:	b107      	cbz	r7, 80047b4 <_strtol_l.constprop.0+0xdc>
 80047b2:	4276      	negs	r6, r6
 80047b4:	2a00      	cmp	r2, #0
 80047b6:	d0f9      	beq.n	80047ac <_strtol_l.constprop.0+0xd4>
 80047b8:	f1bc 0f00 	cmp.w	ip, #0
 80047bc:	d000      	beq.n	80047c0 <_strtol_l.constprop.0+0xe8>
 80047be:	1e69      	subs	r1, r5, #1
 80047c0:	6011      	str	r1, [r2, #0]
 80047c2:	e7f3      	b.n	80047ac <_strtol_l.constprop.0+0xd4>
 80047c4:	2430      	movs	r4, #48	; 0x30
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1b1      	bne.n	800472e <_strtol_l.constprop.0+0x56>
 80047ca:	2308      	movs	r3, #8
 80047cc:	e7af      	b.n	800472e <_strtol_l.constprop.0+0x56>
 80047ce:	2c30      	cmp	r4, #48	; 0x30
 80047d0:	d0a5      	beq.n	800471e <_strtol_l.constprop.0+0x46>
 80047d2:	230a      	movs	r3, #10
 80047d4:	e7ab      	b.n	800472e <_strtol_l.constprop.0+0x56>
 80047d6:	bf00      	nop
 80047d8:	080076f1 	.word	0x080076f1

080047dc <_strtol_r>:
 80047dc:	f7ff bf7c 	b.w	80046d8 <_strtol_l.constprop.0>

080047e0 <quorem>:
 80047e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047e4:	6903      	ldr	r3, [r0, #16]
 80047e6:	690c      	ldr	r4, [r1, #16]
 80047e8:	42a3      	cmp	r3, r4
 80047ea:	4607      	mov	r7, r0
 80047ec:	f2c0 8081 	blt.w	80048f2 <quorem+0x112>
 80047f0:	3c01      	subs	r4, #1
 80047f2:	f101 0814 	add.w	r8, r1, #20
 80047f6:	f100 0514 	add.w	r5, r0, #20
 80047fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80047fe:	9301      	str	r3, [sp, #4]
 8004800:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004804:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004808:	3301      	adds	r3, #1
 800480a:	429a      	cmp	r2, r3
 800480c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004810:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004814:	fbb2 f6f3 	udiv	r6, r2, r3
 8004818:	d331      	bcc.n	800487e <quorem+0x9e>
 800481a:	f04f 0e00 	mov.w	lr, #0
 800481e:	4640      	mov	r0, r8
 8004820:	46ac      	mov	ip, r5
 8004822:	46f2      	mov	sl, lr
 8004824:	f850 2b04 	ldr.w	r2, [r0], #4
 8004828:	b293      	uxth	r3, r2
 800482a:	fb06 e303 	mla	r3, r6, r3, lr
 800482e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004832:	b29b      	uxth	r3, r3
 8004834:	ebaa 0303 	sub.w	r3, sl, r3
 8004838:	f8dc a000 	ldr.w	sl, [ip]
 800483c:	0c12      	lsrs	r2, r2, #16
 800483e:	fa13 f38a 	uxtah	r3, r3, sl
 8004842:	fb06 e202 	mla	r2, r6, r2, lr
 8004846:	9300      	str	r3, [sp, #0]
 8004848:	9b00      	ldr	r3, [sp, #0]
 800484a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800484e:	b292      	uxth	r2, r2
 8004850:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004854:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004858:	f8bd 3000 	ldrh.w	r3, [sp]
 800485c:	4581      	cmp	r9, r0
 800485e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004862:	f84c 3b04 	str.w	r3, [ip], #4
 8004866:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800486a:	d2db      	bcs.n	8004824 <quorem+0x44>
 800486c:	f855 300b 	ldr.w	r3, [r5, fp]
 8004870:	b92b      	cbnz	r3, 800487e <quorem+0x9e>
 8004872:	9b01      	ldr	r3, [sp, #4]
 8004874:	3b04      	subs	r3, #4
 8004876:	429d      	cmp	r5, r3
 8004878:	461a      	mov	r2, r3
 800487a:	d32e      	bcc.n	80048da <quorem+0xfa>
 800487c:	613c      	str	r4, [r7, #16]
 800487e:	4638      	mov	r0, r7
 8004880:	f001 fc90 	bl	80061a4 <__mcmp>
 8004884:	2800      	cmp	r0, #0
 8004886:	db24      	blt.n	80048d2 <quorem+0xf2>
 8004888:	3601      	adds	r6, #1
 800488a:	4628      	mov	r0, r5
 800488c:	f04f 0c00 	mov.w	ip, #0
 8004890:	f858 2b04 	ldr.w	r2, [r8], #4
 8004894:	f8d0 e000 	ldr.w	lr, [r0]
 8004898:	b293      	uxth	r3, r2
 800489a:	ebac 0303 	sub.w	r3, ip, r3
 800489e:	0c12      	lsrs	r2, r2, #16
 80048a0:	fa13 f38e 	uxtah	r3, r3, lr
 80048a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80048a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80048b2:	45c1      	cmp	r9, r8
 80048b4:	f840 3b04 	str.w	r3, [r0], #4
 80048b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80048bc:	d2e8      	bcs.n	8004890 <quorem+0xb0>
 80048be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80048c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80048c6:	b922      	cbnz	r2, 80048d2 <quorem+0xf2>
 80048c8:	3b04      	subs	r3, #4
 80048ca:	429d      	cmp	r5, r3
 80048cc:	461a      	mov	r2, r3
 80048ce:	d30a      	bcc.n	80048e6 <quorem+0x106>
 80048d0:	613c      	str	r4, [r7, #16]
 80048d2:	4630      	mov	r0, r6
 80048d4:	b003      	add	sp, #12
 80048d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048da:	6812      	ldr	r2, [r2, #0]
 80048dc:	3b04      	subs	r3, #4
 80048de:	2a00      	cmp	r2, #0
 80048e0:	d1cc      	bne.n	800487c <quorem+0x9c>
 80048e2:	3c01      	subs	r4, #1
 80048e4:	e7c7      	b.n	8004876 <quorem+0x96>
 80048e6:	6812      	ldr	r2, [r2, #0]
 80048e8:	3b04      	subs	r3, #4
 80048ea:	2a00      	cmp	r2, #0
 80048ec:	d1f0      	bne.n	80048d0 <quorem+0xf0>
 80048ee:	3c01      	subs	r4, #1
 80048f0:	e7eb      	b.n	80048ca <quorem+0xea>
 80048f2:	2000      	movs	r0, #0
 80048f4:	e7ee      	b.n	80048d4 <quorem+0xf4>
	...

080048f8 <_dtoa_r>:
 80048f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048fc:	ed2d 8b04 	vpush	{d8-d9}
 8004900:	ec57 6b10 	vmov	r6, r7, d0
 8004904:	b093      	sub	sp, #76	; 0x4c
 8004906:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004908:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800490c:	9106      	str	r1, [sp, #24]
 800490e:	ee10 aa10 	vmov	sl, s0
 8004912:	4604      	mov	r4, r0
 8004914:	9209      	str	r2, [sp, #36]	; 0x24
 8004916:	930c      	str	r3, [sp, #48]	; 0x30
 8004918:	46bb      	mov	fp, r7
 800491a:	b975      	cbnz	r5, 800493a <_dtoa_r+0x42>
 800491c:	2010      	movs	r0, #16
 800491e:	f001 f94d 	bl	8005bbc <malloc>
 8004922:	4602      	mov	r2, r0
 8004924:	6260      	str	r0, [r4, #36]	; 0x24
 8004926:	b920      	cbnz	r0, 8004932 <_dtoa_r+0x3a>
 8004928:	4ba7      	ldr	r3, [pc, #668]	; (8004bc8 <_dtoa_r+0x2d0>)
 800492a:	21ea      	movs	r1, #234	; 0xea
 800492c:	48a7      	ldr	r0, [pc, #668]	; (8004bcc <_dtoa_r+0x2d4>)
 800492e:	f002 f8bd 	bl	8006aac <__assert_func>
 8004932:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004936:	6005      	str	r5, [r0, #0]
 8004938:	60c5      	str	r5, [r0, #12]
 800493a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800493c:	6819      	ldr	r1, [r3, #0]
 800493e:	b151      	cbz	r1, 8004956 <_dtoa_r+0x5e>
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	604a      	str	r2, [r1, #4]
 8004944:	2301      	movs	r3, #1
 8004946:	4093      	lsls	r3, r2
 8004948:	608b      	str	r3, [r1, #8]
 800494a:	4620      	mov	r0, r4
 800494c:	f001 f99e 	bl	8005c8c <_Bfree>
 8004950:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004952:	2200      	movs	r2, #0
 8004954:	601a      	str	r2, [r3, #0]
 8004956:	1e3b      	subs	r3, r7, #0
 8004958:	bfaa      	itet	ge
 800495a:	2300      	movge	r3, #0
 800495c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004960:	f8c8 3000 	strge.w	r3, [r8]
 8004964:	4b9a      	ldr	r3, [pc, #616]	; (8004bd0 <_dtoa_r+0x2d8>)
 8004966:	bfbc      	itt	lt
 8004968:	2201      	movlt	r2, #1
 800496a:	f8c8 2000 	strlt.w	r2, [r8]
 800496e:	ea33 030b 	bics.w	r3, r3, fp
 8004972:	d11b      	bne.n	80049ac <_dtoa_r+0xb4>
 8004974:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004976:	f242 730f 	movw	r3, #9999	; 0x270f
 800497a:	6013      	str	r3, [r2, #0]
 800497c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004980:	4333      	orrs	r3, r6
 8004982:	f000 8592 	beq.w	80054aa <_dtoa_r+0xbb2>
 8004986:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004988:	b963      	cbnz	r3, 80049a4 <_dtoa_r+0xac>
 800498a:	4b92      	ldr	r3, [pc, #584]	; (8004bd4 <_dtoa_r+0x2dc>)
 800498c:	e022      	b.n	80049d4 <_dtoa_r+0xdc>
 800498e:	4b92      	ldr	r3, [pc, #584]	; (8004bd8 <_dtoa_r+0x2e0>)
 8004990:	9301      	str	r3, [sp, #4]
 8004992:	3308      	adds	r3, #8
 8004994:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004996:	6013      	str	r3, [r2, #0]
 8004998:	9801      	ldr	r0, [sp, #4]
 800499a:	b013      	add	sp, #76	; 0x4c
 800499c:	ecbd 8b04 	vpop	{d8-d9}
 80049a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049a4:	4b8b      	ldr	r3, [pc, #556]	; (8004bd4 <_dtoa_r+0x2dc>)
 80049a6:	9301      	str	r3, [sp, #4]
 80049a8:	3303      	adds	r3, #3
 80049aa:	e7f3      	b.n	8004994 <_dtoa_r+0x9c>
 80049ac:	2200      	movs	r2, #0
 80049ae:	2300      	movs	r3, #0
 80049b0:	4650      	mov	r0, sl
 80049b2:	4659      	mov	r1, fp
 80049b4:	f7fc f890 	bl	8000ad8 <__aeabi_dcmpeq>
 80049b8:	ec4b ab19 	vmov	d9, sl, fp
 80049bc:	4680      	mov	r8, r0
 80049be:	b158      	cbz	r0, 80049d8 <_dtoa_r+0xe0>
 80049c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80049c2:	2301      	movs	r3, #1
 80049c4:	6013      	str	r3, [r2, #0]
 80049c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f000 856b 	beq.w	80054a4 <_dtoa_r+0xbac>
 80049ce:	4883      	ldr	r0, [pc, #524]	; (8004bdc <_dtoa_r+0x2e4>)
 80049d0:	6018      	str	r0, [r3, #0]
 80049d2:	1e43      	subs	r3, r0, #1
 80049d4:	9301      	str	r3, [sp, #4]
 80049d6:	e7df      	b.n	8004998 <_dtoa_r+0xa0>
 80049d8:	ec4b ab10 	vmov	d0, sl, fp
 80049dc:	aa10      	add	r2, sp, #64	; 0x40
 80049de:	a911      	add	r1, sp, #68	; 0x44
 80049e0:	4620      	mov	r0, r4
 80049e2:	f001 fd01 	bl	80063e8 <__d2b>
 80049e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80049ea:	ee08 0a10 	vmov	s16, r0
 80049ee:	2d00      	cmp	r5, #0
 80049f0:	f000 8084 	beq.w	8004afc <_dtoa_r+0x204>
 80049f4:	ee19 3a90 	vmov	r3, s19
 80049f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004a00:	4656      	mov	r6, sl
 8004a02:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004a06:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004a0a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8004a0e:	4b74      	ldr	r3, [pc, #464]	; (8004be0 <_dtoa_r+0x2e8>)
 8004a10:	2200      	movs	r2, #0
 8004a12:	4630      	mov	r0, r6
 8004a14:	4639      	mov	r1, r7
 8004a16:	f7fb fc3f 	bl	8000298 <__aeabi_dsub>
 8004a1a:	a365      	add	r3, pc, #404	; (adr r3, 8004bb0 <_dtoa_r+0x2b8>)
 8004a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a20:	f7fb fdf2 	bl	8000608 <__aeabi_dmul>
 8004a24:	a364      	add	r3, pc, #400	; (adr r3, 8004bb8 <_dtoa_r+0x2c0>)
 8004a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2a:	f7fb fc37 	bl	800029c <__adddf3>
 8004a2e:	4606      	mov	r6, r0
 8004a30:	4628      	mov	r0, r5
 8004a32:	460f      	mov	r7, r1
 8004a34:	f7fb fd7e 	bl	8000534 <__aeabi_i2d>
 8004a38:	a361      	add	r3, pc, #388	; (adr r3, 8004bc0 <_dtoa_r+0x2c8>)
 8004a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3e:	f7fb fde3 	bl	8000608 <__aeabi_dmul>
 8004a42:	4602      	mov	r2, r0
 8004a44:	460b      	mov	r3, r1
 8004a46:	4630      	mov	r0, r6
 8004a48:	4639      	mov	r1, r7
 8004a4a:	f7fb fc27 	bl	800029c <__adddf3>
 8004a4e:	4606      	mov	r6, r0
 8004a50:	460f      	mov	r7, r1
 8004a52:	f7fc f889 	bl	8000b68 <__aeabi_d2iz>
 8004a56:	2200      	movs	r2, #0
 8004a58:	9000      	str	r0, [sp, #0]
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	4630      	mov	r0, r6
 8004a5e:	4639      	mov	r1, r7
 8004a60:	f7fc f844 	bl	8000aec <__aeabi_dcmplt>
 8004a64:	b150      	cbz	r0, 8004a7c <_dtoa_r+0x184>
 8004a66:	9800      	ldr	r0, [sp, #0]
 8004a68:	f7fb fd64 	bl	8000534 <__aeabi_i2d>
 8004a6c:	4632      	mov	r2, r6
 8004a6e:	463b      	mov	r3, r7
 8004a70:	f7fc f832 	bl	8000ad8 <__aeabi_dcmpeq>
 8004a74:	b910      	cbnz	r0, 8004a7c <_dtoa_r+0x184>
 8004a76:	9b00      	ldr	r3, [sp, #0]
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	9300      	str	r3, [sp, #0]
 8004a7c:	9b00      	ldr	r3, [sp, #0]
 8004a7e:	2b16      	cmp	r3, #22
 8004a80:	d85a      	bhi.n	8004b38 <_dtoa_r+0x240>
 8004a82:	9a00      	ldr	r2, [sp, #0]
 8004a84:	4b57      	ldr	r3, [pc, #348]	; (8004be4 <_dtoa_r+0x2ec>)
 8004a86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a8e:	ec51 0b19 	vmov	r0, r1, d9
 8004a92:	f7fc f82b 	bl	8000aec <__aeabi_dcmplt>
 8004a96:	2800      	cmp	r0, #0
 8004a98:	d050      	beq.n	8004b3c <_dtoa_r+0x244>
 8004a9a:	9b00      	ldr	r3, [sp, #0]
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	9300      	str	r3, [sp, #0]
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	930b      	str	r3, [sp, #44]	; 0x2c
 8004aa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004aa6:	1b5d      	subs	r5, r3, r5
 8004aa8:	1e6b      	subs	r3, r5, #1
 8004aaa:	9305      	str	r3, [sp, #20]
 8004aac:	bf45      	ittet	mi
 8004aae:	f1c5 0301 	rsbmi	r3, r5, #1
 8004ab2:	9304      	strmi	r3, [sp, #16]
 8004ab4:	2300      	movpl	r3, #0
 8004ab6:	2300      	movmi	r3, #0
 8004ab8:	bf4c      	ite	mi
 8004aba:	9305      	strmi	r3, [sp, #20]
 8004abc:	9304      	strpl	r3, [sp, #16]
 8004abe:	9b00      	ldr	r3, [sp, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	db3d      	blt.n	8004b40 <_dtoa_r+0x248>
 8004ac4:	9b05      	ldr	r3, [sp, #20]
 8004ac6:	9a00      	ldr	r2, [sp, #0]
 8004ac8:	920a      	str	r2, [sp, #40]	; 0x28
 8004aca:	4413      	add	r3, r2
 8004acc:	9305      	str	r3, [sp, #20]
 8004ace:	2300      	movs	r3, #0
 8004ad0:	9307      	str	r3, [sp, #28]
 8004ad2:	9b06      	ldr	r3, [sp, #24]
 8004ad4:	2b09      	cmp	r3, #9
 8004ad6:	f200 8089 	bhi.w	8004bec <_dtoa_r+0x2f4>
 8004ada:	2b05      	cmp	r3, #5
 8004adc:	bfc4      	itt	gt
 8004ade:	3b04      	subgt	r3, #4
 8004ae0:	9306      	strgt	r3, [sp, #24]
 8004ae2:	9b06      	ldr	r3, [sp, #24]
 8004ae4:	f1a3 0302 	sub.w	r3, r3, #2
 8004ae8:	bfcc      	ite	gt
 8004aea:	2500      	movgt	r5, #0
 8004aec:	2501      	movle	r5, #1
 8004aee:	2b03      	cmp	r3, #3
 8004af0:	f200 8087 	bhi.w	8004c02 <_dtoa_r+0x30a>
 8004af4:	e8df f003 	tbb	[pc, r3]
 8004af8:	59383a2d 	.word	0x59383a2d
 8004afc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004b00:	441d      	add	r5, r3
 8004b02:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004b06:	2b20      	cmp	r3, #32
 8004b08:	bfc1      	itttt	gt
 8004b0a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004b0e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004b12:	fa0b f303 	lslgt.w	r3, fp, r3
 8004b16:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004b1a:	bfda      	itte	le
 8004b1c:	f1c3 0320 	rsble	r3, r3, #32
 8004b20:	fa06 f003 	lslle.w	r0, r6, r3
 8004b24:	4318      	orrgt	r0, r3
 8004b26:	f7fb fcf5 	bl	8000514 <__aeabi_ui2d>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	4606      	mov	r6, r0
 8004b2e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004b32:	3d01      	subs	r5, #1
 8004b34:	930e      	str	r3, [sp, #56]	; 0x38
 8004b36:	e76a      	b.n	8004a0e <_dtoa_r+0x116>
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e7b2      	b.n	8004aa2 <_dtoa_r+0x1aa>
 8004b3c:	900b      	str	r0, [sp, #44]	; 0x2c
 8004b3e:	e7b1      	b.n	8004aa4 <_dtoa_r+0x1ac>
 8004b40:	9b04      	ldr	r3, [sp, #16]
 8004b42:	9a00      	ldr	r2, [sp, #0]
 8004b44:	1a9b      	subs	r3, r3, r2
 8004b46:	9304      	str	r3, [sp, #16]
 8004b48:	4253      	negs	r3, r2
 8004b4a:	9307      	str	r3, [sp, #28]
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	930a      	str	r3, [sp, #40]	; 0x28
 8004b50:	e7bf      	b.n	8004ad2 <_dtoa_r+0x1da>
 8004b52:	2300      	movs	r3, #0
 8004b54:	9308      	str	r3, [sp, #32]
 8004b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	dc55      	bgt.n	8004c08 <_dtoa_r+0x310>
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004b62:	461a      	mov	r2, r3
 8004b64:	9209      	str	r2, [sp, #36]	; 0x24
 8004b66:	e00c      	b.n	8004b82 <_dtoa_r+0x28a>
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e7f3      	b.n	8004b54 <_dtoa_r+0x25c>
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b70:	9308      	str	r3, [sp, #32]
 8004b72:	9b00      	ldr	r3, [sp, #0]
 8004b74:	4413      	add	r3, r2
 8004b76:	9302      	str	r3, [sp, #8]
 8004b78:	3301      	adds	r3, #1
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	9303      	str	r3, [sp, #12]
 8004b7e:	bfb8      	it	lt
 8004b80:	2301      	movlt	r3, #1
 8004b82:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004b84:	2200      	movs	r2, #0
 8004b86:	6042      	str	r2, [r0, #4]
 8004b88:	2204      	movs	r2, #4
 8004b8a:	f102 0614 	add.w	r6, r2, #20
 8004b8e:	429e      	cmp	r6, r3
 8004b90:	6841      	ldr	r1, [r0, #4]
 8004b92:	d93d      	bls.n	8004c10 <_dtoa_r+0x318>
 8004b94:	4620      	mov	r0, r4
 8004b96:	f001 f839 	bl	8005c0c <_Balloc>
 8004b9a:	9001      	str	r0, [sp, #4]
 8004b9c:	2800      	cmp	r0, #0
 8004b9e:	d13b      	bne.n	8004c18 <_dtoa_r+0x320>
 8004ba0:	4b11      	ldr	r3, [pc, #68]	; (8004be8 <_dtoa_r+0x2f0>)
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004ba8:	e6c0      	b.n	800492c <_dtoa_r+0x34>
 8004baa:	2301      	movs	r3, #1
 8004bac:	e7df      	b.n	8004b6e <_dtoa_r+0x276>
 8004bae:	bf00      	nop
 8004bb0:	636f4361 	.word	0x636f4361
 8004bb4:	3fd287a7 	.word	0x3fd287a7
 8004bb8:	8b60c8b3 	.word	0x8b60c8b3
 8004bbc:	3fc68a28 	.word	0x3fc68a28
 8004bc0:	509f79fb 	.word	0x509f79fb
 8004bc4:	3fd34413 	.word	0x3fd34413
 8004bc8:	080077fe 	.word	0x080077fe
 8004bcc:	08007815 	.word	0x08007815
 8004bd0:	7ff00000 	.word	0x7ff00000
 8004bd4:	080077fa 	.word	0x080077fa
 8004bd8:	080077f1 	.word	0x080077f1
 8004bdc:	08007671 	.word	0x08007671
 8004be0:	3ff80000 	.word	0x3ff80000
 8004be4:	08007980 	.word	0x08007980
 8004be8:	08007870 	.word	0x08007870
 8004bec:	2501      	movs	r5, #1
 8004bee:	2300      	movs	r3, #0
 8004bf0:	9306      	str	r3, [sp, #24]
 8004bf2:	9508      	str	r5, [sp, #32]
 8004bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	2312      	movs	r3, #18
 8004c00:	e7b0      	b.n	8004b64 <_dtoa_r+0x26c>
 8004c02:	2301      	movs	r3, #1
 8004c04:	9308      	str	r3, [sp, #32]
 8004c06:	e7f5      	b.n	8004bf4 <_dtoa_r+0x2fc>
 8004c08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c0a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004c0e:	e7b8      	b.n	8004b82 <_dtoa_r+0x28a>
 8004c10:	3101      	adds	r1, #1
 8004c12:	6041      	str	r1, [r0, #4]
 8004c14:	0052      	lsls	r2, r2, #1
 8004c16:	e7b8      	b.n	8004b8a <_dtoa_r+0x292>
 8004c18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c1a:	9a01      	ldr	r2, [sp, #4]
 8004c1c:	601a      	str	r2, [r3, #0]
 8004c1e:	9b03      	ldr	r3, [sp, #12]
 8004c20:	2b0e      	cmp	r3, #14
 8004c22:	f200 809d 	bhi.w	8004d60 <_dtoa_r+0x468>
 8004c26:	2d00      	cmp	r5, #0
 8004c28:	f000 809a 	beq.w	8004d60 <_dtoa_r+0x468>
 8004c2c:	9b00      	ldr	r3, [sp, #0]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	dd32      	ble.n	8004c98 <_dtoa_r+0x3a0>
 8004c32:	4ab7      	ldr	r2, [pc, #732]	; (8004f10 <_dtoa_r+0x618>)
 8004c34:	f003 030f 	and.w	r3, r3, #15
 8004c38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004c3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004c40:	9b00      	ldr	r3, [sp, #0]
 8004c42:	05d8      	lsls	r0, r3, #23
 8004c44:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004c48:	d516      	bpl.n	8004c78 <_dtoa_r+0x380>
 8004c4a:	4bb2      	ldr	r3, [pc, #712]	; (8004f14 <_dtoa_r+0x61c>)
 8004c4c:	ec51 0b19 	vmov	r0, r1, d9
 8004c50:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004c54:	f7fb fe02 	bl	800085c <__aeabi_ddiv>
 8004c58:	f007 070f 	and.w	r7, r7, #15
 8004c5c:	4682      	mov	sl, r0
 8004c5e:	468b      	mov	fp, r1
 8004c60:	2503      	movs	r5, #3
 8004c62:	4eac      	ldr	r6, [pc, #688]	; (8004f14 <_dtoa_r+0x61c>)
 8004c64:	b957      	cbnz	r7, 8004c7c <_dtoa_r+0x384>
 8004c66:	4642      	mov	r2, r8
 8004c68:	464b      	mov	r3, r9
 8004c6a:	4650      	mov	r0, sl
 8004c6c:	4659      	mov	r1, fp
 8004c6e:	f7fb fdf5 	bl	800085c <__aeabi_ddiv>
 8004c72:	4682      	mov	sl, r0
 8004c74:	468b      	mov	fp, r1
 8004c76:	e028      	b.n	8004cca <_dtoa_r+0x3d2>
 8004c78:	2502      	movs	r5, #2
 8004c7a:	e7f2      	b.n	8004c62 <_dtoa_r+0x36a>
 8004c7c:	07f9      	lsls	r1, r7, #31
 8004c7e:	d508      	bpl.n	8004c92 <_dtoa_r+0x39a>
 8004c80:	4640      	mov	r0, r8
 8004c82:	4649      	mov	r1, r9
 8004c84:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004c88:	f7fb fcbe 	bl	8000608 <__aeabi_dmul>
 8004c8c:	3501      	adds	r5, #1
 8004c8e:	4680      	mov	r8, r0
 8004c90:	4689      	mov	r9, r1
 8004c92:	107f      	asrs	r7, r7, #1
 8004c94:	3608      	adds	r6, #8
 8004c96:	e7e5      	b.n	8004c64 <_dtoa_r+0x36c>
 8004c98:	f000 809b 	beq.w	8004dd2 <_dtoa_r+0x4da>
 8004c9c:	9b00      	ldr	r3, [sp, #0]
 8004c9e:	4f9d      	ldr	r7, [pc, #628]	; (8004f14 <_dtoa_r+0x61c>)
 8004ca0:	425e      	negs	r6, r3
 8004ca2:	4b9b      	ldr	r3, [pc, #620]	; (8004f10 <_dtoa_r+0x618>)
 8004ca4:	f006 020f 	and.w	r2, r6, #15
 8004ca8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb0:	ec51 0b19 	vmov	r0, r1, d9
 8004cb4:	f7fb fca8 	bl	8000608 <__aeabi_dmul>
 8004cb8:	1136      	asrs	r6, r6, #4
 8004cba:	4682      	mov	sl, r0
 8004cbc:	468b      	mov	fp, r1
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	2502      	movs	r5, #2
 8004cc2:	2e00      	cmp	r6, #0
 8004cc4:	d17a      	bne.n	8004dbc <_dtoa_r+0x4c4>
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1d3      	bne.n	8004c72 <_dtoa_r+0x37a>
 8004cca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 8082 	beq.w	8004dd6 <_dtoa_r+0x4de>
 8004cd2:	4b91      	ldr	r3, [pc, #580]	; (8004f18 <_dtoa_r+0x620>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	4650      	mov	r0, sl
 8004cd8:	4659      	mov	r1, fp
 8004cda:	f7fb ff07 	bl	8000aec <__aeabi_dcmplt>
 8004cde:	2800      	cmp	r0, #0
 8004ce0:	d079      	beq.n	8004dd6 <_dtoa_r+0x4de>
 8004ce2:	9b03      	ldr	r3, [sp, #12]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d076      	beq.n	8004dd6 <_dtoa_r+0x4de>
 8004ce8:	9b02      	ldr	r3, [sp, #8]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	dd36      	ble.n	8004d5c <_dtoa_r+0x464>
 8004cee:	9b00      	ldr	r3, [sp, #0]
 8004cf0:	4650      	mov	r0, sl
 8004cf2:	4659      	mov	r1, fp
 8004cf4:	1e5f      	subs	r7, r3, #1
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	4b88      	ldr	r3, [pc, #544]	; (8004f1c <_dtoa_r+0x624>)
 8004cfa:	f7fb fc85 	bl	8000608 <__aeabi_dmul>
 8004cfe:	9e02      	ldr	r6, [sp, #8]
 8004d00:	4682      	mov	sl, r0
 8004d02:	468b      	mov	fp, r1
 8004d04:	3501      	adds	r5, #1
 8004d06:	4628      	mov	r0, r5
 8004d08:	f7fb fc14 	bl	8000534 <__aeabi_i2d>
 8004d0c:	4652      	mov	r2, sl
 8004d0e:	465b      	mov	r3, fp
 8004d10:	f7fb fc7a 	bl	8000608 <__aeabi_dmul>
 8004d14:	4b82      	ldr	r3, [pc, #520]	; (8004f20 <_dtoa_r+0x628>)
 8004d16:	2200      	movs	r2, #0
 8004d18:	f7fb fac0 	bl	800029c <__adddf3>
 8004d1c:	46d0      	mov	r8, sl
 8004d1e:	46d9      	mov	r9, fp
 8004d20:	4682      	mov	sl, r0
 8004d22:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004d26:	2e00      	cmp	r6, #0
 8004d28:	d158      	bne.n	8004ddc <_dtoa_r+0x4e4>
 8004d2a:	4b7e      	ldr	r3, [pc, #504]	; (8004f24 <_dtoa_r+0x62c>)
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	4640      	mov	r0, r8
 8004d30:	4649      	mov	r1, r9
 8004d32:	f7fb fab1 	bl	8000298 <__aeabi_dsub>
 8004d36:	4652      	mov	r2, sl
 8004d38:	465b      	mov	r3, fp
 8004d3a:	4680      	mov	r8, r0
 8004d3c:	4689      	mov	r9, r1
 8004d3e:	f7fb fef3 	bl	8000b28 <__aeabi_dcmpgt>
 8004d42:	2800      	cmp	r0, #0
 8004d44:	f040 8295 	bne.w	8005272 <_dtoa_r+0x97a>
 8004d48:	4652      	mov	r2, sl
 8004d4a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004d4e:	4640      	mov	r0, r8
 8004d50:	4649      	mov	r1, r9
 8004d52:	f7fb fecb 	bl	8000aec <__aeabi_dcmplt>
 8004d56:	2800      	cmp	r0, #0
 8004d58:	f040 8289 	bne.w	800526e <_dtoa_r+0x976>
 8004d5c:	ec5b ab19 	vmov	sl, fp, d9
 8004d60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	f2c0 8148 	blt.w	8004ff8 <_dtoa_r+0x700>
 8004d68:	9a00      	ldr	r2, [sp, #0]
 8004d6a:	2a0e      	cmp	r2, #14
 8004d6c:	f300 8144 	bgt.w	8004ff8 <_dtoa_r+0x700>
 8004d70:	4b67      	ldr	r3, [pc, #412]	; (8004f10 <_dtoa_r+0x618>)
 8004d72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d76:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004d7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f280 80d5 	bge.w	8004f2c <_dtoa_r+0x634>
 8004d82:	9b03      	ldr	r3, [sp, #12]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	f300 80d1 	bgt.w	8004f2c <_dtoa_r+0x634>
 8004d8a:	f040 826f 	bne.w	800526c <_dtoa_r+0x974>
 8004d8e:	4b65      	ldr	r3, [pc, #404]	; (8004f24 <_dtoa_r+0x62c>)
 8004d90:	2200      	movs	r2, #0
 8004d92:	4640      	mov	r0, r8
 8004d94:	4649      	mov	r1, r9
 8004d96:	f7fb fc37 	bl	8000608 <__aeabi_dmul>
 8004d9a:	4652      	mov	r2, sl
 8004d9c:	465b      	mov	r3, fp
 8004d9e:	f7fb feb9 	bl	8000b14 <__aeabi_dcmpge>
 8004da2:	9e03      	ldr	r6, [sp, #12]
 8004da4:	4637      	mov	r7, r6
 8004da6:	2800      	cmp	r0, #0
 8004da8:	f040 8245 	bne.w	8005236 <_dtoa_r+0x93e>
 8004dac:	9d01      	ldr	r5, [sp, #4]
 8004dae:	2331      	movs	r3, #49	; 0x31
 8004db0:	f805 3b01 	strb.w	r3, [r5], #1
 8004db4:	9b00      	ldr	r3, [sp, #0]
 8004db6:	3301      	adds	r3, #1
 8004db8:	9300      	str	r3, [sp, #0]
 8004dba:	e240      	b.n	800523e <_dtoa_r+0x946>
 8004dbc:	07f2      	lsls	r2, r6, #31
 8004dbe:	d505      	bpl.n	8004dcc <_dtoa_r+0x4d4>
 8004dc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004dc4:	f7fb fc20 	bl	8000608 <__aeabi_dmul>
 8004dc8:	3501      	adds	r5, #1
 8004dca:	2301      	movs	r3, #1
 8004dcc:	1076      	asrs	r6, r6, #1
 8004dce:	3708      	adds	r7, #8
 8004dd0:	e777      	b.n	8004cc2 <_dtoa_r+0x3ca>
 8004dd2:	2502      	movs	r5, #2
 8004dd4:	e779      	b.n	8004cca <_dtoa_r+0x3d2>
 8004dd6:	9f00      	ldr	r7, [sp, #0]
 8004dd8:	9e03      	ldr	r6, [sp, #12]
 8004dda:	e794      	b.n	8004d06 <_dtoa_r+0x40e>
 8004ddc:	9901      	ldr	r1, [sp, #4]
 8004dde:	4b4c      	ldr	r3, [pc, #304]	; (8004f10 <_dtoa_r+0x618>)
 8004de0:	4431      	add	r1, r6
 8004de2:	910d      	str	r1, [sp, #52]	; 0x34
 8004de4:	9908      	ldr	r1, [sp, #32]
 8004de6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004dea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004dee:	2900      	cmp	r1, #0
 8004df0:	d043      	beq.n	8004e7a <_dtoa_r+0x582>
 8004df2:	494d      	ldr	r1, [pc, #308]	; (8004f28 <_dtoa_r+0x630>)
 8004df4:	2000      	movs	r0, #0
 8004df6:	f7fb fd31 	bl	800085c <__aeabi_ddiv>
 8004dfa:	4652      	mov	r2, sl
 8004dfc:	465b      	mov	r3, fp
 8004dfe:	f7fb fa4b 	bl	8000298 <__aeabi_dsub>
 8004e02:	9d01      	ldr	r5, [sp, #4]
 8004e04:	4682      	mov	sl, r0
 8004e06:	468b      	mov	fp, r1
 8004e08:	4649      	mov	r1, r9
 8004e0a:	4640      	mov	r0, r8
 8004e0c:	f7fb feac 	bl	8000b68 <__aeabi_d2iz>
 8004e10:	4606      	mov	r6, r0
 8004e12:	f7fb fb8f 	bl	8000534 <__aeabi_i2d>
 8004e16:	4602      	mov	r2, r0
 8004e18:	460b      	mov	r3, r1
 8004e1a:	4640      	mov	r0, r8
 8004e1c:	4649      	mov	r1, r9
 8004e1e:	f7fb fa3b 	bl	8000298 <__aeabi_dsub>
 8004e22:	3630      	adds	r6, #48	; 0x30
 8004e24:	f805 6b01 	strb.w	r6, [r5], #1
 8004e28:	4652      	mov	r2, sl
 8004e2a:	465b      	mov	r3, fp
 8004e2c:	4680      	mov	r8, r0
 8004e2e:	4689      	mov	r9, r1
 8004e30:	f7fb fe5c 	bl	8000aec <__aeabi_dcmplt>
 8004e34:	2800      	cmp	r0, #0
 8004e36:	d163      	bne.n	8004f00 <_dtoa_r+0x608>
 8004e38:	4642      	mov	r2, r8
 8004e3a:	464b      	mov	r3, r9
 8004e3c:	4936      	ldr	r1, [pc, #216]	; (8004f18 <_dtoa_r+0x620>)
 8004e3e:	2000      	movs	r0, #0
 8004e40:	f7fb fa2a 	bl	8000298 <__aeabi_dsub>
 8004e44:	4652      	mov	r2, sl
 8004e46:	465b      	mov	r3, fp
 8004e48:	f7fb fe50 	bl	8000aec <__aeabi_dcmplt>
 8004e4c:	2800      	cmp	r0, #0
 8004e4e:	f040 80b5 	bne.w	8004fbc <_dtoa_r+0x6c4>
 8004e52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e54:	429d      	cmp	r5, r3
 8004e56:	d081      	beq.n	8004d5c <_dtoa_r+0x464>
 8004e58:	4b30      	ldr	r3, [pc, #192]	; (8004f1c <_dtoa_r+0x624>)
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	4650      	mov	r0, sl
 8004e5e:	4659      	mov	r1, fp
 8004e60:	f7fb fbd2 	bl	8000608 <__aeabi_dmul>
 8004e64:	4b2d      	ldr	r3, [pc, #180]	; (8004f1c <_dtoa_r+0x624>)
 8004e66:	4682      	mov	sl, r0
 8004e68:	468b      	mov	fp, r1
 8004e6a:	4640      	mov	r0, r8
 8004e6c:	4649      	mov	r1, r9
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f7fb fbca 	bl	8000608 <__aeabi_dmul>
 8004e74:	4680      	mov	r8, r0
 8004e76:	4689      	mov	r9, r1
 8004e78:	e7c6      	b.n	8004e08 <_dtoa_r+0x510>
 8004e7a:	4650      	mov	r0, sl
 8004e7c:	4659      	mov	r1, fp
 8004e7e:	f7fb fbc3 	bl	8000608 <__aeabi_dmul>
 8004e82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e84:	9d01      	ldr	r5, [sp, #4]
 8004e86:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e88:	4682      	mov	sl, r0
 8004e8a:	468b      	mov	fp, r1
 8004e8c:	4649      	mov	r1, r9
 8004e8e:	4640      	mov	r0, r8
 8004e90:	f7fb fe6a 	bl	8000b68 <__aeabi_d2iz>
 8004e94:	4606      	mov	r6, r0
 8004e96:	f7fb fb4d 	bl	8000534 <__aeabi_i2d>
 8004e9a:	3630      	adds	r6, #48	; 0x30
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	4640      	mov	r0, r8
 8004ea2:	4649      	mov	r1, r9
 8004ea4:	f7fb f9f8 	bl	8000298 <__aeabi_dsub>
 8004ea8:	f805 6b01 	strb.w	r6, [r5], #1
 8004eac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004eae:	429d      	cmp	r5, r3
 8004eb0:	4680      	mov	r8, r0
 8004eb2:	4689      	mov	r9, r1
 8004eb4:	f04f 0200 	mov.w	r2, #0
 8004eb8:	d124      	bne.n	8004f04 <_dtoa_r+0x60c>
 8004eba:	4b1b      	ldr	r3, [pc, #108]	; (8004f28 <_dtoa_r+0x630>)
 8004ebc:	4650      	mov	r0, sl
 8004ebe:	4659      	mov	r1, fp
 8004ec0:	f7fb f9ec 	bl	800029c <__adddf3>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	4640      	mov	r0, r8
 8004eca:	4649      	mov	r1, r9
 8004ecc:	f7fb fe2c 	bl	8000b28 <__aeabi_dcmpgt>
 8004ed0:	2800      	cmp	r0, #0
 8004ed2:	d173      	bne.n	8004fbc <_dtoa_r+0x6c4>
 8004ed4:	4652      	mov	r2, sl
 8004ed6:	465b      	mov	r3, fp
 8004ed8:	4913      	ldr	r1, [pc, #76]	; (8004f28 <_dtoa_r+0x630>)
 8004eda:	2000      	movs	r0, #0
 8004edc:	f7fb f9dc 	bl	8000298 <__aeabi_dsub>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	4640      	mov	r0, r8
 8004ee6:	4649      	mov	r1, r9
 8004ee8:	f7fb fe00 	bl	8000aec <__aeabi_dcmplt>
 8004eec:	2800      	cmp	r0, #0
 8004eee:	f43f af35 	beq.w	8004d5c <_dtoa_r+0x464>
 8004ef2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004ef4:	1e6b      	subs	r3, r5, #1
 8004ef6:	930f      	str	r3, [sp, #60]	; 0x3c
 8004ef8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004efc:	2b30      	cmp	r3, #48	; 0x30
 8004efe:	d0f8      	beq.n	8004ef2 <_dtoa_r+0x5fa>
 8004f00:	9700      	str	r7, [sp, #0]
 8004f02:	e049      	b.n	8004f98 <_dtoa_r+0x6a0>
 8004f04:	4b05      	ldr	r3, [pc, #20]	; (8004f1c <_dtoa_r+0x624>)
 8004f06:	f7fb fb7f 	bl	8000608 <__aeabi_dmul>
 8004f0a:	4680      	mov	r8, r0
 8004f0c:	4689      	mov	r9, r1
 8004f0e:	e7bd      	b.n	8004e8c <_dtoa_r+0x594>
 8004f10:	08007980 	.word	0x08007980
 8004f14:	08007958 	.word	0x08007958
 8004f18:	3ff00000 	.word	0x3ff00000
 8004f1c:	40240000 	.word	0x40240000
 8004f20:	401c0000 	.word	0x401c0000
 8004f24:	40140000 	.word	0x40140000
 8004f28:	3fe00000 	.word	0x3fe00000
 8004f2c:	9d01      	ldr	r5, [sp, #4]
 8004f2e:	4656      	mov	r6, sl
 8004f30:	465f      	mov	r7, fp
 8004f32:	4642      	mov	r2, r8
 8004f34:	464b      	mov	r3, r9
 8004f36:	4630      	mov	r0, r6
 8004f38:	4639      	mov	r1, r7
 8004f3a:	f7fb fc8f 	bl	800085c <__aeabi_ddiv>
 8004f3e:	f7fb fe13 	bl	8000b68 <__aeabi_d2iz>
 8004f42:	4682      	mov	sl, r0
 8004f44:	f7fb faf6 	bl	8000534 <__aeabi_i2d>
 8004f48:	4642      	mov	r2, r8
 8004f4a:	464b      	mov	r3, r9
 8004f4c:	f7fb fb5c 	bl	8000608 <__aeabi_dmul>
 8004f50:	4602      	mov	r2, r0
 8004f52:	460b      	mov	r3, r1
 8004f54:	4630      	mov	r0, r6
 8004f56:	4639      	mov	r1, r7
 8004f58:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004f5c:	f7fb f99c 	bl	8000298 <__aeabi_dsub>
 8004f60:	f805 6b01 	strb.w	r6, [r5], #1
 8004f64:	9e01      	ldr	r6, [sp, #4]
 8004f66:	9f03      	ldr	r7, [sp, #12]
 8004f68:	1bae      	subs	r6, r5, r6
 8004f6a:	42b7      	cmp	r7, r6
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	460b      	mov	r3, r1
 8004f70:	d135      	bne.n	8004fde <_dtoa_r+0x6e6>
 8004f72:	f7fb f993 	bl	800029c <__adddf3>
 8004f76:	4642      	mov	r2, r8
 8004f78:	464b      	mov	r3, r9
 8004f7a:	4606      	mov	r6, r0
 8004f7c:	460f      	mov	r7, r1
 8004f7e:	f7fb fdd3 	bl	8000b28 <__aeabi_dcmpgt>
 8004f82:	b9d0      	cbnz	r0, 8004fba <_dtoa_r+0x6c2>
 8004f84:	4642      	mov	r2, r8
 8004f86:	464b      	mov	r3, r9
 8004f88:	4630      	mov	r0, r6
 8004f8a:	4639      	mov	r1, r7
 8004f8c:	f7fb fda4 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f90:	b110      	cbz	r0, 8004f98 <_dtoa_r+0x6a0>
 8004f92:	f01a 0f01 	tst.w	sl, #1
 8004f96:	d110      	bne.n	8004fba <_dtoa_r+0x6c2>
 8004f98:	4620      	mov	r0, r4
 8004f9a:	ee18 1a10 	vmov	r1, s16
 8004f9e:	f000 fe75 	bl	8005c8c <_Bfree>
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	9800      	ldr	r0, [sp, #0]
 8004fa6:	702b      	strb	r3, [r5, #0]
 8004fa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004faa:	3001      	adds	r0, #1
 8004fac:	6018      	str	r0, [r3, #0]
 8004fae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	f43f acf1 	beq.w	8004998 <_dtoa_r+0xa0>
 8004fb6:	601d      	str	r5, [r3, #0]
 8004fb8:	e4ee      	b.n	8004998 <_dtoa_r+0xa0>
 8004fba:	9f00      	ldr	r7, [sp, #0]
 8004fbc:	462b      	mov	r3, r5
 8004fbe:	461d      	mov	r5, r3
 8004fc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004fc4:	2a39      	cmp	r2, #57	; 0x39
 8004fc6:	d106      	bne.n	8004fd6 <_dtoa_r+0x6de>
 8004fc8:	9a01      	ldr	r2, [sp, #4]
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d1f7      	bne.n	8004fbe <_dtoa_r+0x6c6>
 8004fce:	9901      	ldr	r1, [sp, #4]
 8004fd0:	2230      	movs	r2, #48	; 0x30
 8004fd2:	3701      	adds	r7, #1
 8004fd4:	700a      	strb	r2, [r1, #0]
 8004fd6:	781a      	ldrb	r2, [r3, #0]
 8004fd8:	3201      	adds	r2, #1
 8004fda:	701a      	strb	r2, [r3, #0]
 8004fdc:	e790      	b.n	8004f00 <_dtoa_r+0x608>
 8004fde:	4ba6      	ldr	r3, [pc, #664]	; (8005278 <_dtoa_r+0x980>)
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f7fb fb11 	bl	8000608 <__aeabi_dmul>
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	2300      	movs	r3, #0
 8004fea:	4606      	mov	r6, r0
 8004fec:	460f      	mov	r7, r1
 8004fee:	f7fb fd73 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ff2:	2800      	cmp	r0, #0
 8004ff4:	d09d      	beq.n	8004f32 <_dtoa_r+0x63a>
 8004ff6:	e7cf      	b.n	8004f98 <_dtoa_r+0x6a0>
 8004ff8:	9a08      	ldr	r2, [sp, #32]
 8004ffa:	2a00      	cmp	r2, #0
 8004ffc:	f000 80d7 	beq.w	80051ae <_dtoa_r+0x8b6>
 8005000:	9a06      	ldr	r2, [sp, #24]
 8005002:	2a01      	cmp	r2, #1
 8005004:	f300 80ba 	bgt.w	800517c <_dtoa_r+0x884>
 8005008:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800500a:	2a00      	cmp	r2, #0
 800500c:	f000 80b2 	beq.w	8005174 <_dtoa_r+0x87c>
 8005010:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005014:	9e07      	ldr	r6, [sp, #28]
 8005016:	9d04      	ldr	r5, [sp, #16]
 8005018:	9a04      	ldr	r2, [sp, #16]
 800501a:	441a      	add	r2, r3
 800501c:	9204      	str	r2, [sp, #16]
 800501e:	9a05      	ldr	r2, [sp, #20]
 8005020:	2101      	movs	r1, #1
 8005022:	441a      	add	r2, r3
 8005024:	4620      	mov	r0, r4
 8005026:	9205      	str	r2, [sp, #20]
 8005028:	f000 ff32 	bl	8005e90 <__i2b>
 800502c:	4607      	mov	r7, r0
 800502e:	2d00      	cmp	r5, #0
 8005030:	dd0c      	ble.n	800504c <_dtoa_r+0x754>
 8005032:	9b05      	ldr	r3, [sp, #20]
 8005034:	2b00      	cmp	r3, #0
 8005036:	dd09      	ble.n	800504c <_dtoa_r+0x754>
 8005038:	42ab      	cmp	r3, r5
 800503a:	9a04      	ldr	r2, [sp, #16]
 800503c:	bfa8      	it	ge
 800503e:	462b      	movge	r3, r5
 8005040:	1ad2      	subs	r2, r2, r3
 8005042:	9204      	str	r2, [sp, #16]
 8005044:	9a05      	ldr	r2, [sp, #20]
 8005046:	1aed      	subs	r5, r5, r3
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	9305      	str	r3, [sp, #20]
 800504c:	9b07      	ldr	r3, [sp, #28]
 800504e:	b31b      	cbz	r3, 8005098 <_dtoa_r+0x7a0>
 8005050:	9b08      	ldr	r3, [sp, #32]
 8005052:	2b00      	cmp	r3, #0
 8005054:	f000 80af 	beq.w	80051b6 <_dtoa_r+0x8be>
 8005058:	2e00      	cmp	r6, #0
 800505a:	dd13      	ble.n	8005084 <_dtoa_r+0x78c>
 800505c:	4639      	mov	r1, r7
 800505e:	4632      	mov	r2, r6
 8005060:	4620      	mov	r0, r4
 8005062:	f000 ffd5 	bl	8006010 <__pow5mult>
 8005066:	ee18 2a10 	vmov	r2, s16
 800506a:	4601      	mov	r1, r0
 800506c:	4607      	mov	r7, r0
 800506e:	4620      	mov	r0, r4
 8005070:	f000 ff24 	bl	8005ebc <__multiply>
 8005074:	ee18 1a10 	vmov	r1, s16
 8005078:	4680      	mov	r8, r0
 800507a:	4620      	mov	r0, r4
 800507c:	f000 fe06 	bl	8005c8c <_Bfree>
 8005080:	ee08 8a10 	vmov	s16, r8
 8005084:	9b07      	ldr	r3, [sp, #28]
 8005086:	1b9a      	subs	r2, r3, r6
 8005088:	d006      	beq.n	8005098 <_dtoa_r+0x7a0>
 800508a:	ee18 1a10 	vmov	r1, s16
 800508e:	4620      	mov	r0, r4
 8005090:	f000 ffbe 	bl	8006010 <__pow5mult>
 8005094:	ee08 0a10 	vmov	s16, r0
 8005098:	2101      	movs	r1, #1
 800509a:	4620      	mov	r0, r4
 800509c:	f000 fef8 	bl	8005e90 <__i2b>
 80050a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	4606      	mov	r6, r0
 80050a6:	f340 8088 	ble.w	80051ba <_dtoa_r+0x8c2>
 80050aa:	461a      	mov	r2, r3
 80050ac:	4601      	mov	r1, r0
 80050ae:	4620      	mov	r0, r4
 80050b0:	f000 ffae 	bl	8006010 <__pow5mult>
 80050b4:	9b06      	ldr	r3, [sp, #24]
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	4606      	mov	r6, r0
 80050ba:	f340 8081 	ble.w	80051c0 <_dtoa_r+0x8c8>
 80050be:	f04f 0800 	mov.w	r8, #0
 80050c2:	6933      	ldr	r3, [r6, #16]
 80050c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80050c8:	6918      	ldr	r0, [r3, #16]
 80050ca:	f000 fe91 	bl	8005df0 <__hi0bits>
 80050ce:	f1c0 0020 	rsb	r0, r0, #32
 80050d2:	9b05      	ldr	r3, [sp, #20]
 80050d4:	4418      	add	r0, r3
 80050d6:	f010 001f 	ands.w	r0, r0, #31
 80050da:	f000 8092 	beq.w	8005202 <_dtoa_r+0x90a>
 80050de:	f1c0 0320 	rsb	r3, r0, #32
 80050e2:	2b04      	cmp	r3, #4
 80050e4:	f340 808a 	ble.w	80051fc <_dtoa_r+0x904>
 80050e8:	f1c0 001c 	rsb	r0, r0, #28
 80050ec:	9b04      	ldr	r3, [sp, #16]
 80050ee:	4403      	add	r3, r0
 80050f0:	9304      	str	r3, [sp, #16]
 80050f2:	9b05      	ldr	r3, [sp, #20]
 80050f4:	4403      	add	r3, r0
 80050f6:	4405      	add	r5, r0
 80050f8:	9305      	str	r3, [sp, #20]
 80050fa:	9b04      	ldr	r3, [sp, #16]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	dd07      	ble.n	8005110 <_dtoa_r+0x818>
 8005100:	ee18 1a10 	vmov	r1, s16
 8005104:	461a      	mov	r2, r3
 8005106:	4620      	mov	r0, r4
 8005108:	f000 ffdc 	bl	80060c4 <__lshift>
 800510c:	ee08 0a10 	vmov	s16, r0
 8005110:	9b05      	ldr	r3, [sp, #20]
 8005112:	2b00      	cmp	r3, #0
 8005114:	dd05      	ble.n	8005122 <_dtoa_r+0x82a>
 8005116:	4631      	mov	r1, r6
 8005118:	461a      	mov	r2, r3
 800511a:	4620      	mov	r0, r4
 800511c:	f000 ffd2 	bl	80060c4 <__lshift>
 8005120:	4606      	mov	r6, r0
 8005122:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005124:	2b00      	cmp	r3, #0
 8005126:	d06e      	beq.n	8005206 <_dtoa_r+0x90e>
 8005128:	ee18 0a10 	vmov	r0, s16
 800512c:	4631      	mov	r1, r6
 800512e:	f001 f839 	bl	80061a4 <__mcmp>
 8005132:	2800      	cmp	r0, #0
 8005134:	da67      	bge.n	8005206 <_dtoa_r+0x90e>
 8005136:	9b00      	ldr	r3, [sp, #0]
 8005138:	3b01      	subs	r3, #1
 800513a:	ee18 1a10 	vmov	r1, s16
 800513e:	9300      	str	r3, [sp, #0]
 8005140:	220a      	movs	r2, #10
 8005142:	2300      	movs	r3, #0
 8005144:	4620      	mov	r0, r4
 8005146:	f000 fdc3 	bl	8005cd0 <__multadd>
 800514a:	9b08      	ldr	r3, [sp, #32]
 800514c:	ee08 0a10 	vmov	s16, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	f000 81b1 	beq.w	80054b8 <_dtoa_r+0xbc0>
 8005156:	2300      	movs	r3, #0
 8005158:	4639      	mov	r1, r7
 800515a:	220a      	movs	r2, #10
 800515c:	4620      	mov	r0, r4
 800515e:	f000 fdb7 	bl	8005cd0 <__multadd>
 8005162:	9b02      	ldr	r3, [sp, #8]
 8005164:	2b00      	cmp	r3, #0
 8005166:	4607      	mov	r7, r0
 8005168:	f300 808e 	bgt.w	8005288 <_dtoa_r+0x990>
 800516c:	9b06      	ldr	r3, [sp, #24]
 800516e:	2b02      	cmp	r3, #2
 8005170:	dc51      	bgt.n	8005216 <_dtoa_r+0x91e>
 8005172:	e089      	b.n	8005288 <_dtoa_r+0x990>
 8005174:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005176:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800517a:	e74b      	b.n	8005014 <_dtoa_r+0x71c>
 800517c:	9b03      	ldr	r3, [sp, #12]
 800517e:	1e5e      	subs	r6, r3, #1
 8005180:	9b07      	ldr	r3, [sp, #28]
 8005182:	42b3      	cmp	r3, r6
 8005184:	bfbf      	itttt	lt
 8005186:	9b07      	ldrlt	r3, [sp, #28]
 8005188:	9607      	strlt	r6, [sp, #28]
 800518a:	1af2      	sublt	r2, r6, r3
 800518c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800518e:	bfb6      	itet	lt
 8005190:	189b      	addlt	r3, r3, r2
 8005192:	1b9e      	subge	r6, r3, r6
 8005194:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005196:	9b03      	ldr	r3, [sp, #12]
 8005198:	bfb8      	it	lt
 800519a:	2600      	movlt	r6, #0
 800519c:	2b00      	cmp	r3, #0
 800519e:	bfb7      	itett	lt
 80051a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80051a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80051a8:	1a9d      	sublt	r5, r3, r2
 80051aa:	2300      	movlt	r3, #0
 80051ac:	e734      	b.n	8005018 <_dtoa_r+0x720>
 80051ae:	9e07      	ldr	r6, [sp, #28]
 80051b0:	9d04      	ldr	r5, [sp, #16]
 80051b2:	9f08      	ldr	r7, [sp, #32]
 80051b4:	e73b      	b.n	800502e <_dtoa_r+0x736>
 80051b6:	9a07      	ldr	r2, [sp, #28]
 80051b8:	e767      	b.n	800508a <_dtoa_r+0x792>
 80051ba:	9b06      	ldr	r3, [sp, #24]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	dc18      	bgt.n	80051f2 <_dtoa_r+0x8fa>
 80051c0:	f1ba 0f00 	cmp.w	sl, #0
 80051c4:	d115      	bne.n	80051f2 <_dtoa_r+0x8fa>
 80051c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80051ca:	b993      	cbnz	r3, 80051f2 <_dtoa_r+0x8fa>
 80051cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80051d0:	0d1b      	lsrs	r3, r3, #20
 80051d2:	051b      	lsls	r3, r3, #20
 80051d4:	b183      	cbz	r3, 80051f8 <_dtoa_r+0x900>
 80051d6:	9b04      	ldr	r3, [sp, #16]
 80051d8:	3301      	adds	r3, #1
 80051da:	9304      	str	r3, [sp, #16]
 80051dc:	9b05      	ldr	r3, [sp, #20]
 80051de:	3301      	adds	r3, #1
 80051e0:	9305      	str	r3, [sp, #20]
 80051e2:	f04f 0801 	mov.w	r8, #1
 80051e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f47f af6a 	bne.w	80050c2 <_dtoa_r+0x7ca>
 80051ee:	2001      	movs	r0, #1
 80051f0:	e76f      	b.n	80050d2 <_dtoa_r+0x7da>
 80051f2:	f04f 0800 	mov.w	r8, #0
 80051f6:	e7f6      	b.n	80051e6 <_dtoa_r+0x8ee>
 80051f8:	4698      	mov	r8, r3
 80051fa:	e7f4      	b.n	80051e6 <_dtoa_r+0x8ee>
 80051fc:	f43f af7d 	beq.w	80050fa <_dtoa_r+0x802>
 8005200:	4618      	mov	r0, r3
 8005202:	301c      	adds	r0, #28
 8005204:	e772      	b.n	80050ec <_dtoa_r+0x7f4>
 8005206:	9b03      	ldr	r3, [sp, #12]
 8005208:	2b00      	cmp	r3, #0
 800520a:	dc37      	bgt.n	800527c <_dtoa_r+0x984>
 800520c:	9b06      	ldr	r3, [sp, #24]
 800520e:	2b02      	cmp	r3, #2
 8005210:	dd34      	ble.n	800527c <_dtoa_r+0x984>
 8005212:	9b03      	ldr	r3, [sp, #12]
 8005214:	9302      	str	r3, [sp, #8]
 8005216:	9b02      	ldr	r3, [sp, #8]
 8005218:	b96b      	cbnz	r3, 8005236 <_dtoa_r+0x93e>
 800521a:	4631      	mov	r1, r6
 800521c:	2205      	movs	r2, #5
 800521e:	4620      	mov	r0, r4
 8005220:	f000 fd56 	bl	8005cd0 <__multadd>
 8005224:	4601      	mov	r1, r0
 8005226:	4606      	mov	r6, r0
 8005228:	ee18 0a10 	vmov	r0, s16
 800522c:	f000 ffba 	bl	80061a4 <__mcmp>
 8005230:	2800      	cmp	r0, #0
 8005232:	f73f adbb 	bgt.w	8004dac <_dtoa_r+0x4b4>
 8005236:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005238:	9d01      	ldr	r5, [sp, #4]
 800523a:	43db      	mvns	r3, r3
 800523c:	9300      	str	r3, [sp, #0]
 800523e:	f04f 0800 	mov.w	r8, #0
 8005242:	4631      	mov	r1, r6
 8005244:	4620      	mov	r0, r4
 8005246:	f000 fd21 	bl	8005c8c <_Bfree>
 800524a:	2f00      	cmp	r7, #0
 800524c:	f43f aea4 	beq.w	8004f98 <_dtoa_r+0x6a0>
 8005250:	f1b8 0f00 	cmp.w	r8, #0
 8005254:	d005      	beq.n	8005262 <_dtoa_r+0x96a>
 8005256:	45b8      	cmp	r8, r7
 8005258:	d003      	beq.n	8005262 <_dtoa_r+0x96a>
 800525a:	4641      	mov	r1, r8
 800525c:	4620      	mov	r0, r4
 800525e:	f000 fd15 	bl	8005c8c <_Bfree>
 8005262:	4639      	mov	r1, r7
 8005264:	4620      	mov	r0, r4
 8005266:	f000 fd11 	bl	8005c8c <_Bfree>
 800526a:	e695      	b.n	8004f98 <_dtoa_r+0x6a0>
 800526c:	2600      	movs	r6, #0
 800526e:	4637      	mov	r7, r6
 8005270:	e7e1      	b.n	8005236 <_dtoa_r+0x93e>
 8005272:	9700      	str	r7, [sp, #0]
 8005274:	4637      	mov	r7, r6
 8005276:	e599      	b.n	8004dac <_dtoa_r+0x4b4>
 8005278:	40240000 	.word	0x40240000
 800527c:	9b08      	ldr	r3, [sp, #32]
 800527e:	2b00      	cmp	r3, #0
 8005280:	f000 80ca 	beq.w	8005418 <_dtoa_r+0xb20>
 8005284:	9b03      	ldr	r3, [sp, #12]
 8005286:	9302      	str	r3, [sp, #8]
 8005288:	2d00      	cmp	r5, #0
 800528a:	dd05      	ble.n	8005298 <_dtoa_r+0x9a0>
 800528c:	4639      	mov	r1, r7
 800528e:	462a      	mov	r2, r5
 8005290:	4620      	mov	r0, r4
 8005292:	f000 ff17 	bl	80060c4 <__lshift>
 8005296:	4607      	mov	r7, r0
 8005298:	f1b8 0f00 	cmp.w	r8, #0
 800529c:	d05b      	beq.n	8005356 <_dtoa_r+0xa5e>
 800529e:	6879      	ldr	r1, [r7, #4]
 80052a0:	4620      	mov	r0, r4
 80052a2:	f000 fcb3 	bl	8005c0c <_Balloc>
 80052a6:	4605      	mov	r5, r0
 80052a8:	b928      	cbnz	r0, 80052b6 <_dtoa_r+0x9be>
 80052aa:	4b87      	ldr	r3, [pc, #540]	; (80054c8 <_dtoa_r+0xbd0>)
 80052ac:	4602      	mov	r2, r0
 80052ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80052b2:	f7ff bb3b 	b.w	800492c <_dtoa_r+0x34>
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	3202      	adds	r2, #2
 80052ba:	0092      	lsls	r2, r2, #2
 80052bc:	f107 010c 	add.w	r1, r7, #12
 80052c0:	300c      	adds	r0, #12
 80052c2:	f000 fc95 	bl	8005bf0 <memcpy>
 80052c6:	2201      	movs	r2, #1
 80052c8:	4629      	mov	r1, r5
 80052ca:	4620      	mov	r0, r4
 80052cc:	f000 fefa 	bl	80060c4 <__lshift>
 80052d0:	9b01      	ldr	r3, [sp, #4]
 80052d2:	f103 0901 	add.w	r9, r3, #1
 80052d6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80052da:	4413      	add	r3, r2
 80052dc:	9305      	str	r3, [sp, #20]
 80052de:	f00a 0301 	and.w	r3, sl, #1
 80052e2:	46b8      	mov	r8, r7
 80052e4:	9304      	str	r3, [sp, #16]
 80052e6:	4607      	mov	r7, r0
 80052e8:	4631      	mov	r1, r6
 80052ea:	ee18 0a10 	vmov	r0, s16
 80052ee:	f7ff fa77 	bl	80047e0 <quorem>
 80052f2:	4641      	mov	r1, r8
 80052f4:	9002      	str	r0, [sp, #8]
 80052f6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80052fa:	ee18 0a10 	vmov	r0, s16
 80052fe:	f000 ff51 	bl	80061a4 <__mcmp>
 8005302:	463a      	mov	r2, r7
 8005304:	9003      	str	r0, [sp, #12]
 8005306:	4631      	mov	r1, r6
 8005308:	4620      	mov	r0, r4
 800530a:	f000 ff67 	bl	80061dc <__mdiff>
 800530e:	68c2      	ldr	r2, [r0, #12]
 8005310:	f109 3bff 	add.w	fp, r9, #4294967295
 8005314:	4605      	mov	r5, r0
 8005316:	bb02      	cbnz	r2, 800535a <_dtoa_r+0xa62>
 8005318:	4601      	mov	r1, r0
 800531a:	ee18 0a10 	vmov	r0, s16
 800531e:	f000 ff41 	bl	80061a4 <__mcmp>
 8005322:	4602      	mov	r2, r0
 8005324:	4629      	mov	r1, r5
 8005326:	4620      	mov	r0, r4
 8005328:	9207      	str	r2, [sp, #28]
 800532a:	f000 fcaf 	bl	8005c8c <_Bfree>
 800532e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005332:	ea43 0102 	orr.w	r1, r3, r2
 8005336:	9b04      	ldr	r3, [sp, #16]
 8005338:	430b      	orrs	r3, r1
 800533a:	464d      	mov	r5, r9
 800533c:	d10f      	bne.n	800535e <_dtoa_r+0xa66>
 800533e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005342:	d02a      	beq.n	800539a <_dtoa_r+0xaa2>
 8005344:	9b03      	ldr	r3, [sp, #12]
 8005346:	2b00      	cmp	r3, #0
 8005348:	dd02      	ble.n	8005350 <_dtoa_r+0xa58>
 800534a:	9b02      	ldr	r3, [sp, #8]
 800534c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005350:	f88b a000 	strb.w	sl, [fp]
 8005354:	e775      	b.n	8005242 <_dtoa_r+0x94a>
 8005356:	4638      	mov	r0, r7
 8005358:	e7ba      	b.n	80052d0 <_dtoa_r+0x9d8>
 800535a:	2201      	movs	r2, #1
 800535c:	e7e2      	b.n	8005324 <_dtoa_r+0xa2c>
 800535e:	9b03      	ldr	r3, [sp, #12]
 8005360:	2b00      	cmp	r3, #0
 8005362:	db04      	blt.n	800536e <_dtoa_r+0xa76>
 8005364:	9906      	ldr	r1, [sp, #24]
 8005366:	430b      	orrs	r3, r1
 8005368:	9904      	ldr	r1, [sp, #16]
 800536a:	430b      	orrs	r3, r1
 800536c:	d122      	bne.n	80053b4 <_dtoa_r+0xabc>
 800536e:	2a00      	cmp	r2, #0
 8005370:	ddee      	ble.n	8005350 <_dtoa_r+0xa58>
 8005372:	ee18 1a10 	vmov	r1, s16
 8005376:	2201      	movs	r2, #1
 8005378:	4620      	mov	r0, r4
 800537a:	f000 fea3 	bl	80060c4 <__lshift>
 800537e:	4631      	mov	r1, r6
 8005380:	ee08 0a10 	vmov	s16, r0
 8005384:	f000 ff0e 	bl	80061a4 <__mcmp>
 8005388:	2800      	cmp	r0, #0
 800538a:	dc03      	bgt.n	8005394 <_dtoa_r+0xa9c>
 800538c:	d1e0      	bne.n	8005350 <_dtoa_r+0xa58>
 800538e:	f01a 0f01 	tst.w	sl, #1
 8005392:	d0dd      	beq.n	8005350 <_dtoa_r+0xa58>
 8005394:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005398:	d1d7      	bne.n	800534a <_dtoa_r+0xa52>
 800539a:	2339      	movs	r3, #57	; 0x39
 800539c:	f88b 3000 	strb.w	r3, [fp]
 80053a0:	462b      	mov	r3, r5
 80053a2:	461d      	mov	r5, r3
 80053a4:	3b01      	subs	r3, #1
 80053a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80053aa:	2a39      	cmp	r2, #57	; 0x39
 80053ac:	d071      	beq.n	8005492 <_dtoa_r+0xb9a>
 80053ae:	3201      	adds	r2, #1
 80053b0:	701a      	strb	r2, [r3, #0]
 80053b2:	e746      	b.n	8005242 <_dtoa_r+0x94a>
 80053b4:	2a00      	cmp	r2, #0
 80053b6:	dd07      	ble.n	80053c8 <_dtoa_r+0xad0>
 80053b8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80053bc:	d0ed      	beq.n	800539a <_dtoa_r+0xaa2>
 80053be:	f10a 0301 	add.w	r3, sl, #1
 80053c2:	f88b 3000 	strb.w	r3, [fp]
 80053c6:	e73c      	b.n	8005242 <_dtoa_r+0x94a>
 80053c8:	9b05      	ldr	r3, [sp, #20]
 80053ca:	f809 ac01 	strb.w	sl, [r9, #-1]
 80053ce:	4599      	cmp	r9, r3
 80053d0:	d047      	beq.n	8005462 <_dtoa_r+0xb6a>
 80053d2:	ee18 1a10 	vmov	r1, s16
 80053d6:	2300      	movs	r3, #0
 80053d8:	220a      	movs	r2, #10
 80053da:	4620      	mov	r0, r4
 80053dc:	f000 fc78 	bl	8005cd0 <__multadd>
 80053e0:	45b8      	cmp	r8, r7
 80053e2:	ee08 0a10 	vmov	s16, r0
 80053e6:	f04f 0300 	mov.w	r3, #0
 80053ea:	f04f 020a 	mov.w	r2, #10
 80053ee:	4641      	mov	r1, r8
 80053f0:	4620      	mov	r0, r4
 80053f2:	d106      	bne.n	8005402 <_dtoa_r+0xb0a>
 80053f4:	f000 fc6c 	bl	8005cd0 <__multadd>
 80053f8:	4680      	mov	r8, r0
 80053fa:	4607      	mov	r7, r0
 80053fc:	f109 0901 	add.w	r9, r9, #1
 8005400:	e772      	b.n	80052e8 <_dtoa_r+0x9f0>
 8005402:	f000 fc65 	bl	8005cd0 <__multadd>
 8005406:	4639      	mov	r1, r7
 8005408:	4680      	mov	r8, r0
 800540a:	2300      	movs	r3, #0
 800540c:	220a      	movs	r2, #10
 800540e:	4620      	mov	r0, r4
 8005410:	f000 fc5e 	bl	8005cd0 <__multadd>
 8005414:	4607      	mov	r7, r0
 8005416:	e7f1      	b.n	80053fc <_dtoa_r+0xb04>
 8005418:	9b03      	ldr	r3, [sp, #12]
 800541a:	9302      	str	r3, [sp, #8]
 800541c:	9d01      	ldr	r5, [sp, #4]
 800541e:	ee18 0a10 	vmov	r0, s16
 8005422:	4631      	mov	r1, r6
 8005424:	f7ff f9dc 	bl	80047e0 <quorem>
 8005428:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800542c:	9b01      	ldr	r3, [sp, #4]
 800542e:	f805 ab01 	strb.w	sl, [r5], #1
 8005432:	1aea      	subs	r2, r5, r3
 8005434:	9b02      	ldr	r3, [sp, #8]
 8005436:	4293      	cmp	r3, r2
 8005438:	dd09      	ble.n	800544e <_dtoa_r+0xb56>
 800543a:	ee18 1a10 	vmov	r1, s16
 800543e:	2300      	movs	r3, #0
 8005440:	220a      	movs	r2, #10
 8005442:	4620      	mov	r0, r4
 8005444:	f000 fc44 	bl	8005cd0 <__multadd>
 8005448:	ee08 0a10 	vmov	s16, r0
 800544c:	e7e7      	b.n	800541e <_dtoa_r+0xb26>
 800544e:	9b02      	ldr	r3, [sp, #8]
 8005450:	2b00      	cmp	r3, #0
 8005452:	bfc8      	it	gt
 8005454:	461d      	movgt	r5, r3
 8005456:	9b01      	ldr	r3, [sp, #4]
 8005458:	bfd8      	it	le
 800545a:	2501      	movle	r5, #1
 800545c:	441d      	add	r5, r3
 800545e:	f04f 0800 	mov.w	r8, #0
 8005462:	ee18 1a10 	vmov	r1, s16
 8005466:	2201      	movs	r2, #1
 8005468:	4620      	mov	r0, r4
 800546a:	f000 fe2b 	bl	80060c4 <__lshift>
 800546e:	4631      	mov	r1, r6
 8005470:	ee08 0a10 	vmov	s16, r0
 8005474:	f000 fe96 	bl	80061a4 <__mcmp>
 8005478:	2800      	cmp	r0, #0
 800547a:	dc91      	bgt.n	80053a0 <_dtoa_r+0xaa8>
 800547c:	d102      	bne.n	8005484 <_dtoa_r+0xb8c>
 800547e:	f01a 0f01 	tst.w	sl, #1
 8005482:	d18d      	bne.n	80053a0 <_dtoa_r+0xaa8>
 8005484:	462b      	mov	r3, r5
 8005486:	461d      	mov	r5, r3
 8005488:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800548c:	2a30      	cmp	r2, #48	; 0x30
 800548e:	d0fa      	beq.n	8005486 <_dtoa_r+0xb8e>
 8005490:	e6d7      	b.n	8005242 <_dtoa_r+0x94a>
 8005492:	9a01      	ldr	r2, [sp, #4]
 8005494:	429a      	cmp	r2, r3
 8005496:	d184      	bne.n	80053a2 <_dtoa_r+0xaaa>
 8005498:	9b00      	ldr	r3, [sp, #0]
 800549a:	3301      	adds	r3, #1
 800549c:	9300      	str	r3, [sp, #0]
 800549e:	2331      	movs	r3, #49	; 0x31
 80054a0:	7013      	strb	r3, [r2, #0]
 80054a2:	e6ce      	b.n	8005242 <_dtoa_r+0x94a>
 80054a4:	4b09      	ldr	r3, [pc, #36]	; (80054cc <_dtoa_r+0xbd4>)
 80054a6:	f7ff ba95 	b.w	80049d4 <_dtoa_r+0xdc>
 80054aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f47f aa6e 	bne.w	800498e <_dtoa_r+0x96>
 80054b2:	4b07      	ldr	r3, [pc, #28]	; (80054d0 <_dtoa_r+0xbd8>)
 80054b4:	f7ff ba8e 	b.w	80049d4 <_dtoa_r+0xdc>
 80054b8:	9b02      	ldr	r3, [sp, #8]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	dcae      	bgt.n	800541c <_dtoa_r+0xb24>
 80054be:	9b06      	ldr	r3, [sp, #24]
 80054c0:	2b02      	cmp	r3, #2
 80054c2:	f73f aea8 	bgt.w	8005216 <_dtoa_r+0x91e>
 80054c6:	e7a9      	b.n	800541c <_dtoa_r+0xb24>
 80054c8:	08007870 	.word	0x08007870
 80054cc:	08007670 	.word	0x08007670
 80054d0:	080077f1 	.word	0x080077f1

080054d4 <rshift>:
 80054d4:	6903      	ldr	r3, [r0, #16]
 80054d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80054da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80054de:	ea4f 1261 	mov.w	r2, r1, asr #5
 80054e2:	f100 0414 	add.w	r4, r0, #20
 80054e6:	dd45      	ble.n	8005574 <rshift+0xa0>
 80054e8:	f011 011f 	ands.w	r1, r1, #31
 80054ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80054f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80054f4:	d10c      	bne.n	8005510 <rshift+0x3c>
 80054f6:	f100 0710 	add.w	r7, r0, #16
 80054fa:	4629      	mov	r1, r5
 80054fc:	42b1      	cmp	r1, r6
 80054fe:	d334      	bcc.n	800556a <rshift+0x96>
 8005500:	1a9b      	subs	r3, r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	1eea      	subs	r2, r5, #3
 8005506:	4296      	cmp	r6, r2
 8005508:	bf38      	it	cc
 800550a:	2300      	movcc	r3, #0
 800550c:	4423      	add	r3, r4
 800550e:	e015      	b.n	800553c <rshift+0x68>
 8005510:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005514:	f1c1 0820 	rsb	r8, r1, #32
 8005518:	40cf      	lsrs	r7, r1
 800551a:	f105 0e04 	add.w	lr, r5, #4
 800551e:	46a1      	mov	r9, r4
 8005520:	4576      	cmp	r6, lr
 8005522:	46f4      	mov	ip, lr
 8005524:	d815      	bhi.n	8005552 <rshift+0x7e>
 8005526:	1a9a      	subs	r2, r3, r2
 8005528:	0092      	lsls	r2, r2, #2
 800552a:	3a04      	subs	r2, #4
 800552c:	3501      	adds	r5, #1
 800552e:	42ae      	cmp	r6, r5
 8005530:	bf38      	it	cc
 8005532:	2200      	movcc	r2, #0
 8005534:	18a3      	adds	r3, r4, r2
 8005536:	50a7      	str	r7, [r4, r2]
 8005538:	b107      	cbz	r7, 800553c <rshift+0x68>
 800553a:	3304      	adds	r3, #4
 800553c:	1b1a      	subs	r2, r3, r4
 800553e:	42a3      	cmp	r3, r4
 8005540:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005544:	bf08      	it	eq
 8005546:	2300      	moveq	r3, #0
 8005548:	6102      	str	r2, [r0, #16]
 800554a:	bf08      	it	eq
 800554c:	6143      	streq	r3, [r0, #20]
 800554e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005552:	f8dc c000 	ldr.w	ip, [ip]
 8005556:	fa0c fc08 	lsl.w	ip, ip, r8
 800555a:	ea4c 0707 	orr.w	r7, ip, r7
 800555e:	f849 7b04 	str.w	r7, [r9], #4
 8005562:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005566:	40cf      	lsrs	r7, r1
 8005568:	e7da      	b.n	8005520 <rshift+0x4c>
 800556a:	f851 cb04 	ldr.w	ip, [r1], #4
 800556e:	f847 cf04 	str.w	ip, [r7, #4]!
 8005572:	e7c3      	b.n	80054fc <rshift+0x28>
 8005574:	4623      	mov	r3, r4
 8005576:	e7e1      	b.n	800553c <rshift+0x68>

08005578 <__hexdig_fun>:
 8005578:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800557c:	2b09      	cmp	r3, #9
 800557e:	d802      	bhi.n	8005586 <__hexdig_fun+0xe>
 8005580:	3820      	subs	r0, #32
 8005582:	b2c0      	uxtb	r0, r0
 8005584:	4770      	bx	lr
 8005586:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800558a:	2b05      	cmp	r3, #5
 800558c:	d801      	bhi.n	8005592 <__hexdig_fun+0x1a>
 800558e:	3847      	subs	r0, #71	; 0x47
 8005590:	e7f7      	b.n	8005582 <__hexdig_fun+0xa>
 8005592:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005596:	2b05      	cmp	r3, #5
 8005598:	d801      	bhi.n	800559e <__hexdig_fun+0x26>
 800559a:	3827      	subs	r0, #39	; 0x27
 800559c:	e7f1      	b.n	8005582 <__hexdig_fun+0xa>
 800559e:	2000      	movs	r0, #0
 80055a0:	4770      	bx	lr
	...

080055a4 <__gethex>:
 80055a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055a8:	ed2d 8b02 	vpush	{d8}
 80055ac:	b089      	sub	sp, #36	; 0x24
 80055ae:	ee08 0a10 	vmov	s16, r0
 80055b2:	9304      	str	r3, [sp, #16]
 80055b4:	4bb4      	ldr	r3, [pc, #720]	; (8005888 <__gethex+0x2e4>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	9301      	str	r3, [sp, #4]
 80055ba:	4618      	mov	r0, r3
 80055bc:	468b      	mov	fp, r1
 80055be:	4690      	mov	r8, r2
 80055c0:	f7fa fe0e 	bl	80001e0 <strlen>
 80055c4:	9b01      	ldr	r3, [sp, #4]
 80055c6:	f8db 2000 	ldr.w	r2, [fp]
 80055ca:	4403      	add	r3, r0
 80055cc:	4682      	mov	sl, r0
 80055ce:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80055d2:	9305      	str	r3, [sp, #20]
 80055d4:	1c93      	adds	r3, r2, #2
 80055d6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80055da:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80055de:	32fe      	adds	r2, #254	; 0xfe
 80055e0:	18d1      	adds	r1, r2, r3
 80055e2:	461f      	mov	r7, r3
 80055e4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80055e8:	9100      	str	r1, [sp, #0]
 80055ea:	2830      	cmp	r0, #48	; 0x30
 80055ec:	d0f8      	beq.n	80055e0 <__gethex+0x3c>
 80055ee:	f7ff ffc3 	bl	8005578 <__hexdig_fun>
 80055f2:	4604      	mov	r4, r0
 80055f4:	2800      	cmp	r0, #0
 80055f6:	d13a      	bne.n	800566e <__gethex+0xca>
 80055f8:	9901      	ldr	r1, [sp, #4]
 80055fa:	4652      	mov	r2, sl
 80055fc:	4638      	mov	r0, r7
 80055fe:	f001 fa33 	bl	8006a68 <strncmp>
 8005602:	4605      	mov	r5, r0
 8005604:	2800      	cmp	r0, #0
 8005606:	d168      	bne.n	80056da <__gethex+0x136>
 8005608:	f817 000a 	ldrb.w	r0, [r7, sl]
 800560c:	eb07 060a 	add.w	r6, r7, sl
 8005610:	f7ff ffb2 	bl	8005578 <__hexdig_fun>
 8005614:	2800      	cmp	r0, #0
 8005616:	d062      	beq.n	80056de <__gethex+0x13a>
 8005618:	4633      	mov	r3, r6
 800561a:	7818      	ldrb	r0, [r3, #0]
 800561c:	2830      	cmp	r0, #48	; 0x30
 800561e:	461f      	mov	r7, r3
 8005620:	f103 0301 	add.w	r3, r3, #1
 8005624:	d0f9      	beq.n	800561a <__gethex+0x76>
 8005626:	f7ff ffa7 	bl	8005578 <__hexdig_fun>
 800562a:	2301      	movs	r3, #1
 800562c:	fab0 f480 	clz	r4, r0
 8005630:	0964      	lsrs	r4, r4, #5
 8005632:	4635      	mov	r5, r6
 8005634:	9300      	str	r3, [sp, #0]
 8005636:	463a      	mov	r2, r7
 8005638:	4616      	mov	r6, r2
 800563a:	3201      	adds	r2, #1
 800563c:	7830      	ldrb	r0, [r6, #0]
 800563e:	f7ff ff9b 	bl	8005578 <__hexdig_fun>
 8005642:	2800      	cmp	r0, #0
 8005644:	d1f8      	bne.n	8005638 <__gethex+0x94>
 8005646:	9901      	ldr	r1, [sp, #4]
 8005648:	4652      	mov	r2, sl
 800564a:	4630      	mov	r0, r6
 800564c:	f001 fa0c 	bl	8006a68 <strncmp>
 8005650:	b980      	cbnz	r0, 8005674 <__gethex+0xd0>
 8005652:	b94d      	cbnz	r5, 8005668 <__gethex+0xc4>
 8005654:	eb06 050a 	add.w	r5, r6, sl
 8005658:	462a      	mov	r2, r5
 800565a:	4616      	mov	r6, r2
 800565c:	3201      	adds	r2, #1
 800565e:	7830      	ldrb	r0, [r6, #0]
 8005660:	f7ff ff8a 	bl	8005578 <__hexdig_fun>
 8005664:	2800      	cmp	r0, #0
 8005666:	d1f8      	bne.n	800565a <__gethex+0xb6>
 8005668:	1bad      	subs	r5, r5, r6
 800566a:	00ad      	lsls	r5, r5, #2
 800566c:	e004      	b.n	8005678 <__gethex+0xd4>
 800566e:	2400      	movs	r4, #0
 8005670:	4625      	mov	r5, r4
 8005672:	e7e0      	b.n	8005636 <__gethex+0x92>
 8005674:	2d00      	cmp	r5, #0
 8005676:	d1f7      	bne.n	8005668 <__gethex+0xc4>
 8005678:	7833      	ldrb	r3, [r6, #0]
 800567a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800567e:	2b50      	cmp	r3, #80	; 0x50
 8005680:	d13b      	bne.n	80056fa <__gethex+0x156>
 8005682:	7873      	ldrb	r3, [r6, #1]
 8005684:	2b2b      	cmp	r3, #43	; 0x2b
 8005686:	d02c      	beq.n	80056e2 <__gethex+0x13e>
 8005688:	2b2d      	cmp	r3, #45	; 0x2d
 800568a:	d02e      	beq.n	80056ea <__gethex+0x146>
 800568c:	1c71      	adds	r1, r6, #1
 800568e:	f04f 0900 	mov.w	r9, #0
 8005692:	7808      	ldrb	r0, [r1, #0]
 8005694:	f7ff ff70 	bl	8005578 <__hexdig_fun>
 8005698:	1e43      	subs	r3, r0, #1
 800569a:	b2db      	uxtb	r3, r3
 800569c:	2b18      	cmp	r3, #24
 800569e:	d82c      	bhi.n	80056fa <__gethex+0x156>
 80056a0:	f1a0 0210 	sub.w	r2, r0, #16
 80056a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80056a8:	f7ff ff66 	bl	8005578 <__hexdig_fun>
 80056ac:	1e43      	subs	r3, r0, #1
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	2b18      	cmp	r3, #24
 80056b2:	d91d      	bls.n	80056f0 <__gethex+0x14c>
 80056b4:	f1b9 0f00 	cmp.w	r9, #0
 80056b8:	d000      	beq.n	80056bc <__gethex+0x118>
 80056ba:	4252      	negs	r2, r2
 80056bc:	4415      	add	r5, r2
 80056be:	f8cb 1000 	str.w	r1, [fp]
 80056c2:	b1e4      	cbz	r4, 80056fe <__gethex+0x15a>
 80056c4:	9b00      	ldr	r3, [sp, #0]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	bf14      	ite	ne
 80056ca:	2700      	movne	r7, #0
 80056cc:	2706      	moveq	r7, #6
 80056ce:	4638      	mov	r0, r7
 80056d0:	b009      	add	sp, #36	; 0x24
 80056d2:	ecbd 8b02 	vpop	{d8}
 80056d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056da:	463e      	mov	r6, r7
 80056dc:	4625      	mov	r5, r4
 80056de:	2401      	movs	r4, #1
 80056e0:	e7ca      	b.n	8005678 <__gethex+0xd4>
 80056e2:	f04f 0900 	mov.w	r9, #0
 80056e6:	1cb1      	adds	r1, r6, #2
 80056e8:	e7d3      	b.n	8005692 <__gethex+0xee>
 80056ea:	f04f 0901 	mov.w	r9, #1
 80056ee:	e7fa      	b.n	80056e6 <__gethex+0x142>
 80056f0:	230a      	movs	r3, #10
 80056f2:	fb03 0202 	mla	r2, r3, r2, r0
 80056f6:	3a10      	subs	r2, #16
 80056f8:	e7d4      	b.n	80056a4 <__gethex+0x100>
 80056fa:	4631      	mov	r1, r6
 80056fc:	e7df      	b.n	80056be <__gethex+0x11a>
 80056fe:	1bf3      	subs	r3, r6, r7
 8005700:	3b01      	subs	r3, #1
 8005702:	4621      	mov	r1, r4
 8005704:	2b07      	cmp	r3, #7
 8005706:	dc0b      	bgt.n	8005720 <__gethex+0x17c>
 8005708:	ee18 0a10 	vmov	r0, s16
 800570c:	f000 fa7e 	bl	8005c0c <_Balloc>
 8005710:	4604      	mov	r4, r0
 8005712:	b940      	cbnz	r0, 8005726 <__gethex+0x182>
 8005714:	4b5d      	ldr	r3, [pc, #372]	; (800588c <__gethex+0x2e8>)
 8005716:	4602      	mov	r2, r0
 8005718:	21de      	movs	r1, #222	; 0xde
 800571a:	485d      	ldr	r0, [pc, #372]	; (8005890 <__gethex+0x2ec>)
 800571c:	f001 f9c6 	bl	8006aac <__assert_func>
 8005720:	3101      	adds	r1, #1
 8005722:	105b      	asrs	r3, r3, #1
 8005724:	e7ee      	b.n	8005704 <__gethex+0x160>
 8005726:	f100 0914 	add.w	r9, r0, #20
 800572a:	f04f 0b00 	mov.w	fp, #0
 800572e:	f1ca 0301 	rsb	r3, sl, #1
 8005732:	f8cd 9008 	str.w	r9, [sp, #8]
 8005736:	f8cd b000 	str.w	fp, [sp]
 800573a:	9306      	str	r3, [sp, #24]
 800573c:	42b7      	cmp	r7, r6
 800573e:	d340      	bcc.n	80057c2 <__gethex+0x21e>
 8005740:	9802      	ldr	r0, [sp, #8]
 8005742:	9b00      	ldr	r3, [sp, #0]
 8005744:	f840 3b04 	str.w	r3, [r0], #4
 8005748:	eba0 0009 	sub.w	r0, r0, r9
 800574c:	1080      	asrs	r0, r0, #2
 800574e:	0146      	lsls	r6, r0, #5
 8005750:	6120      	str	r0, [r4, #16]
 8005752:	4618      	mov	r0, r3
 8005754:	f000 fb4c 	bl	8005df0 <__hi0bits>
 8005758:	1a30      	subs	r0, r6, r0
 800575a:	f8d8 6000 	ldr.w	r6, [r8]
 800575e:	42b0      	cmp	r0, r6
 8005760:	dd63      	ble.n	800582a <__gethex+0x286>
 8005762:	1b87      	subs	r7, r0, r6
 8005764:	4639      	mov	r1, r7
 8005766:	4620      	mov	r0, r4
 8005768:	f000 fef0 	bl	800654c <__any_on>
 800576c:	4682      	mov	sl, r0
 800576e:	b1a8      	cbz	r0, 800579c <__gethex+0x1f8>
 8005770:	1e7b      	subs	r3, r7, #1
 8005772:	1159      	asrs	r1, r3, #5
 8005774:	f003 021f 	and.w	r2, r3, #31
 8005778:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800577c:	f04f 0a01 	mov.w	sl, #1
 8005780:	fa0a f202 	lsl.w	r2, sl, r2
 8005784:	420a      	tst	r2, r1
 8005786:	d009      	beq.n	800579c <__gethex+0x1f8>
 8005788:	4553      	cmp	r3, sl
 800578a:	dd05      	ble.n	8005798 <__gethex+0x1f4>
 800578c:	1eb9      	subs	r1, r7, #2
 800578e:	4620      	mov	r0, r4
 8005790:	f000 fedc 	bl	800654c <__any_on>
 8005794:	2800      	cmp	r0, #0
 8005796:	d145      	bne.n	8005824 <__gethex+0x280>
 8005798:	f04f 0a02 	mov.w	sl, #2
 800579c:	4639      	mov	r1, r7
 800579e:	4620      	mov	r0, r4
 80057a0:	f7ff fe98 	bl	80054d4 <rshift>
 80057a4:	443d      	add	r5, r7
 80057a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80057aa:	42ab      	cmp	r3, r5
 80057ac:	da4c      	bge.n	8005848 <__gethex+0x2a4>
 80057ae:	ee18 0a10 	vmov	r0, s16
 80057b2:	4621      	mov	r1, r4
 80057b4:	f000 fa6a 	bl	8005c8c <_Bfree>
 80057b8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80057ba:	2300      	movs	r3, #0
 80057bc:	6013      	str	r3, [r2, #0]
 80057be:	27a3      	movs	r7, #163	; 0xa3
 80057c0:	e785      	b.n	80056ce <__gethex+0x12a>
 80057c2:	1e73      	subs	r3, r6, #1
 80057c4:	9a05      	ldr	r2, [sp, #20]
 80057c6:	9303      	str	r3, [sp, #12]
 80057c8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d019      	beq.n	8005804 <__gethex+0x260>
 80057d0:	f1bb 0f20 	cmp.w	fp, #32
 80057d4:	d107      	bne.n	80057e6 <__gethex+0x242>
 80057d6:	9b02      	ldr	r3, [sp, #8]
 80057d8:	9a00      	ldr	r2, [sp, #0]
 80057da:	f843 2b04 	str.w	r2, [r3], #4
 80057de:	9302      	str	r3, [sp, #8]
 80057e0:	2300      	movs	r3, #0
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	469b      	mov	fp, r3
 80057e6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80057ea:	f7ff fec5 	bl	8005578 <__hexdig_fun>
 80057ee:	9b00      	ldr	r3, [sp, #0]
 80057f0:	f000 000f 	and.w	r0, r0, #15
 80057f4:	fa00 f00b 	lsl.w	r0, r0, fp
 80057f8:	4303      	orrs	r3, r0
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	f10b 0b04 	add.w	fp, fp, #4
 8005800:	9b03      	ldr	r3, [sp, #12]
 8005802:	e00d      	b.n	8005820 <__gethex+0x27c>
 8005804:	9b03      	ldr	r3, [sp, #12]
 8005806:	9a06      	ldr	r2, [sp, #24]
 8005808:	4413      	add	r3, r2
 800580a:	42bb      	cmp	r3, r7
 800580c:	d3e0      	bcc.n	80057d0 <__gethex+0x22c>
 800580e:	4618      	mov	r0, r3
 8005810:	9901      	ldr	r1, [sp, #4]
 8005812:	9307      	str	r3, [sp, #28]
 8005814:	4652      	mov	r2, sl
 8005816:	f001 f927 	bl	8006a68 <strncmp>
 800581a:	9b07      	ldr	r3, [sp, #28]
 800581c:	2800      	cmp	r0, #0
 800581e:	d1d7      	bne.n	80057d0 <__gethex+0x22c>
 8005820:	461e      	mov	r6, r3
 8005822:	e78b      	b.n	800573c <__gethex+0x198>
 8005824:	f04f 0a03 	mov.w	sl, #3
 8005828:	e7b8      	b.n	800579c <__gethex+0x1f8>
 800582a:	da0a      	bge.n	8005842 <__gethex+0x29e>
 800582c:	1a37      	subs	r7, r6, r0
 800582e:	4621      	mov	r1, r4
 8005830:	ee18 0a10 	vmov	r0, s16
 8005834:	463a      	mov	r2, r7
 8005836:	f000 fc45 	bl	80060c4 <__lshift>
 800583a:	1bed      	subs	r5, r5, r7
 800583c:	4604      	mov	r4, r0
 800583e:	f100 0914 	add.w	r9, r0, #20
 8005842:	f04f 0a00 	mov.w	sl, #0
 8005846:	e7ae      	b.n	80057a6 <__gethex+0x202>
 8005848:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800584c:	42a8      	cmp	r0, r5
 800584e:	dd72      	ble.n	8005936 <__gethex+0x392>
 8005850:	1b45      	subs	r5, r0, r5
 8005852:	42ae      	cmp	r6, r5
 8005854:	dc36      	bgt.n	80058c4 <__gethex+0x320>
 8005856:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800585a:	2b02      	cmp	r3, #2
 800585c:	d02a      	beq.n	80058b4 <__gethex+0x310>
 800585e:	2b03      	cmp	r3, #3
 8005860:	d02c      	beq.n	80058bc <__gethex+0x318>
 8005862:	2b01      	cmp	r3, #1
 8005864:	d11c      	bne.n	80058a0 <__gethex+0x2fc>
 8005866:	42ae      	cmp	r6, r5
 8005868:	d11a      	bne.n	80058a0 <__gethex+0x2fc>
 800586a:	2e01      	cmp	r6, #1
 800586c:	d112      	bne.n	8005894 <__gethex+0x2f0>
 800586e:	9a04      	ldr	r2, [sp, #16]
 8005870:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005874:	6013      	str	r3, [r2, #0]
 8005876:	2301      	movs	r3, #1
 8005878:	6123      	str	r3, [r4, #16]
 800587a:	f8c9 3000 	str.w	r3, [r9]
 800587e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005880:	2762      	movs	r7, #98	; 0x62
 8005882:	601c      	str	r4, [r3, #0]
 8005884:	e723      	b.n	80056ce <__gethex+0x12a>
 8005886:	bf00      	nop
 8005888:	080078e8 	.word	0x080078e8
 800588c:	08007870 	.word	0x08007870
 8005890:	08007881 	.word	0x08007881
 8005894:	1e71      	subs	r1, r6, #1
 8005896:	4620      	mov	r0, r4
 8005898:	f000 fe58 	bl	800654c <__any_on>
 800589c:	2800      	cmp	r0, #0
 800589e:	d1e6      	bne.n	800586e <__gethex+0x2ca>
 80058a0:	ee18 0a10 	vmov	r0, s16
 80058a4:	4621      	mov	r1, r4
 80058a6:	f000 f9f1 	bl	8005c8c <_Bfree>
 80058aa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80058ac:	2300      	movs	r3, #0
 80058ae:	6013      	str	r3, [r2, #0]
 80058b0:	2750      	movs	r7, #80	; 0x50
 80058b2:	e70c      	b.n	80056ce <__gethex+0x12a>
 80058b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1f2      	bne.n	80058a0 <__gethex+0x2fc>
 80058ba:	e7d8      	b.n	800586e <__gethex+0x2ca>
 80058bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d1d5      	bne.n	800586e <__gethex+0x2ca>
 80058c2:	e7ed      	b.n	80058a0 <__gethex+0x2fc>
 80058c4:	1e6f      	subs	r7, r5, #1
 80058c6:	f1ba 0f00 	cmp.w	sl, #0
 80058ca:	d131      	bne.n	8005930 <__gethex+0x38c>
 80058cc:	b127      	cbz	r7, 80058d8 <__gethex+0x334>
 80058ce:	4639      	mov	r1, r7
 80058d0:	4620      	mov	r0, r4
 80058d2:	f000 fe3b 	bl	800654c <__any_on>
 80058d6:	4682      	mov	sl, r0
 80058d8:	117b      	asrs	r3, r7, #5
 80058da:	2101      	movs	r1, #1
 80058dc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80058e0:	f007 071f 	and.w	r7, r7, #31
 80058e4:	fa01 f707 	lsl.w	r7, r1, r7
 80058e8:	421f      	tst	r7, r3
 80058ea:	4629      	mov	r1, r5
 80058ec:	4620      	mov	r0, r4
 80058ee:	bf18      	it	ne
 80058f0:	f04a 0a02 	orrne.w	sl, sl, #2
 80058f4:	1b76      	subs	r6, r6, r5
 80058f6:	f7ff fded 	bl	80054d4 <rshift>
 80058fa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80058fe:	2702      	movs	r7, #2
 8005900:	f1ba 0f00 	cmp.w	sl, #0
 8005904:	d048      	beq.n	8005998 <__gethex+0x3f4>
 8005906:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800590a:	2b02      	cmp	r3, #2
 800590c:	d015      	beq.n	800593a <__gethex+0x396>
 800590e:	2b03      	cmp	r3, #3
 8005910:	d017      	beq.n	8005942 <__gethex+0x39e>
 8005912:	2b01      	cmp	r3, #1
 8005914:	d109      	bne.n	800592a <__gethex+0x386>
 8005916:	f01a 0f02 	tst.w	sl, #2
 800591a:	d006      	beq.n	800592a <__gethex+0x386>
 800591c:	f8d9 0000 	ldr.w	r0, [r9]
 8005920:	ea4a 0a00 	orr.w	sl, sl, r0
 8005924:	f01a 0f01 	tst.w	sl, #1
 8005928:	d10e      	bne.n	8005948 <__gethex+0x3a4>
 800592a:	f047 0710 	orr.w	r7, r7, #16
 800592e:	e033      	b.n	8005998 <__gethex+0x3f4>
 8005930:	f04f 0a01 	mov.w	sl, #1
 8005934:	e7d0      	b.n	80058d8 <__gethex+0x334>
 8005936:	2701      	movs	r7, #1
 8005938:	e7e2      	b.n	8005900 <__gethex+0x35c>
 800593a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800593c:	f1c3 0301 	rsb	r3, r3, #1
 8005940:	9315      	str	r3, [sp, #84]	; 0x54
 8005942:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005944:	2b00      	cmp	r3, #0
 8005946:	d0f0      	beq.n	800592a <__gethex+0x386>
 8005948:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800594c:	f104 0314 	add.w	r3, r4, #20
 8005950:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8005954:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8005958:	f04f 0c00 	mov.w	ip, #0
 800595c:	4618      	mov	r0, r3
 800595e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005962:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005966:	d01c      	beq.n	80059a2 <__gethex+0x3fe>
 8005968:	3201      	adds	r2, #1
 800596a:	6002      	str	r2, [r0, #0]
 800596c:	2f02      	cmp	r7, #2
 800596e:	f104 0314 	add.w	r3, r4, #20
 8005972:	d13f      	bne.n	80059f4 <__gethex+0x450>
 8005974:	f8d8 2000 	ldr.w	r2, [r8]
 8005978:	3a01      	subs	r2, #1
 800597a:	42b2      	cmp	r2, r6
 800597c:	d10a      	bne.n	8005994 <__gethex+0x3f0>
 800597e:	1171      	asrs	r1, r6, #5
 8005980:	2201      	movs	r2, #1
 8005982:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005986:	f006 061f 	and.w	r6, r6, #31
 800598a:	fa02 f606 	lsl.w	r6, r2, r6
 800598e:	421e      	tst	r6, r3
 8005990:	bf18      	it	ne
 8005992:	4617      	movne	r7, r2
 8005994:	f047 0720 	orr.w	r7, r7, #32
 8005998:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800599a:	601c      	str	r4, [r3, #0]
 800599c:	9b04      	ldr	r3, [sp, #16]
 800599e:	601d      	str	r5, [r3, #0]
 80059a0:	e695      	b.n	80056ce <__gethex+0x12a>
 80059a2:	4299      	cmp	r1, r3
 80059a4:	f843 cc04 	str.w	ip, [r3, #-4]
 80059a8:	d8d8      	bhi.n	800595c <__gethex+0x3b8>
 80059aa:	68a3      	ldr	r3, [r4, #8]
 80059ac:	459b      	cmp	fp, r3
 80059ae:	db19      	blt.n	80059e4 <__gethex+0x440>
 80059b0:	6861      	ldr	r1, [r4, #4]
 80059b2:	ee18 0a10 	vmov	r0, s16
 80059b6:	3101      	adds	r1, #1
 80059b8:	f000 f928 	bl	8005c0c <_Balloc>
 80059bc:	4681      	mov	r9, r0
 80059be:	b918      	cbnz	r0, 80059c8 <__gethex+0x424>
 80059c0:	4b1a      	ldr	r3, [pc, #104]	; (8005a2c <__gethex+0x488>)
 80059c2:	4602      	mov	r2, r0
 80059c4:	2184      	movs	r1, #132	; 0x84
 80059c6:	e6a8      	b.n	800571a <__gethex+0x176>
 80059c8:	6922      	ldr	r2, [r4, #16]
 80059ca:	3202      	adds	r2, #2
 80059cc:	f104 010c 	add.w	r1, r4, #12
 80059d0:	0092      	lsls	r2, r2, #2
 80059d2:	300c      	adds	r0, #12
 80059d4:	f000 f90c 	bl	8005bf0 <memcpy>
 80059d8:	4621      	mov	r1, r4
 80059da:	ee18 0a10 	vmov	r0, s16
 80059de:	f000 f955 	bl	8005c8c <_Bfree>
 80059e2:	464c      	mov	r4, r9
 80059e4:	6923      	ldr	r3, [r4, #16]
 80059e6:	1c5a      	adds	r2, r3, #1
 80059e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80059ec:	6122      	str	r2, [r4, #16]
 80059ee:	2201      	movs	r2, #1
 80059f0:	615a      	str	r2, [r3, #20]
 80059f2:	e7bb      	b.n	800596c <__gethex+0x3c8>
 80059f4:	6922      	ldr	r2, [r4, #16]
 80059f6:	455a      	cmp	r2, fp
 80059f8:	dd0b      	ble.n	8005a12 <__gethex+0x46e>
 80059fa:	2101      	movs	r1, #1
 80059fc:	4620      	mov	r0, r4
 80059fe:	f7ff fd69 	bl	80054d4 <rshift>
 8005a02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005a06:	3501      	adds	r5, #1
 8005a08:	42ab      	cmp	r3, r5
 8005a0a:	f6ff aed0 	blt.w	80057ae <__gethex+0x20a>
 8005a0e:	2701      	movs	r7, #1
 8005a10:	e7c0      	b.n	8005994 <__gethex+0x3f0>
 8005a12:	f016 061f 	ands.w	r6, r6, #31
 8005a16:	d0fa      	beq.n	8005a0e <__gethex+0x46a>
 8005a18:	4453      	add	r3, sl
 8005a1a:	f1c6 0620 	rsb	r6, r6, #32
 8005a1e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8005a22:	f000 f9e5 	bl	8005df0 <__hi0bits>
 8005a26:	42b0      	cmp	r0, r6
 8005a28:	dbe7      	blt.n	80059fa <__gethex+0x456>
 8005a2a:	e7f0      	b.n	8005a0e <__gethex+0x46a>
 8005a2c:	08007870 	.word	0x08007870

08005a30 <L_shift>:
 8005a30:	f1c2 0208 	rsb	r2, r2, #8
 8005a34:	0092      	lsls	r2, r2, #2
 8005a36:	b570      	push	{r4, r5, r6, lr}
 8005a38:	f1c2 0620 	rsb	r6, r2, #32
 8005a3c:	6843      	ldr	r3, [r0, #4]
 8005a3e:	6804      	ldr	r4, [r0, #0]
 8005a40:	fa03 f506 	lsl.w	r5, r3, r6
 8005a44:	432c      	orrs	r4, r5
 8005a46:	40d3      	lsrs	r3, r2
 8005a48:	6004      	str	r4, [r0, #0]
 8005a4a:	f840 3f04 	str.w	r3, [r0, #4]!
 8005a4e:	4288      	cmp	r0, r1
 8005a50:	d3f4      	bcc.n	8005a3c <L_shift+0xc>
 8005a52:	bd70      	pop	{r4, r5, r6, pc}

08005a54 <__match>:
 8005a54:	b530      	push	{r4, r5, lr}
 8005a56:	6803      	ldr	r3, [r0, #0]
 8005a58:	3301      	adds	r3, #1
 8005a5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a5e:	b914      	cbnz	r4, 8005a66 <__match+0x12>
 8005a60:	6003      	str	r3, [r0, #0]
 8005a62:	2001      	movs	r0, #1
 8005a64:	bd30      	pop	{r4, r5, pc}
 8005a66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a6a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8005a6e:	2d19      	cmp	r5, #25
 8005a70:	bf98      	it	ls
 8005a72:	3220      	addls	r2, #32
 8005a74:	42a2      	cmp	r2, r4
 8005a76:	d0f0      	beq.n	8005a5a <__match+0x6>
 8005a78:	2000      	movs	r0, #0
 8005a7a:	e7f3      	b.n	8005a64 <__match+0x10>

08005a7c <__hexnan>:
 8005a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a80:	680b      	ldr	r3, [r1, #0]
 8005a82:	115e      	asrs	r6, r3, #5
 8005a84:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005a88:	f013 031f 	ands.w	r3, r3, #31
 8005a8c:	b087      	sub	sp, #28
 8005a8e:	bf18      	it	ne
 8005a90:	3604      	addne	r6, #4
 8005a92:	2500      	movs	r5, #0
 8005a94:	1f37      	subs	r7, r6, #4
 8005a96:	4690      	mov	r8, r2
 8005a98:	6802      	ldr	r2, [r0, #0]
 8005a9a:	9301      	str	r3, [sp, #4]
 8005a9c:	4682      	mov	sl, r0
 8005a9e:	f846 5c04 	str.w	r5, [r6, #-4]
 8005aa2:	46b9      	mov	r9, r7
 8005aa4:	463c      	mov	r4, r7
 8005aa6:	9502      	str	r5, [sp, #8]
 8005aa8:	46ab      	mov	fp, r5
 8005aaa:	7851      	ldrb	r1, [r2, #1]
 8005aac:	1c53      	adds	r3, r2, #1
 8005aae:	9303      	str	r3, [sp, #12]
 8005ab0:	b341      	cbz	r1, 8005b04 <__hexnan+0x88>
 8005ab2:	4608      	mov	r0, r1
 8005ab4:	9205      	str	r2, [sp, #20]
 8005ab6:	9104      	str	r1, [sp, #16]
 8005ab8:	f7ff fd5e 	bl	8005578 <__hexdig_fun>
 8005abc:	2800      	cmp	r0, #0
 8005abe:	d14f      	bne.n	8005b60 <__hexnan+0xe4>
 8005ac0:	9904      	ldr	r1, [sp, #16]
 8005ac2:	9a05      	ldr	r2, [sp, #20]
 8005ac4:	2920      	cmp	r1, #32
 8005ac6:	d818      	bhi.n	8005afa <__hexnan+0x7e>
 8005ac8:	9b02      	ldr	r3, [sp, #8]
 8005aca:	459b      	cmp	fp, r3
 8005acc:	dd13      	ble.n	8005af6 <__hexnan+0x7a>
 8005ace:	454c      	cmp	r4, r9
 8005ad0:	d206      	bcs.n	8005ae0 <__hexnan+0x64>
 8005ad2:	2d07      	cmp	r5, #7
 8005ad4:	dc04      	bgt.n	8005ae0 <__hexnan+0x64>
 8005ad6:	462a      	mov	r2, r5
 8005ad8:	4649      	mov	r1, r9
 8005ada:	4620      	mov	r0, r4
 8005adc:	f7ff ffa8 	bl	8005a30 <L_shift>
 8005ae0:	4544      	cmp	r4, r8
 8005ae2:	d950      	bls.n	8005b86 <__hexnan+0x10a>
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	f1a4 0904 	sub.w	r9, r4, #4
 8005aea:	f844 3c04 	str.w	r3, [r4, #-4]
 8005aee:	f8cd b008 	str.w	fp, [sp, #8]
 8005af2:	464c      	mov	r4, r9
 8005af4:	461d      	mov	r5, r3
 8005af6:	9a03      	ldr	r2, [sp, #12]
 8005af8:	e7d7      	b.n	8005aaa <__hexnan+0x2e>
 8005afa:	2929      	cmp	r1, #41	; 0x29
 8005afc:	d156      	bne.n	8005bac <__hexnan+0x130>
 8005afe:	3202      	adds	r2, #2
 8005b00:	f8ca 2000 	str.w	r2, [sl]
 8005b04:	f1bb 0f00 	cmp.w	fp, #0
 8005b08:	d050      	beq.n	8005bac <__hexnan+0x130>
 8005b0a:	454c      	cmp	r4, r9
 8005b0c:	d206      	bcs.n	8005b1c <__hexnan+0xa0>
 8005b0e:	2d07      	cmp	r5, #7
 8005b10:	dc04      	bgt.n	8005b1c <__hexnan+0xa0>
 8005b12:	462a      	mov	r2, r5
 8005b14:	4649      	mov	r1, r9
 8005b16:	4620      	mov	r0, r4
 8005b18:	f7ff ff8a 	bl	8005a30 <L_shift>
 8005b1c:	4544      	cmp	r4, r8
 8005b1e:	d934      	bls.n	8005b8a <__hexnan+0x10e>
 8005b20:	f1a8 0204 	sub.w	r2, r8, #4
 8005b24:	4623      	mov	r3, r4
 8005b26:	f853 1b04 	ldr.w	r1, [r3], #4
 8005b2a:	f842 1f04 	str.w	r1, [r2, #4]!
 8005b2e:	429f      	cmp	r7, r3
 8005b30:	d2f9      	bcs.n	8005b26 <__hexnan+0xaa>
 8005b32:	1b3b      	subs	r3, r7, r4
 8005b34:	f023 0303 	bic.w	r3, r3, #3
 8005b38:	3304      	adds	r3, #4
 8005b3a:	3401      	adds	r4, #1
 8005b3c:	3e03      	subs	r6, #3
 8005b3e:	42b4      	cmp	r4, r6
 8005b40:	bf88      	it	hi
 8005b42:	2304      	movhi	r3, #4
 8005b44:	4443      	add	r3, r8
 8005b46:	2200      	movs	r2, #0
 8005b48:	f843 2b04 	str.w	r2, [r3], #4
 8005b4c:	429f      	cmp	r7, r3
 8005b4e:	d2fb      	bcs.n	8005b48 <__hexnan+0xcc>
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	b91b      	cbnz	r3, 8005b5c <__hexnan+0xe0>
 8005b54:	4547      	cmp	r7, r8
 8005b56:	d127      	bne.n	8005ba8 <__hexnan+0x12c>
 8005b58:	2301      	movs	r3, #1
 8005b5a:	603b      	str	r3, [r7, #0]
 8005b5c:	2005      	movs	r0, #5
 8005b5e:	e026      	b.n	8005bae <__hexnan+0x132>
 8005b60:	3501      	adds	r5, #1
 8005b62:	2d08      	cmp	r5, #8
 8005b64:	f10b 0b01 	add.w	fp, fp, #1
 8005b68:	dd06      	ble.n	8005b78 <__hexnan+0xfc>
 8005b6a:	4544      	cmp	r4, r8
 8005b6c:	d9c3      	bls.n	8005af6 <__hexnan+0x7a>
 8005b6e:	2300      	movs	r3, #0
 8005b70:	f844 3c04 	str.w	r3, [r4, #-4]
 8005b74:	2501      	movs	r5, #1
 8005b76:	3c04      	subs	r4, #4
 8005b78:	6822      	ldr	r2, [r4, #0]
 8005b7a:	f000 000f 	and.w	r0, r0, #15
 8005b7e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8005b82:	6022      	str	r2, [r4, #0]
 8005b84:	e7b7      	b.n	8005af6 <__hexnan+0x7a>
 8005b86:	2508      	movs	r5, #8
 8005b88:	e7b5      	b.n	8005af6 <__hexnan+0x7a>
 8005b8a:	9b01      	ldr	r3, [sp, #4]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d0df      	beq.n	8005b50 <__hexnan+0xd4>
 8005b90:	f04f 32ff 	mov.w	r2, #4294967295
 8005b94:	f1c3 0320 	rsb	r3, r3, #32
 8005b98:	fa22 f303 	lsr.w	r3, r2, r3
 8005b9c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8005ba0:	401a      	ands	r2, r3
 8005ba2:	f846 2c04 	str.w	r2, [r6, #-4]
 8005ba6:	e7d3      	b.n	8005b50 <__hexnan+0xd4>
 8005ba8:	3f04      	subs	r7, #4
 8005baa:	e7d1      	b.n	8005b50 <__hexnan+0xd4>
 8005bac:	2004      	movs	r0, #4
 8005bae:	b007      	add	sp, #28
 8005bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005bb4 <_localeconv_r>:
 8005bb4:	4800      	ldr	r0, [pc, #0]	; (8005bb8 <_localeconv_r+0x4>)
 8005bb6:	4770      	bx	lr
 8005bb8:	20000158 	.word	0x20000158

08005bbc <malloc>:
 8005bbc:	4b02      	ldr	r3, [pc, #8]	; (8005bc8 <malloc+0xc>)
 8005bbe:	4601      	mov	r1, r0
 8005bc0:	6818      	ldr	r0, [r3, #0]
 8005bc2:	f000 bd67 	b.w	8006694 <_malloc_r>
 8005bc6:	bf00      	nop
 8005bc8:	20000000 	.word	0x20000000

08005bcc <__ascii_mbtowc>:
 8005bcc:	b082      	sub	sp, #8
 8005bce:	b901      	cbnz	r1, 8005bd2 <__ascii_mbtowc+0x6>
 8005bd0:	a901      	add	r1, sp, #4
 8005bd2:	b142      	cbz	r2, 8005be6 <__ascii_mbtowc+0x1a>
 8005bd4:	b14b      	cbz	r3, 8005bea <__ascii_mbtowc+0x1e>
 8005bd6:	7813      	ldrb	r3, [r2, #0]
 8005bd8:	600b      	str	r3, [r1, #0]
 8005bda:	7812      	ldrb	r2, [r2, #0]
 8005bdc:	1e10      	subs	r0, r2, #0
 8005bde:	bf18      	it	ne
 8005be0:	2001      	movne	r0, #1
 8005be2:	b002      	add	sp, #8
 8005be4:	4770      	bx	lr
 8005be6:	4610      	mov	r0, r2
 8005be8:	e7fb      	b.n	8005be2 <__ascii_mbtowc+0x16>
 8005bea:	f06f 0001 	mvn.w	r0, #1
 8005bee:	e7f8      	b.n	8005be2 <__ascii_mbtowc+0x16>

08005bf0 <memcpy>:
 8005bf0:	440a      	add	r2, r1
 8005bf2:	4291      	cmp	r1, r2
 8005bf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005bf8:	d100      	bne.n	8005bfc <memcpy+0xc>
 8005bfa:	4770      	bx	lr
 8005bfc:	b510      	push	{r4, lr}
 8005bfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c06:	4291      	cmp	r1, r2
 8005c08:	d1f9      	bne.n	8005bfe <memcpy+0xe>
 8005c0a:	bd10      	pop	{r4, pc}

08005c0c <_Balloc>:
 8005c0c:	b570      	push	{r4, r5, r6, lr}
 8005c0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005c10:	4604      	mov	r4, r0
 8005c12:	460d      	mov	r5, r1
 8005c14:	b976      	cbnz	r6, 8005c34 <_Balloc+0x28>
 8005c16:	2010      	movs	r0, #16
 8005c18:	f7ff ffd0 	bl	8005bbc <malloc>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	6260      	str	r0, [r4, #36]	; 0x24
 8005c20:	b920      	cbnz	r0, 8005c2c <_Balloc+0x20>
 8005c22:	4b18      	ldr	r3, [pc, #96]	; (8005c84 <_Balloc+0x78>)
 8005c24:	4818      	ldr	r0, [pc, #96]	; (8005c88 <_Balloc+0x7c>)
 8005c26:	2166      	movs	r1, #102	; 0x66
 8005c28:	f000 ff40 	bl	8006aac <__assert_func>
 8005c2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c30:	6006      	str	r6, [r0, #0]
 8005c32:	60c6      	str	r6, [r0, #12]
 8005c34:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005c36:	68f3      	ldr	r3, [r6, #12]
 8005c38:	b183      	cbz	r3, 8005c5c <_Balloc+0x50>
 8005c3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005c42:	b9b8      	cbnz	r0, 8005c74 <_Balloc+0x68>
 8005c44:	2101      	movs	r1, #1
 8005c46:	fa01 f605 	lsl.w	r6, r1, r5
 8005c4a:	1d72      	adds	r2, r6, #5
 8005c4c:	0092      	lsls	r2, r2, #2
 8005c4e:	4620      	mov	r0, r4
 8005c50:	f000 fc9d 	bl	800658e <_calloc_r>
 8005c54:	b160      	cbz	r0, 8005c70 <_Balloc+0x64>
 8005c56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005c5a:	e00e      	b.n	8005c7a <_Balloc+0x6e>
 8005c5c:	2221      	movs	r2, #33	; 0x21
 8005c5e:	2104      	movs	r1, #4
 8005c60:	4620      	mov	r0, r4
 8005c62:	f000 fc94 	bl	800658e <_calloc_r>
 8005c66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c68:	60f0      	str	r0, [r6, #12]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1e4      	bne.n	8005c3a <_Balloc+0x2e>
 8005c70:	2000      	movs	r0, #0
 8005c72:	bd70      	pop	{r4, r5, r6, pc}
 8005c74:	6802      	ldr	r2, [r0, #0]
 8005c76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005c80:	e7f7      	b.n	8005c72 <_Balloc+0x66>
 8005c82:	bf00      	nop
 8005c84:	080077fe 	.word	0x080077fe
 8005c88:	080078fc 	.word	0x080078fc

08005c8c <_Bfree>:
 8005c8c:	b570      	push	{r4, r5, r6, lr}
 8005c8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005c90:	4605      	mov	r5, r0
 8005c92:	460c      	mov	r4, r1
 8005c94:	b976      	cbnz	r6, 8005cb4 <_Bfree+0x28>
 8005c96:	2010      	movs	r0, #16
 8005c98:	f7ff ff90 	bl	8005bbc <malloc>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	6268      	str	r0, [r5, #36]	; 0x24
 8005ca0:	b920      	cbnz	r0, 8005cac <_Bfree+0x20>
 8005ca2:	4b09      	ldr	r3, [pc, #36]	; (8005cc8 <_Bfree+0x3c>)
 8005ca4:	4809      	ldr	r0, [pc, #36]	; (8005ccc <_Bfree+0x40>)
 8005ca6:	218a      	movs	r1, #138	; 0x8a
 8005ca8:	f000 ff00 	bl	8006aac <__assert_func>
 8005cac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005cb0:	6006      	str	r6, [r0, #0]
 8005cb2:	60c6      	str	r6, [r0, #12]
 8005cb4:	b13c      	cbz	r4, 8005cc6 <_Bfree+0x3a>
 8005cb6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005cb8:	6862      	ldr	r2, [r4, #4]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005cc0:	6021      	str	r1, [r4, #0]
 8005cc2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005cc6:	bd70      	pop	{r4, r5, r6, pc}
 8005cc8:	080077fe 	.word	0x080077fe
 8005ccc:	080078fc 	.word	0x080078fc

08005cd0 <__multadd>:
 8005cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cd4:	690d      	ldr	r5, [r1, #16]
 8005cd6:	4607      	mov	r7, r0
 8005cd8:	460c      	mov	r4, r1
 8005cda:	461e      	mov	r6, r3
 8005cdc:	f101 0c14 	add.w	ip, r1, #20
 8005ce0:	2000      	movs	r0, #0
 8005ce2:	f8dc 3000 	ldr.w	r3, [ip]
 8005ce6:	b299      	uxth	r1, r3
 8005ce8:	fb02 6101 	mla	r1, r2, r1, r6
 8005cec:	0c1e      	lsrs	r6, r3, #16
 8005cee:	0c0b      	lsrs	r3, r1, #16
 8005cf0:	fb02 3306 	mla	r3, r2, r6, r3
 8005cf4:	b289      	uxth	r1, r1
 8005cf6:	3001      	adds	r0, #1
 8005cf8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005cfc:	4285      	cmp	r5, r0
 8005cfe:	f84c 1b04 	str.w	r1, [ip], #4
 8005d02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005d06:	dcec      	bgt.n	8005ce2 <__multadd+0x12>
 8005d08:	b30e      	cbz	r6, 8005d4e <__multadd+0x7e>
 8005d0a:	68a3      	ldr	r3, [r4, #8]
 8005d0c:	42ab      	cmp	r3, r5
 8005d0e:	dc19      	bgt.n	8005d44 <__multadd+0x74>
 8005d10:	6861      	ldr	r1, [r4, #4]
 8005d12:	4638      	mov	r0, r7
 8005d14:	3101      	adds	r1, #1
 8005d16:	f7ff ff79 	bl	8005c0c <_Balloc>
 8005d1a:	4680      	mov	r8, r0
 8005d1c:	b928      	cbnz	r0, 8005d2a <__multadd+0x5a>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	4b0c      	ldr	r3, [pc, #48]	; (8005d54 <__multadd+0x84>)
 8005d22:	480d      	ldr	r0, [pc, #52]	; (8005d58 <__multadd+0x88>)
 8005d24:	21b5      	movs	r1, #181	; 0xb5
 8005d26:	f000 fec1 	bl	8006aac <__assert_func>
 8005d2a:	6922      	ldr	r2, [r4, #16]
 8005d2c:	3202      	adds	r2, #2
 8005d2e:	f104 010c 	add.w	r1, r4, #12
 8005d32:	0092      	lsls	r2, r2, #2
 8005d34:	300c      	adds	r0, #12
 8005d36:	f7ff ff5b 	bl	8005bf0 <memcpy>
 8005d3a:	4621      	mov	r1, r4
 8005d3c:	4638      	mov	r0, r7
 8005d3e:	f7ff ffa5 	bl	8005c8c <_Bfree>
 8005d42:	4644      	mov	r4, r8
 8005d44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005d48:	3501      	adds	r5, #1
 8005d4a:	615e      	str	r6, [r3, #20]
 8005d4c:	6125      	str	r5, [r4, #16]
 8005d4e:	4620      	mov	r0, r4
 8005d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d54:	08007870 	.word	0x08007870
 8005d58:	080078fc 	.word	0x080078fc

08005d5c <__s2b>:
 8005d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d60:	460c      	mov	r4, r1
 8005d62:	4615      	mov	r5, r2
 8005d64:	461f      	mov	r7, r3
 8005d66:	2209      	movs	r2, #9
 8005d68:	3308      	adds	r3, #8
 8005d6a:	4606      	mov	r6, r0
 8005d6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d70:	2100      	movs	r1, #0
 8005d72:	2201      	movs	r2, #1
 8005d74:	429a      	cmp	r2, r3
 8005d76:	db09      	blt.n	8005d8c <__s2b+0x30>
 8005d78:	4630      	mov	r0, r6
 8005d7a:	f7ff ff47 	bl	8005c0c <_Balloc>
 8005d7e:	b940      	cbnz	r0, 8005d92 <__s2b+0x36>
 8005d80:	4602      	mov	r2, r0
 8005d82:	4b19      	ldr	r3, [pc, #100]	; (8005de8 <__s2b+0x8c>)
 8005d84:	4819      	ldr	r0, [pc, #100]	; (8005dec <__s2b+0x90>)
 8005d86:	21ce      	movs	r1, #206	; 0xce
 8005d88:	f000 fe90 	bl	8006aac <__assert_func>
 8005d8c:	0052      	lsls	r2, r2, #1
 8005d8e:	3101      	adds	r1, #1
 8005d90:	e7f0      	b.n	8005d74 <__s2b+0x18>
 8005d92:	9b08      	ldr	r3, [sp, #32]
 8005d94:	6143      	str	r3, [r0, #20]
 8005d96:	2d09      	cmp	r5, #9
 8005d98:	f04f 0301 	mov.w	r3, #1
 8005d9c:	6103      	str	r3, [r0, #16]
 8005d9e:	dd16      	ble.n	8005dce <__s2b+0x72>
 8005da0:	f104 0909 	add.w	r9, r4, #9
 8005da4:	46c8      	mov	r8, r9
 8005da6:	442c      	add	r4, r5
 8005da8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005dac:	4601      	mov	r1, r0
 8005dae:	3b30      	subs	r3, #48	; 0x30
 8005db0:	220a      	movs	r2, #10
 8005db2:	4630      	mov	r0, r6
 8005db4:	f7ff ff8c 	bl	8005cd0 <__multadd>
 8005db8:	45a0      	cmp	r8, r4
 8005dba:	d1f5      	bne.n	8005da8 <__s2b+0x4c>
 8005dbc:	f1a5 0408 	sub.w	r4, r5, #8
 8005dc0:	444c      	add	r4, r9
 8005dc2:	1b2d      	subs	r5, r5, r4
 8005dc4:	1963      	adds	r3, r4, r5
 8005dc6:	42bb      	cmp	r3, r7
 8005dc8:	db04      	blt.n	8005dd4 <__s2b+0x78>
 8005dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005dce:	340a      	adds	r4, #10
 8005dd0:	2509      	movs	r5, #9
 8005dd2:	e7f6      	b.n	8005dc2 <__s2b+0x66>
 8005dd4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005dd8:	4601      	mov	r1, r0
 8005dda:	3b30      	subs	r3, #48	; 0x30
 8005ddc:	220a      	movs	r2, #10
 8005dde:	4630      	mov	r0, r6
 8005de0:	f7ff ff76 	bl	8005cd0 <__multadd>
 8005de4:	e7ee      	b.n	8005dc4 <__s2b+0x68>
 8005de6:	bf00      	nop
 8005de8:	08007870 	.word	0x08007870
 8005dec:	080078fc 	.word	0x080078fc

08005df0 <__hi0bits>:
 8005df0:	0c03      	lsrs	r3, r0, #16
 8005df2:	041b      	lsls	r3, r3, #16
 8005df4:	b9d3      	cbnz	r3, 8005e2c <__hi0bits+0x3c>
 8005df6:	0400      	lsls	r0, r0, #16
 8005df8:	2310      	movs	r3, #16
 8005dfa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005dfe:	bf04      	itt	eq
 8005e00:	0200      	lsleq	r0, r0, #8
 8005e02:	3308      	addeq	r3, #8
 8005e04:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005e08:	bf04      	itt	eq
 8005e0a:	0100      	lsleq	r0, r0, #4
 8005e0c:	3304      	addeq	r3, #4
 8005e0e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005e12:	bf04      	itt	eq
 8005e14:	0080      	lsleq	r0, r0, #2
 8005e16:	3302      	addeq	r3, #2
 8005e18:	2800      	cmp	r0, #0
 8005e1a:	db05      	blt.n	8005e28 <__hi0bits+0x38>
 8005e1c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005e20:	f103 0301 	add.w	r3, r3, #1
 8005e24:	bf08      	it	eq
 8005e26:	2320      	moveq	r3, #32
 8005e28:	4618      	mov	r0, r3
 8005e2a:	4770      	bx	lr
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	e7e4      	b.n	8005dfa <__hi0bits+0xa>

08005e30 <__lo0bits>:
 8005e30:	6803      	ldr	r3, [r0, #0]
 8005e32:	f013 0207 	ands.w	r2, r3, #7
 8005e36:	4601      	mov	r1, r0
 8005e38:	d00b      	beq.n	8005e52 <__lo0bits+0x22>
 8005e3a:	07da      	lsls	r2, r3, #31
 8005e3c:	d423      	bmi.n	8005e86 <__lo0bits+0x56>
 8005e3e:	0798      	lsls	r0, r3, #30
 8005e40:	bf49      	itett	mi
 8005e42:	085b      	lsrmi	r3, r3, #1
 8005e44:	089b      	lsrpl	r3, r3, #2
 8005e46:	2001      	movmi	r0, #1
 8005e48:	600b      	strmi	r3, [r1, #0]
 8005e4a:	bf5c      	itt	pl
 8005e4c:	600b      	strpl	r3, [r1, #0]
 8005e4e:	2002      	movpl	r0, #2
 8005e50:	4770      	bx	lr
 8005e52:	b298      	uxth	r0, r3
 8005e54:	b9a8      	cbnz	r0, 8005e82 <__lo0bits+0x52>
 8005e56:	0c1b      	lsrs	r3, r3, #16
 8005e58:	2010      	movs	r0, #16
 8005e5a:	b2da      	uxtb	r2, r3
 8005e5c:	b90a      	cbnz	r2, 8005e62 <__lo0bits+0x32>
 8005e5e:	3008      	adds	r0, #8
 8005e60:	0a1b      	lsrs	r3, r3, #8
 8005e62:	071a      	lsls	r2, r3, #28
 8005e64:	bf04      	itt	eq
 8005e66:	091b      	lsreq	r3, r3, #4
 8005e68:	3004      	addeq	r0, #4
 8005e6a:	079a      	lsls	r2, r3, #30
 8005e6c:	bf04      	itt	eq
 8005e6e:	089b      	lsreq	r3, r3, #2
 8005e70:	3002      	addeq	r0, #2
 8005e72:	07da      	lsls	r2, r3, #31
 8005e74:	d403      	bmi.n	8005e7e <__lo0bits+0x4e>
 8005e76:	085b      	lsrs	r3, r3, #1
 8005e78:	f100 0001 	add.w	r0, r0, #1
 8005e7c:	d005      	beq.n	8005e8a <__lo0bits+0x5a>
 8005e7e:	600b      	str	r3, [r1, #0]
 8005e80:	4770      	bx	lr
 8005e82:	4610      	mov	r0, r2
 8005e84:	e7e9      	b.n	8005e5a <__lo0bits+0x2a>
 8005e86:	2000      	movs	r0, #0
 8005e88:	4770      	bx	lr
 8005e8a:	2020      	movs	r0, #32
 8005e8c:	4770      	bx	lr
	...

08005e90 <__i2b>:
 8005e90:	b510      	push	{r4, lr}
 8005e92:	460c      	mov	r4, r1
 8005e94:	2101      	movs	r1, #1
 8005e96:	f7ff feb9 	bl	8005c0c <_Balloc>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	b928      	cbnz	r0, 8005eaa <__i2b+0x1a>
 8005e9e:	4b05      	ldr	r3, [pc, #20]	; (8005eb4 <__i2b+0x24>)
 8005ea0:	4805      	ldr	r0, [pc, #20]	; (8005eb8 <__i2b+0x28>)
 8005ea2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005ea6:	f000 fe01 	bl	8006aac <__assert_func>
 8005eaa:	2301      	movs	r3, #1
 8005eac:	6144      	str	r4, [r0, #20]
 8005eae:	6103      	str	r3, [r0, #16]
 8005eb0:	bd10      	pop	{r4, pc}
 8005eb2:	bf00      	nop
 8005eb4:	08007870 	.word	0x08007870
 8005eb8:	080078fc 	.word	0x080078fc

08005ebc <__multiply>:
 8005ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec0:	4691      	mov	r9, r2
 8005ec2:	690a      	ldr	r2, [r1, #16]
 8005ec4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	bfb8      	it	lt
 8005ecc:	460b      	movlt	r3, r1
 8005ece:	460c      	mov	r4, r1
 8005ed0:	bfbc      	itt	lt
 8005ed2:	464c      	movlt	r4, r9
 8005ed4:	4699      	movlt	r9, r3
 8005ed6:	6927      	ldr	r7, [r4, #16]
 8005ed8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005edc:	68a3      	ldr	r3, [r4, #8]
 8005ede:	6861      	ldr	r1, [r4, #4]
 8005ee0:	eb07 060a 	add.w	r6, r7, sl
 8005ee4:	42b3      	cmp	r3, r6
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	bfb8      	it	lt
 8005eea:	3101      	addlt	r1, #1
 8005eec:	f7ff fe8e 	bl	8005c0c <_Balloc>
 8005ef0:	b930      	cbnz	r0, 8005f00 <__multiply+0x44>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	4b44      	ldr	r3, [pc, #272]	; (8006008 <__multiply+0x14c>)
 8005ef6:	4845      	ldr	r0, [pc, #276]	; (800600c <__multiply+0x150>)
 8005ef8:	f240 115d 	movw	r1, #349	; 0x15d
 8005efc:	f000 fdd6 	bl	8006aac <__assert_func>
 8005f00:	f100 0514 	add.w	r5, r0, #20
 8005f04:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005f08:	462b      	mov	r3, r5
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	4543      	cmp	r3, r8
 8005f0e:	d321      	bcc.n	8005f54 <__multiply+0x98>
 8005f10:	f104 0314 	add.w	r3, r4, #20
 8005f14:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005f18:	f109 0314 	add.w	r3, r9, #20
 8005f1c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005f20:	9202      	str	r2, [sp, #8]
 8005f22:	1b3a      	subs	r2, r7, r4
 8005f24:	3a15      	subs	r2, #21
 8005f26:	f022 0203 	bic.w	r2, r2, #3
 8005f2a:	3204      	adds	r2, #4
 8005f2c:	f104 0115 	add.w	r1, r4, #21
 8005f30:	428f      	cmp	r7, r1
 8005f32:	bf38      	it	cc
 8005f34:	2204      	movcc	r2, #4
 8005f36:	9201      	str	r2, [sp, #4]
 8005f38:	9a02      	ldr	r2, [sp, #8]
 8005f3a:	9303      	str	r3, [sp, #12]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d80c      	bhi.n	8005f5a <__multiply+0x9e>
 8005f40:	2e00      	cmp	r6, #0
 8005f42:	dd03      	ble.n	8005f4c <__multiply+0x90>
 8005f44:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d05a      	beq.n	8006002 <__multiply+0x146>
 8005f4c:	6106      	str	r6, [r0, #16]
 8005f4e:	b005      	add	sp, #20
 8005f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f54:	f843 2b04 	str.w	r2, [r3], #4
 8005f58:	e7d8      	b.n	8005f0c <__multiply+0x50>
 8005f5a:	f8b3 a000 	ldrh.w	sl, [r3]
 8005f5e:	f1ba 0f00 	cmp.w	sl, #0
 8005f62:	d024      	beq.n	8005fae <__multiply+0xf2>
 8005f64:	f104 0e14 	add.w	lr, r4, #20
 8005f68:	46a9      	mov	r9, r5
 8005f6a:	f04f 0c00 	mov.w	ip, #0
 8005f6e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005f72:	f8d9 1000 	ldr.w	r1, [r9]
 8005f76:	fa1f fb82 	uxth.w	fp, r2
 8005f7a:	b289      	uxth	r1, r1
 8005f7c:	fb0a 110b 	mla	r1, sl, fp, r1
 8005f80:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005f84:	f8d9 2000 	ldr.w	r2, [r9]
 8005f88:	4461      	add	r1, ip
 8005f8a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005f8e:	fb0a c20b 	mla	r2, sl, fp, ip
 8005f92:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005f96:	b289      	uxth	r1, r1
 8005f98:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005f9c:	4577      	cmp	r7, lr
 8005f9e:	f849 1b04 	str.w	r1, [r9], #4
 8005fa2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005fa6:	d8e2      	bhi.n	8005f6e <__multiply+0xb2>
 8005fa8:	9a01      	ldr	r2, [sp, #4]
 8005faa:	f845 c002 	str.w	ip, [r5, r2]
 8005fae:	9a03      	ldr	r2, [sp, #12]
 8005fb0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005fb4:	3304      	adds	r3, #4
 8005fb6:	f1b9 0f00 	cmp.w	r9, #0
 8005fba:	d020      	beq.n	8005ffe <__multiply+0x142>
 8005fbc:	6829      	ldr	r1, [r5, #0]
 8005fbe:	f104 0c14 	add.w	ip, r4, #20
 8005fc2:	46ae      	mov	lr, r5
 8005fc4:	f04f 0a00 	mov.w	sl, #0
 8005fc8:	f8bc b000 	ldrh.w	fp, [ip]
 8005fcc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005fd0:	fb09 220b 	mla	r2, r9, fp, r2
 8005fd4:	4492      	add	sl, r2
 8005fd6:	b289      	uxth	r1, r1
 8005fd8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005fdc:	f84e 1b04 	str.w	r1, [lr], #4
 8005fe0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005fe4:	f8be 1000 	ldrh.w	r1, [lr]
 8005fe8:	0c12      	lsrs	r2, r2, #16
 8005fea:	fb09 1102 	mla	r1, r9, r2, r1
 8005fee:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005ff2:	4567      	cmp	r7, ip
 8005ff4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005ff8:	d8e6      	bhi.n	8005fc8 <__multiply+0x10c>
 8005ffa:	9a01      	ldr	r2, [sp, #4]
 8005ffc:	50a9      	str	r1, [r5, r2]
 8005ffe:	3504      	adds	r5, #4
 8006000:	e79a      	b.n	8005f38 <__multiply+0x7c>
 8006002:	3e01      	subs	r6, #1
 8006004:	e79c      	b.n	8005f40 <__multiply+0x84>
 8006006:	bf00      	nop
 8006008:	08007870 	.word	0x08007870
 800600c:	080078fc 	.word	0x080078fc

08006010 <__pow5mult>:
 8006010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006014:	4615      	mov	r5, r2
 8006016:	f012 0203 	ands.w	r2, r2, #3
 800601a:	4606      	mov	r6, r0
 800601c:	460f      	mov	r7, r1
 800601e:	d007      	beq.n	8006030 <__pow5mult+0x20>
 8006020:	4c25      	ldr	r4, [pc, #148]	; (80060b8 <__pow5mult+0xa8>)
 8006022:	3a01      	subs	r2, #1
 8006024:	2300      	movs	r3, #0
 8006026:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800602a:	f7ff fe51 	bl	8005cd0 <__multadd>
 800602e:	4607      	mov	r7, r0
 8006030:	10ad      	asrs	r5, r5, #2
 8006032:	d03d      	beq.n	80060b0 <__pow5mult+0xa0>
 8006034:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006036:	b97c      	cbnz	r4, 8006058 <__pow5mult+0x48>
 8006038:	2010      	movs	r0, #16
 800603a:	f7ff fdbf 	bl	8005bbc <malloc>
 800603e:	4602      	mov	r2, r0
 8006040:	6270      	str	r0, [r6, #36]	; 0x24
 8006042:	b928      	cbnz	r0, 8006050 <__pow5mult+0x40>
 8006044:	4b1d      	ldr	r3, [pc, #116]	; (80060bc <__pow5mult+0xac>)
 8006046:	481e      	ldr	r0, [pc, #120]	; (80060c0 <__pow5mult+0xb0>)
 8006048:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800604c:	f000 fd2e 	bl	8006aac <__assert_func>
 8006050:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006054:	6004      	str	r4, [r0, #0]
 8006056:	60c4      	str	r4, [r0, #12]
 8006058:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800605c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006060:	b94c      	cbnz	r4, 8006076 <__pow5mult+0x66>
 8006062:	f240 2171 	movw	r1, #625	; 0x271
 8006066:	4630      	mov	r0, r6
 8006068:	f7ff ff12 	bl	8005e90 <__i2b>
 800606c:	2300      	movs	r3, #0
 800606e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006072:	4604      	mov	r4, r0
 8006074:	6003      	str	r3, [r0, #0]
 8006076:	f04f 0900 	mov.w	r9, #0
 800607a:	07eb      	lsls	r3, r5, #31
 800607c:	d50a      	bpl.n	8006094 <__pow5mult+0x84>
 800607e:	4639      	mov	r1, r7
 8006080:	4622      	mov	r2, r4
 8006082:	4630      	mov	r0, r6
 8006084:	f7ff ff1a 	bl	8005ebc <__multiply>
 8006088:	4639      	mov	r1, r7
 800608a:	4680      	mov	r8, r0
 800608c:	4630      	mov	r0, r6
 800608e:	f7ff fdfd 	bl	8005c8c <_Bfree>
 8006092:	4647      	mov	r7, r8
 8006094:	106d      	asrs	r5, r5, #1
 8006096:	d00b      	beq.n	80060b0 <__pow5mult+0xa0>
 8006098:	6820      	ldr	r0, [r4, #0]
 800609a:	b938      	cbnz	r0, 80060ac <__pow5mult+0x9c>
 800609c:	4622      	mov	r2, r4
 800609e:	4621      	mov	r1, r4
 80060a0:	4630      	mov	r0, r6
 80060a2:	f7ff ff0b 	bl	8005ebc <__multiply>
 80060a6:	6020      	str	r0, [r4, #0]
 80060a8:	f8c0 9000 	str.w	r9, [r0]
 80060ac:	4604      	mov	r4, r0
 80060ae:	e7e4      	b.n	800607a <__pow5mult+0x6a>
 80060b0:	4638      	mov	r0, r7
 80060b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060b6:	bf00      	nop
 80060b8:	08007a48 	.word	0x08007a48
 80060bc:	080077fe 	.word	0x080077fe
 80060c0:	080078fc 	.word	0x080078fc

080060c4 <__lshift>:
 80060c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060c8:	460c      	mov	r4, r1
 80060ca:	6849      	ldr	r1, [r1, #4]
 80060cc:	6923      	ldr	r3, [r4, #16]
 80060ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80060d2:	68a3      	ldr	r3, [r4, #8]
 80060d4:	4607      	mov	r7, r0
 80060d6:	4691      	mov	r9, r2
 80060d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80060dc:	f108 0601 	add.w	r6, r8, #1
 80060e0:	42b3      	cmp	r3, r6
 80060e2:	db0b      	blt.n	80060fc <__lshift+0x38>
 80060e4:	4638      	mov	r0, r7
 80060e6:	f7ff fd91 	bl	8005c0c <_Balloc>
 80060ea:	4605      	mov	r5, r0
 80060ec:	b948      	cbnz	r0, 8006102 <__lshift+0x3e>
 80060ee:	4602      	mov	r2, r0
 80060f0:	4b2a      	ldr	r3, [pc, #168]	; (800619c <__lshift+0xd8>)
 80060f2:	482b      	ldr	r0, [pc, #172]	; (80061a0 <__lshift+0xdc>)
 80060f4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80060f8:	f000 fcd8 	bl	8006aac <__assert_func>
 80060fc:	3101      	adds	r1, #1
 80060fe:	005b      	lsls	r3, r3, #1
 8006100:	e7ee      	b.n	80060e0 <__lshift+0x1c>
 8006102:	2300      	movs	r3, #0
 8006104:	f100 0114 	add.w	r1, r0, #20
 8006108:	f100 0210 	add.w	r2, r0, #16
 800610c:	4618      	mov	r0, r3
 800610e:	4553      	cmp	r3, sl
 8006110:	db37      	blt.n	8006182 <__lshift+0xbe>
 8006112:	6920      	ldr	r0, [r4, #16]
 8006114:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006118:	f104 0314 	add.w	r3, r4, #20
 800611c:	f019 091f 	ands.w	r9, r9, #31
 8006120:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006124:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006128:	d02f      	beq.n	800618a <__lshift+0xc6>
 800612a:	f1c9 0e20 	rsb	lr, r9, #32
 800612e:	468a      	mov	sl, r1
 8006130:	f04f 0c00 	mov.w	ip, #0
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	fa02 f209 	lsl.w	r2, r2, r9
 800613a:	ea42 020c 	orr.w	r2, r2, ip
 800613e:	f84a 2b04 	str.w	r2, [sl], #4
 8006142:	f853 2b04 	ldr.w	r2, [r3], #4
 8006146:	4298      	cmp	r0, r3
 8006148:	fa22 fc0e 	lsr.w	ip, r2, lr
 800614c:	d8f2      	bhi.n	8006134 <__lshift+0x70>
 800614e:	1b03      	subs	r3, r0, r4
 8006150:	3b15      	subs	r3, #21
 8006152:	f023 0303 	bic.w	r3, r3, #3
 8006156:	3304      	adds	r3, #4
 8006158:	f104 0215 	add.w	r2, r4, #21
 800615c:	4290      	cmp	r0, r2
 800615e:	bf38      	it	cc
 8006160:	2304      	movcc	r3, #4
 8006162:	f841 c003 	str.w	ip, [r1, r3]
 8006166:	f1bc 0f00 	cmp.w	ip, #0
 800616a:	d001      	beq.n	8006170 <__lshift+0xac>
 800616c:	f108 0602 	add.w	r6, r8, #2
 8006170:	3e01      	subs	r6, #1
 8006172:	4638      	mov	r0, r7
 8006174:	612e      	str	r6, [r5, #16]
 8006176:	4621      	mov	r1, r4
 8006178:	f7ff fd88 	bl	8005c8c <_Bfree>
 800617c:	4628      	mov	r0, r5
 800617e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006182:	f842 0f04 	str.w	r0, [r2, #4]!
 8006186:	3301      	adds	r3, #1
 8006188:	e7c1      	b.n	800610e <__lshift+0x4a>
 800618a:	3904      	subs	r1, #4
 800618c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006190:	f841 2f04 	str.w	r2, [r1, #4]!
 8006194:	4298      	cmp	r0, r3
 8006196:	d8f9      	bhi.n	800618c <__lshift+0xc8>
 8006198:	e7ea      	b.n	8006170 <__lshift+0xac>
 800619a:	bf00      	nop
 800619c:	08007870 	.word	0x08007870
 80061a0:	080078fc 	.word	0x080078fc

080061a4 <__mcmp>:
 80061a4:	b530      	push	{r4, r5, lr}
 80061a6:	6902      	ldr	r2, [r0, #16]
 80061a8:	690c      	ldr	r4, [r1, #16]
 80061aa:	1b12      	subs	r2, r2, r4
 80061ac:	d10e      	bne.n	80061cc <__mcmp+0x28>
 80061ae:	f100 0314 	add.w	r3, r0, #20
 80061b2:	3114      	adds	r1, #20
 80061b4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80061b8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80061bc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80061c0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80061c4:	42a5      	cmp	r5, r4
 80061c6:	d003      	beq.n	80061d0 <__mcmp+0x2c>
 80061c8:	d305      	bcc.n	80061d6 <__mcmp+0x32>
 80061ca:	2201      	movs	r2, #1
 80061cc:	4610      	mov	r0, r2
 80061ce:	bd30      	pop	{r4, r5, pc}
 80061d0:	4283      	cmp	r3, r0
 80061d2:	d3f3      	bcc.n	80061bc <__mcmp+0x18>
 80061d4:	e7fa      	b.n	80061cc <__mcmp+0x28>
 80061d6:	f04f 32ff 	mov.w	r2, #4294967295
 80061da:	e7f7      	b.n	80061cc <__mcmp+0x28>

080061dc <__mdiff>:
 80061dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e0:	460c      	mov	r4, r1
 80061e2:	4606      	mov	r6, r0
 80061e4:	4611      	mov	r1, r2
 80061e6:	4620      	mov	r0, r4
 80061e8:	4690      	mov	r8, r2
 80061ea:	f7ff ffdb 	bl	80061a4 <__mcmp>
 80061ee:	1e05      	subs	r5, r0, #0
 80061f0:	d110      	bne.n	8006214 <__mdiff+0x38>
 80061f2:	4629      	mov	r1, r5
 80061f4:	4630      	mov	r0, r6
 80061f6:	f7ff fd09 	bl	8005c0c <_Balloc>
 80061fa:	b930      	cbnz	r0, 800620a <__mdiff+0x2e>
 80061fc:	4b3a      	ldr	r3, [pc, #232]	; (80062e8 <__mdiff+0x10c>)
 80061fe:	4602      	mov	r2, r0
 8006200:	f240 2132 	movw	r1, #562	; 0x232
 8006204:	4839      	ldr	r0, [pc, #228]	; (80062ec <__mdiff+0x110>)
 8006206:	f000 fc51 	bl	8006aac <__assert_func>
 800620a:	2301      	movs	r3, #1
 800620c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006210:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006214:	bfa4      	itt	ge
 8006216:	4643      	movge	r3, r8
 8006218:	46a0      	movge	r8, r4
 800621a:	4630      	mov	r0, r6
 800621c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006220:	bfa6      	itte	ge
 8006222:	461c      	movge	r4, r3
 8006224:	2500      	movge	r5, #0
 8006226:	2501      	movlt	r5, #1
 8006228:	f7ff fcf0 	bl	8005c0c <_Balloc>
 800622c:	b920      	cbnz	r0, 8006238 <__mdiff+0x5c>
 800622e:	4b2e      	ldr	r3, [pc, #184]	; (80062e8 <__mdiff+0x10c>)
 8006230:	4602      	mov	r2, r0
 8006232:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006236:	e7e5      	b.n	8006204 <__mdiff+0x28>
 8006238:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800623c:	6926      	ldr	r6, [r4, #16]
 800623e:	60c5      	str	r5, [r0, #12]
 8006240:	f104 0914 	add.w	r9, r4, #20
 8006244:	f108 0514 	add.w	r5, r8, #20
 8006248:	f100 0e14 	add.w	lr, r0, #20
 800624c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006250:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006254:	f108 0210 	add.w	r2, r8, #16
 8006258:	46f2      	mov	sl, lr
 800625a:	2100      	movs	r1, #0
 800625c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006260:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006264:	fa1f f883 	uxth.w	r8, r3
 8006268:	fa11 f18b 	uxtah	r1, r1, fp
 800626c:	0c1b      	lsrs	r3, r3, #16
 800626e:	eba1 0808 	sub.w	r8, r1, r8
 8006272:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006276:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800627a:	fa1f f888 	uxth.w	r8, r8
 800627e:	1419      	asrs	r1, r3, #16
 8006280:	454e      	cmp	r6, r9
 8006282:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006286:	f84a 3b04 	str.w	r3, [sl], #4
 800628a:	d8e7      	bhi.n	800625c <__mdiff+0x80>
 800628c:	1b33      	subs	r3, r6, r4
 800628e:	3b15      	subs	r3, #21
 8006290:	f023 0303 	bic.w	r3, r3, #3
 8006294:	3304      	adds	r3, #4
 8006296:	3415      	adds	r4, #21
 8006298:	42a6      	cmp	r6, r4
 800629a:	bf38      	it	cc
 800629c:	2304      	movcc	r3, #4
 800629e:	441d      	add	r5, r3
 80062a0:	4473      	add	r3, lr
 80062a2:	469e      	mov	lr, r3
 80062a4:	462e      	mov	r6, r5
 80062a6:	4566      	cmp	r6, ip
 80062a8:	d30e      	bcc.n	80062c8 <__mdiff+0xec>
 80062aa:	f10c 0203 	add.w	r2, ip, #3
 80062ae:	1b52      	subs	r2, r2, r5
 80062b0:	f022 0203 	bic.w	r2, r2, #3
 80062b4:	3d03      	subs	r5, #3
 80062b6:	45ac      	cmp	ip, r5
 80062b8:	bf38      	it	cc
 80062ba:	2200      	movcc	r2, #0
 80062bc:	441a      	add	r2, r3
 80062be:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80062c2:	b17b      	cbz	r3, 80062e4 <__mdiff+0x108>
 80062c4:	6107      	str	r7, [r0, #16]
 80062c6:	e7a3      	b.n	8006210 <__mdiff+0x34>
 80062c8:	f856 8b04 	ldr.w	r8, [r6], #4
 80062cc:	fa11 f288 	uxtah	r2, r1, r8
 80062d0:	1414      	asrs	r4, r2, #16
 80062d2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80062d6:	b292      	uxth	r2, r2
 80062d8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80062dc:	f84e 2b04 	str.w	r2, [lr], #4
 80062e0:	1421      	asrs	r1, r4, #16
 80062e2:	e7e0      	b.n	80062a6 <__mdiff+0xca>
 80062e4:	3f01      	subs	r7, #1
 80062e6:	e7ea      	b.n	80062be <__mdiff+0xe2>
 80062e8:	08007870 	.word	0x08007870
 80062ec:	080078fc 	.word	0x080078fc

080062f0 <__ulp>:
 80062f0:	b082      	sub	sp, #8
 80062f2:	ed8d 0b00 	vstr	d0, [sp]
 80062f6:	9b01      	ldr	r3, [sp, #4]
 80062f8:	4912      	ldr	r1, [pc, #72]	; (8006344 <__ulp+0x54>)
 80062fa:	4019      	ands	r1, r3
 80062fc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8006300:	2900      	cmp	r1, #0
 8006302:	dd05      	ble.n	8006310 <__ulp+0x20>
 8006304:	2200      	movs	r2, #0
 8006306:	460b      	mov	r3, r1
 8006308:	ec43 2b10 	vmov	d0, r2, r3
 800630c:	b002      	add	sp, #8
 800630e:	4770      	bx	lr
 8006310:	4249      	negs	r1, r1
 8006312:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8006316:	ea4f 5021 	mov.w	r0, r1, asr #20
 800631a:	f04f 0200 	mov.w	r2, #0
 800631e:	f04f 0300 	mov.w	r3, #0
 8006322:	da04      	bge.n	800632e <__ulp+0x3e>
 8006324:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8006328:	fa41 f300 	asr.w	r3, r1, r0
 800632c:	e7ec      	b.n	8006308 <__ulp+0x18>
 800632e:	f1a0 0114 	sub.w	r1, r0, #20
 8006332:	291e      	cmp	r1, #30
 8006334:	bfda      	itte	le
 8006336:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800633a:	fa20 f101 	lsrle.w	r1, r0, r1
 800633e:	2101      	movgt	r1, #1
 8006340:	460a      	mov	r2, r1
 8006342:	e7e1      	b.n	8006308 <__ulp+0x18>
 8006344:	7ff00000 	.word	0x7ff00000

08006348 <__b2d>:
 8006348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800634a:	6905      	ldr	r5, [r0, #16]
 800634c:	f100 0714 	add.w	r7, r0, #20
 8006350:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006354:	1f2e      	subs	r6, r5, #4
 8006356:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800635a:	4620      	mov	r0, r4
 800635c:	f7ff fd48 	bl	8005df0 <__hi0bits>
 8006360:	f1c0 0320 	rsb	r3, r0, #32
 8006364:	280a      	cmp	r0, #10
 8006366:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80063e4 <__b2d+0x9c>
 800636a:	600b      	str	r3, [r1, #0]
 800636c:	dc14      	bgt.n	8006398 <__b2d+0x50>
 800636e:	f1c0 0e0b 	rsb	lr, r0, #11
 8006372:	fa24 f10e 	lsr.w	r1, r4, lr
 8006376:	42b7      	cmp	r7, r6
 8006378:	ea41 030c 	orr.w	r3, r1, ip
 800637c:	bf34      	ite	cc
 800637e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006382:	2100      	movcs	r1, #0
 8006384:	3015      	adds	r0, #21
 8006386:	fa04 f000 	lsl.w	r0, r4, r0
 800638a:	fa21 f10e 	lsr.w	r1, r1, lr
 800638e:	ea40 0201 	orr.w	r2, r0, r1
 8006392:	ec43 2b10 	vmov	d0, r2, r3
 8006396:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006398:	42b7      	cmp	r7, r6
 800639a:	bf3a      	itte	cc
 800639c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80063a0:	f1a5 0608 	subcc.w	r6, r5, #8
 80063a4:	2100      	movcs	r1, #0
 80063a6:	380b      	subs	r0, #11
 80063a8:	d017      	beq.n	80063da <__b2d+0x92>
 80063aa:	f1c0 0c20 	rsb	ip, r0, #32
 80063ae:	fa04 f500 	lsl.w	r5, r4, r0
 80063b2:	42be      	cmp	r6, r7
 80063b4:	fa21 f40c 	lsr.w	r4, r1, ip
 80063b8:	ea45 0504 	orr.w	r5, r5, r4
 80063bc:	bf8c      	ite	hi
 80063be:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80063c2:	2400      	movls	r4, #0
 80063c4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80063c8:	fa01 f000 	lsl.w	r0, r1, r0
 80063cc:	fa24 f40c 	lsr.w	r4, r4, ip
 80063d0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80063d4:	ea40 0204 	orr.w	r2, r0, r4
 80063d8:	e7db      	b.n	8006392 <__b2d+0x4a>
 80063da:	ea44 030c 	orr.w	r3, r4, ip
 80063de:	460a      	mov	r2, r1
 80063e0:	e7d7      	b.n	8006392 <__b2d+0x4a>
 80063e2:	bf00      	nop
 80063e4:	3ff00000 	.word	0x3ff00000

080063e8 <__d2b>:
 80063e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80063ec:	4689      	mov	r9, r1
 80063ee:	2101      	movs	r1, #1
 80063f0:	ec57 6b10 	vmov	r6, r7, d0
 80063f4:	4690      	mov	r8, r2
 80063f6:	f7ff fc09 	bl	8005c0c <_Balloc>
 80063fa:	4604      	mov	r4, r0
 80063fc:	b930      	cbnz	r0, 800640c <__d2b+0x24>
 80063fe:	4602      	mov	r2, r0
 8006400:	4b25      	ldr	r3, [pc, #148]	; (8006498 <__d2b+0xb0>)
 8006402:	4826      	ldr	r0, [pc, #152]	; (800649c <__d2b+0xb4>)
 8006404:	f240 310a 	movw	r1, #778	; 0x30a
 8006408:	f000 fb50 	bl	8006aac <__assert_func>
 800640c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006410:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006414:	bb35      	cbnz	r5, 8006464 <__d2b+0x7c>
 8006416:	2e00      	cmp	r6, #0
 8006418:	9301      	str	r3, [sp, #4]
 800641a:	d028      	beq.n	800646e <__d2b+0x86>
 800641c:	4668      	mov	r0, sp
 800641e:	9600      	str	r6, [sp, #0]
 8006420:	f7ff fd06 	bl	8005e30 <__lo0bits>
 8006424:	9900      	ldr	r1, [sp, #0]
 8006426:	b300      	cbz	r0, 800646a <__d2b+0x82>
 8006428:	9a01      	ldr	r2, [sp, #4]
 800642a:	f1c0 0320 	rsb	r3, r0, #32
 800642e:	fa02 f303 	lsl.w	r3, r2, r3
 8006432:	430b      	orrs	r3, r1
 8006434:	40c2      	lsrs	r2, r0
 8006436:	6163      	str	r3, [r4, #20]
 8006438:	9201      	str	r2, [sp, #4]
 800643a:	9b01      	ldr	r3, [sp, #4]
 800643c:	61a3      	str	r3, [r4, #24]
 800643e:	2b00      	cmp	r3, #0
 8006440:	bf14      	ite	ne
 8006442:	2202      	movne	r2, #2
 8006444:	2201      	moveq	r2, #1
 8006446:	6122      	str	r2, [r4, #16]
 8006448:	b1d5      	cbz	r5, 8006480 <__d2b+0x98>
 800644a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800644e:	4405      	add	r5, r0
 8006450:	f8c9 5000 	str.w	r5, [r9]
 8006454:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006458:	f8c8 0000 	str.w	r0, [r8]
 800645c:	4620      	mov	r0, r4
 800645e:	b003      	add	sp, #12
 8006460:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006464:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006468:	e7d5      	b.n	8006416 <__d2b+0x2e>
 800646a:	6161      	str	r1, [r4, #20]
 800646c:	e7e5      	b.n	800643a <__d2b+0x52>
 800646e:	a801      	add	r0, sp, #4
 8006470:	f7ff fcde 	bl	8005e30 <__lo0bits>
 8006474:	9b01      	ldr	r3, [sp, #4]
 8006476:	6163      	str	r3, [r4, #20]
 8006478:	2201      	movs	r2, #1
 800647a:	6122      	str	r2, [r4, #16]
 800647c:	3020      	adds	r0, #32
 800647e:	e7e3      	b.n	8006448 <__d2b+0x60>
 8006480:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006484:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006488:	f8c9 0000 	str.w	r0, [r9]
 800648c:	6918      	ldr	r0, [r3, #16]
 800648e:	f7ff fcaf 	bl	8005df0 <__hi0bits>
 8006492:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006496:	e7df      	b.n	8006458 <__d2b+0x70>
 8006498:	08007870 	.word	0x08007870
 800649c:	080078fc 	.word	0x080078fc

080064a0 <__ratio>:
 80064a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a4:	4688      	mov	r8, r1
 80064a6:	4669      	mov	r1, sp
 80064a8:	4681      	mov	r9, r0
 80064aa:	f7ff ff4d 	bl	8006348 <__b2d>
 80064ae:	a901      	add	r1, sp, #4
 80064b0:	4640      	mov	r0, r8
 80064b2:	ec55 4b10 	vmov	r4, r5, d0
 80064b6:	f7ff ff47 	bl	8006348 <__b2d>
 80064ba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80064be:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80064c2:	eba3 0c02 	sub.w	ip, r3, r2
 80064c6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80064ca:	1a9b      	subs	r3, r3, r2
 80064cc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80064d0:	ec51 0b10 	vmov	r0, r1, d0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	bfd6      	itet	le
 80064d8:	460a      	movle	r2, r1
 80064da:	462a      	movgt	r2, r5
 80064dc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80064e0:	468b      	mov	fp, r1
 80064e2:	462f      	mov	r7, r5
 80064e4:	bfd4      	ite	le
 80064e6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80064ea:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80064ee:	4620      	mov	r0, r4
 80064f0:	ee10 2a10 	vmov	r2, s0
 80064f4:	465b      	mov	r3, fp
 80064f6:	4639      	mov	r1, r7
 80064f8:	f7fa f9b0 	bl	800085c <__aeabi_ddiv>
 80064fc:	ec41 0b10 	vmov	d0, r0, r1
 8006500:	b003      	add	sp, #12
 8006502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006506 <__copybits>:
 8006506:	3901      	subs	r1, #1
 8006508:	b570      	push	{r4, r5, r6, lr}
 800650a:	1149      	asrs	r1, r1, #5
 800650c:	6914      	ldr	r4, [r2, #16]
 800650e:	3101      	adds	r1, #1
 8006510:	f102 0314 	add.w	r3, r2, #20
 8006514:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006518:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800651c:	1f05      	subs	r5, r0, #4
 800651e:	42a3      	cmp	r3, r4
 8006520:	d30c      	bcc.n	800653c <__copybits+0x36>
 8006522:	1aa3      	subs	r3, r4, r2
 8006524:	3b11      	subs	r3, #17
 8006526:	f023 0303 	bic.w	r3, r3, #3
 800652a:	3211      	adds	r2, #17
 800652c:	42a2      	cmp	r2, r4
 800652e:	bf88      	it	hi
 8006530:	2300      	movhi	r3, #0
 8006532:	4418      	add	r0, r3
 8006534:	2300      	movs	r3, #0
 8006536:	4288      	cmp	r0, r1
 8006538:	d305      	bcc.n	8006546 <__copybits+0x40>
 800653a:	bd70      	pop	{r4, r5, r6, pc}
 800653c:	f853 6b04 	ldr.w	r6, [r3], #4
 8006540:	f845 6f04 	str.w	r6, [r5, #4]!
 8006544:	e7eb      	b.n	800651e <__copybits+0x18>
 8006546:	f840 3b04 	str.w	r3, [r0], #4
 800654a:	e7f4      	b.n	8006536 <__copybits+0x30>

0800654c <__any_on>:
 800654c:	f100 0214 	add.w	r2, r0, #20
 8006550:	6900      	ldr	r0, [r0, #16]
 8006552:	114b      	asrs	r3, r1, #5
 8006554:	4298      	cmp	r0, r3
 8006556:	b510      	push	{r4, lr}
 8006558:	db11      	blt.n	800657e <__any_on+0x32>
 800655a:	dd0a      	ble.n	8006572 <__any_on+0x26>
 800655c:	f011 011f 	ands.w	r1, r1, #31
 8006560:	d007      	beq.n	8006572 <__any_on+0x26>
 8006562:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006566:	fa24 f001 	lsr.w	r0, r4, r1
 800656a:	fa00 f101 	lsl.w	r1, r0, r1
 800656e:	428c      	cmp	r4, r1
 8006570:	d10b      	bne.n	800658a <__any_on+0x3e>
 8006572:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006576:	4293      	cmp	r3, r2
 8006578:	d803      	bhi.n	8006582 <__any_on+0x36>
 800657a:	2000      	movs	r0, #0
 800657c:	bd10      	pop	{r4, pc}
 800657e:	4603      	mov	r3, r0
 8006580:	e7f7      	b.n	8006572 <__any_on+0x26>
 8006582:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006586:	2900      	cmp	r1, #0
 8006588:	d0f5      	beq.n	8006576 <__any_on+0x2a>
 800658a:	2001      	movs	r0, #1
 800658c:	e7f6      	b.n	800657c <__any_on+0x30>

0800658e <_calloc_r>:
 800658e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006590:	fba1 2402 	umull	r2, r4, r1, r2
 8006594:	b94c      	cbnz	r4, 80065aa <_calloc_r+0x1c>
 8006596:	4611      	mov	r1, r2
 8006598:	9201      	str	r2, [sp, #4]
 800659a:	f000 f87b 	bl	8006694 <_malloc_r>
 800659e:	9a01      	ldr	r2, [sp, #4]
 80065a0:	4605      	mov	r5, r0
 80065a2:	b930      	cbnz	r0, 80065b2 <_calloc_r+0x24>
 80065a4:	4628      	mov	r0, r5
 80065a6:	b003      	add	sp, #12
 80065a8:	bd30      	pop	{r4, r5, pc}
 80065aa:	220c      	movs	r2, #12
 80065ac:	6002      	str	r2, [r0, #0]
 80065ae:	2500      	movs	r5, #0
 80065b0:	e7f8      	b.n	80065a4 <_calloc_r+0x16>
 80065b2:	4621      	mov	r1, r4
 80065b4:	f7fc fbbe 	bl	8002d34 <memset>
 80065b8:	e7f4      	b.n	80065a4 <_calloc_r+0x16>
	...

080065bc <_free_r>:
 80065bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80065be:	2900      	cmp	r1, #0
 80065c0:	d044      	beq.n	800664c <_free_r+0x90>
 80065c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065c6:	9001      	str	r0, [sp, #4]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	f1a1 0404 	sub.w	r4, r1, #4
 80065ce:	bfb8      	it	lt
 80065d0:	18e4      	addlt	r4, r4, r3
 80065d2:	f000 fab5 	bl	8006b40 <__malloc_lock>
 80065d6:	4a1e      	ldr	r2, [pc, #120]	; (8006650 <_free_r+0x94>)
 80065d8:	9801      	ldr	r0, [sp, #4]
 80065da:	6813      	ldr	r3, [r2, #0]
 80065dc:	b933      	cbnz	r3, 80065ec <_free_r+0x30>
 80065de:	6063      	str	r3, [r4, #4]
 80065e0:	6014      	str	r4, [r2, #0]
 80065e2:	b003      	add	sp, #12
 80065e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065e8:	f000 bab0 	b.w	8006b4c <__malloc_unlock>
 80065ec:	42a3      	cmp	r3, r4
 80065ee:	d908      	bls.n	8006602 <_free_r+0x46>
 80065f0:	6825      	ldr	r5, [r4, #0]
 80065f2:	1961      	adds	r1, r4, r5
 80065f4:	428b      	cmp	r3, r1
 80065f6:	bf01      	itttt	eq
 80065f8:	6819      	ldreq	r1, [r3, #0]
 80065fa:	685b      	ldreq	r3, [r3, #4]
 80065fc:	1949      	addeq	r1, r1, r5
 80065fe:	6021      	streq	r1, [r4, #0]
 8006600:	e7ed      	b.n	80065de <_free_r+0x22>
 8006602:	461a      	mov	r2, r3
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	b10b      	cbz	r3, 800660c <_free_r+0x50>
 8006608:	42a3      	cmp	r3, r4
 800660a:	d9fa      	bls.n	8006602 <_free_r+0x46>
 800660c:	6811      	ldr	r1, [r2, #0]
 800660e:	1855      	adds	r5, r2, r1
 8006610:	42a5      	cmp	r5, r4
 8006612:	d10b      	bne.n	800662c <_free_r+0x70>
 8006614:	6824      	ldr	r4, [r4, #0]
 8006616:	4421      	add	r1, r4
 8006618:	1854      	adds	r4, r2, r1
 800661a:	42a3      	cmp	r3, r4
 800661c:	6011      	str	r1, [r2, #0]
 800661e:	d1e0      	bne.n	80065e2 <_free_r+0x26>
 8006620:	681c      	ldr	r4, [r3, #0]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	6053      	str	r3, [r2, #4]
 8006626:	4421      	add	r1, r4
 8006628:	6011      	str	r1, [r2, #0]
 800662a:	e7da      	b.n	80065e2 <_free_r+0x26>
 800662c:	d902      	bls.n	8006634 <_free_r+0x78>
 800662e:	230c      	movs	r3, #12
 8006630:	6003      	str	r3, [r0, #0]
 8006632:	e7d6      	b.n	80065e2 <_free_r+0x26>
 8006634:	6825      	ldr	r5, [r4, #0]
 8006636:	1961      	adds	r1, r4, r5
 8006638:	428b      	cmp	r3, r1
 800663a:	bf04      	itt	eq
 800663c:	6819      	ldreq	r1, [r3, #0]
 800663e:	685b      	ldreq	r3, [r3, #4]
 8006640:	6063      	str	r3, [r4, #4]
 8006642:	bf04      	itt	eq
 8006644:	1949      	addeq	r1, r1, r5
 8006646:	6021      	streq	r1, [r4, #0]
 8006648:	6054      	str	r4, [r2, #4]
 800664a:	e7ca      	b.n	80065e2 <_free_r+0x26>
 800664c:	b003      	add	sp, #12
 800664e:	bd30      	pop	{r4, r5, pc}
 8006650:	20000b20 	.word	0x20000b20

08006654 <sbrk_aligned>:
 8006654:	b570      	push	{r4, r5, r6, lr}
 8006656:	4e0e      	ldr	r6, [pc, #56]	; (8006690 <sbrk_aligned+0x3c>)
 8006658:	460c      	mov	r4, r1
 800665a:	6831      	ldr	r1, [r6, #0]
 800665c:	4605      	mov	r5, r0
 800665e:	b911      	cbnz	r1, 8006666 <sbrk_aligned+0x12>
 8006660:	f000 f9f2 	bl	8006a48 <_sbrk_r>
 8006664:	6030      	str	r0, [r6, #0]
 8006666:	4621      	mov	r1, r4
 8006668:	4628      	mov	r0, r5
 800666a:	f000 f9ed 	bl	8006a48 <_sbrk_r>
 800666e:	1c43      	adds	r3, r0, #1
 8006670:	d00a      	beq.n	8006688 <sbrk_aligned+0x34>
 8006672:	1cc4      	adds	r4, r0, #3
 8006674:	f024 0403 	bic.w	r4, r4, #3
 8006678:	42a0      	cmp	r0, r4
 800667a:	d007      	beq.n	800668c <sbrk_aligned+0x38>
 800667c:	1a21      	subs	r1, r4, r0
 800667e:	4628      	mov	r0, r5
 8006680:	f000 f9e2 	bl	8006a48 <_sbrk_r>
 8006684:	3001      	adds	r0, #1
 8006686:	d101      	bne.n	800668c <sbrk_aligned+0x38>
 8006688:	f04f 34ff 	mov.w	r4, #4294967295
 800668c:	4620      	mov	r0, r4
 800668e:	bd70      	pop	{r4, r5, r6, pc}
 8006690:	20000b24 	.word	0x20000b24

08006694 <_malloc_r>:
 8006694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006698:	1ccd      	adds	r5, r1, #3
 800669a:	f025 0503 	bic.w	r5, r5, #3
 800669e:	3508      	adds	r5, #8
 80066a0:	2d0c      	cmp	r5, #12
 80066a2:	bf38      	it	cc
 80066a4:	250c      	movcc	r5, #12
 80066a6:	2d00      	cmp	r5, #0
 80066a8:	4607      	mov	r7, r0
 80066aa:	db01      	blt.n	80066b0 <_malloc_r+0x1c>
 80066ac:	42a9      	cmp	r1, r5
 80066ae:	d905      	bls.n	80066bc <_malloc_r+0x28>
 80066b0:	230c      	movs	r3, #12
 80066b2:	603b      	str	r3, [r7, #0]
 80066b4:	2600      	movs	r6, #0
 80066b6:	4630      	mov	r0, r6
 80066b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066bc:	4e2e      	ldr	r6, [pc, #184]	; (8006778 <_malloc_r+0xe4>)
 80066be:	f000 fa3f 	bl	8006b40 <__malloc_lock>
 80066c2:	6833      	ldr	r3, [r6, #0]
 80066c4:	461c      	mov	r4, r3
 80066c6:	bb34      	cbnz	r4, 8006716 <_malloc_r+0x82>
 80066c8:	4629      	mov	r1, r5
 80066ca:	4638      	mov	r0, r7
 80066cc:	f7ff ffc2 	bl	8006654 <sbrk_aligned>
 80066d0:	1c43      	adds	r3, r0, #1
 80066d2:	4604      	mov	r4, r0
 80066d4:	d14d      	bne.n	8006772 <_malloc_r+0xde>
 80066d6:	6834      	ldr	r4, [r6, #0]
 80066d8:	4626      	mov	r6, r4
 80066da:	2e00      	cmp	r6, #0
 80066dc:	d140      	bne.n	8006760 <_malloc_r+0xcc>
 80066de:	6823      	ldr	r3, [r4, #0]
 80066e0:	4631      	mov	r1, r6
 80066e2:	4638      	mov	r0, r7
 80066e4:	eb04 0803 	add.w	r8, r4, r3
 80066e8:	f000 f9ae 	bl	8006a48 <_sbrk_r>
 80066ec:	4580      	cmp	r8, r0
 80066ee:	d13a      	bne.n	8006766 <_malloc_r+0xd2>
 80066f0:	6821      	ldr	r1, [r4, #0]
 80066f2:	3503      	adds	r5, #3
 80066f4:	1a6d      	subs	r5, r5, r1
 80066f6:	f025 0503 	bic.w	r5, r5, #3
 80066fa:	3508      	adds	r5, #8
 80066fc:	2d0c      	cmp	r5, #12
 80066fe:	bf38      	it	cc
 8006700:	250c      	movcc	r5, #12
 8006702:	4629      	mov	r1, r5
 8006704:	4638      	mov	r0, r7
 8006706:	f7ff ffa5 	bl	8006654 <sbrk_aligned>
 800670a:	3001      	adds	r0, #1
 800670c:	d02b      	beq.n	8006766 <_malloc_r+0xd2>
 800670e:	6823      	ldr	r3, [r4, #0]
 8006710:	442b      	add	r3, r5
 8006712:	6023      	str	r3, [r4, #0]
 8006714:	e00e      	b.n	8006734 <_malloc_r+0xa0>
 8006716:	6822      	ldr	r2, [r4, #0]
 8006718:	1b52      	subs	r2, r2, r5
 800671a:	d41e      	bmi.n	800675a <_malloc_r+0xc6>
 800671c:	2a0b      	cmp	r2, #11
 800671e:	d916      	bls.n	800674e <_malloc_r+0xba>
 8006720:	1961      	adds	r1, r4, r5
 8006722:	42a3      	cmp	r3, r4
 8006724:	6025      	str	r5, [r4, #0]
 8006726:	bf18      	it	ne
 8006728:	6059      	strne	r1, [r3, #4]
 800672a:	6863      	ldr	r3, [r4, #4]
 800672c:	bf08      	it	eq
 800672e:	6031      	streq	r1, [r6, #0]
 8006730:	5162      	str	r2, [r4, r5]
 8006732:	604b      	str	r3, [r1, #4]
 8006734:	4638      	mov	r0, r7
 8006736:	f104 060b 	add.w	r6, r4, #11
 800673a:	f000 fa07 	bl	8006b4c <__malloc_unlock>
 800673e:	f026 0607 	bic.w	r6, r6, #7
 8006742:	1d23      	adds	r3, r4, #4
 8006744:	1af2      	subs	r2, r6, r3
 8006746:	d0b6      	beq.n	80066b6 <_malloc_r+0x22>
 8006748:	1b9b      	subs	r3, r3, r6
 800674a:	50a3      	str	r3, [r4, r2]
 800674c:	e7b3      	b.n	80066b6 <_malloc_r+0x22>
 800674e:	6862      	ldr	r2, [r4, #4]
 8006750:	42a3      	cmp	r3, r4
 8006752:	bf0c      	ite	eq
 8006754:	6032      	streq	r2, [r6, #0]
 8006756:	605a      	strne	r2, [r3, #4]
 8006758:	e7ec      	b.n	8006734 <_malloc_r+0xa0>
 800675a:	4623      	mov	r3, r4
 800675c:	6864      	ldr	r4, [r4, #4]
 800675e:	e7b2      	b.n	80066c6 <_malloc_r+0x32>
 8006760:	4634      	mov	r4, r6
 8006762:	6876      	ldr	r6, [r6, #4]
 8006764:	e7b9      	b.n	80066da <_malloc_r+0x46>
 8006766:	230c      	movs	r3, #12
 8006768:	603b      	str	r3, [r7, #0]
 800676a:	4638      	mov	r0, r7
 800676c:	f000 f9ee 	bl	8006b4c <__malloc_unlock>
 8006770:	e7a1      	b.n	80066b6 <_malloc_r+0x22>
 8006772:	6025      	str	r5, [r4, #0]
 8006774:	e7de      	b.n	8006734 <_malloc_r+0xa0>
 8006776:	bf00      	nop
 8006778:	20000b20 	.word	0x20000b20

0800677c <__ssputs_r>:
 800677c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006780:	688e      	ldr	r6, [r1, #8]
 8006782:	429e      	cmp	r6, r3
 8006784:	4682      	mov	sl, r0
 8006786:	460c      	mov	r4, r1
 8006788:	4690      	mov	r8, r2
 800678a:	461f      	mov	r7, r3
 800678c:	d838      	bhi.n	8006800 <__ssputs_r+0x84>
 800678e:	898a      	ldrh	r2, [r1, #12]
 8006790:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006794:	d032      	beq.n	80067fc <__ssputs_r+0x80>
 8006796:	6825      	ldr	r5, [r4, #0]
 8006798:	6909      	ldr	r1, [r1, #16]
 800679a:	eba5 0901 	sub.w	r9, r5, r1
 800679e:	6965      	ldr	r5, [r4, #20]
 80067a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80067a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80067a8:	3301      	adds	r3, #1
 80067aa:	444b      	add	r3, r9
 80067ac:	106d      	asrs	r5, r5, #1
 80067ae:	429d      	cmp	r5, r3
 80067b0:	bf38      	it	cc
 80067b2:	461d      	movcc	r5, r3
 80067b4:	0553      	lsls	r3, r2, #21
 80067b6:	d531      	bpl.n	800681c <__ssputs_r+0xa0>
 80067b8:	4629      	mov	r1, r5
 80067ba:	f7ff ff6b 	bl	8006694 <_malloc_r>
 80067be:	4606      	mov	r6, r0
 80067c0:	b950      	cbnz	r0, 80067d8 <__ssputs_r+0x5c>
 80067c2:	230c      	movs	r3, #12
 80067c4:	f8ca 3000 	str.w	r3, [sl]
 80067c8:	89a3      	ldrh	r3, [r4, #12]
 80067ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067ce:	81a3      	strh	r3, [r4, #12]
 80067d0:	f04f 30ff 	mov.w	r0, #4294967295
 80067d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067d8:	6921      	ldr	r1, [r4, #16]
 80067da:	464a      	mov	r2, r9
 80067dc:	f7ff fa08 	bl	8005bf0 <memcpy>
 80067e0:	89a3      	ldrh	r3, [r4, #12]
 80067e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80067e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067ea:	81a3      	strh	r3, [r4, #12]
 80067ec:	6126      	str	r6, [r4, #16]
 80067ee:	6165      	str	r5, [r4, #20]
 80067f0:	444e      	add	r6, r9
 80067f2:	eba5 0509 	sub.w	r5, r5, r9
 80067f6:	6026      	str	r6, [r4, #0]
 80067f8:	60a5      	str	r5, [r4, #8]
 80067fa:	463e      	mov	r6, r7
 80067fc:	42be      	cmp	r6, r7
 80067fe:	d900      	bls.n	8006802 <__ssputs_r+0x86>
 8006800:	463e      	mov	r6, r7
 8006802:	6820      	ldr	r0, [r4, #0]
 8006804:	4632      	mov	r2, r6
 8006806:	4641      	mov	r1, r8
 8006808:	f000 f980 	bl	8006b0c <memmove>
 800680c:	68a3      	ldr	r3, [r4, #8]
 800680e:	1b9b      	subs	r3, r3, r6
 8006810:	60a3      	str	r3, [r4, #8]
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	4433      	add	r3, r6
 8006816:	6023      	str	r3, [r4, #0]
 8006818:	2000      	movs	r0, #0
 800681a:	e7db      	b.n	80067d4 <__ssputs_r+0x58>
 800681c:	462a      	mov	r2, r5
 800681e:	f000 f99b 	bl	8006b58 <_realloc_r>
 8006822:	4606      	mov	r6, r0
 8006824:	2800      	cmp	r0, #0
 8006826:	d1e1      	bne.n	80067ec <__ssputs_r+0x70>
 8006828:	6921      	ldr	r1, [r4, #16]
 800682a:	4650      	mov	r0, sl
 800682c:	f7ff fec6 	bl	80065bc <_free_r>
 8006830:	e7c7      	b.n	80067c2 <__ssputs_r+0x46>
	...

08006834 <_svfiprintf_r>:
 8006834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006838:	4698      	mov	r8, r3
 800683a:	898b      	ldrh	r3, [r1, #12]
 800683c:	061b      	lsls	r3, r3, #24
 800683e:	b09d      	sub	sp, #116	; 0x74
 8006840:	4607      	mov	r7, r0
 8006842:	460d      	mov	r5, r1
 8006844:	4614      	mov	r4, r2
 8006846:	d50e      	bpl.n	8006866 <_svfiprintf_r+0x32>
 8006848:	690b      	ldr	r3, [r1, #16]
 800684a:	b963      	cbnz	r3, 8006866 <_svfiprintf_r+0x32>
 800684c:	2140      	movs	r1, #64	; 0x40
 800684e:	f7ff ff21 	bl	8006694 <_malloc_r>
 8006852:	6028      	str	r0, [r5, #0]
 8006854:	6128      	str	r0, [r5, #16]
 8006856:	b920      	cbnz	r0, 8006862 <_svfiprintf_r+0x2e>
 8006858:	230c      	movs	r3, #12
 800685a:	603b      	str	r3, [r7, #0]
 800685c:	f04f 30ff 	mov.w	r0, #4294967295
 8006860:	e0d1      	b.n	8006a06 <_svfiprintf_r+0x1d2>
 8006862:	2340      	movs	r3, #64	; 0x40
 8006864:	616b      	str	r3, [r5, #20]
 8006866:	2300      	movs	r3, #0
 8006868:	9309      	str	r3, [sp, #36]	; 0x24
 800686a:	2320      	movs	r3, #32
 800686c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006870:	f8cd 800c 	str.w	r8, [sp, #12]
 8006874:	2330      	movs	r3, #48	; 0x30
 8006876:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006a20 <_svfiprintf_r+0x1ec>
 800687a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800687e:	f04f 0901 	mov.w	r9, #1
 8006882:	4623      	mov	r3, r4
 8006884:	469a      	mov	sl, r3
 8006886:	f813 2b01 	ldrb.w	r2, [r3], #1
 800688a:	b10a      	cbz	r2, 8006890 <_svfiprintf_r+0x5c>
 800688c:	2a25      	cmp	r2, #37	; 0x25
 800688e:	d1f9      	bne.n	8006884 <_svfiprintf_r+0x50>
 8006890:	ebba 0b04 	subs.w	fp, sl, r4
 8006894:	d00b      	beq.n	80068ae <_svfiprintf_r+0x7a>
 8006896:	465b      	mov	r3, fp
 8006898:	4622      	mov	r2, r4
 800689a:	4629      	mov	r1, r5
 800689c:	4638      	mov	r0, r7
 800689e:	f7ff ff6d 	bl	800677c <__ssputs_r>
 80068a2:	3001      	adds	r0, #1
 80068a4:	f000 80aa 	beq.w	80069fc <_svfiprintf_r+0x1c8>
 80068a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068aa:	445a      	add	r2, fp
 80068ac:	9209      	str	r2, [sp, #36]	; 0x24
 80068ae:	f89a 3000 	ldrb.w	r3, [sl]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f000 80a2 	beq.w	80069fc <_svfiprintf_r+0x1c8>
 80068b8:	2300      	movs	r3, #0
 80068ba:	f04f 32ff 	mov.w	r2, #4294967295
 80068be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068c2:	f10a 0a01 	add.w	sl, sl, #1
 80068c6:	9304      	str	r3, [sp, #16]
 80068c8:	9307      	str	r3, [sp, #28]
 80068ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80068ce:	931a      	str	r3, [sp, #104]	; 0x68
 80068d0:	4654      	mov	r4, sl
 80068d2:	2205      	movs	r2, #5
 80068d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068d8:	4851      	ldr	r0, [pc, #324]	; (8006a20 <_svfiprintf_r+0x1ec>)
 80068da:	f7f9 fc89 	bl	80001f0 <memchr>
 80068de:	9a04      	ldr	r2, [sp, #16]
 80068e0:	b9d8      	cbnz	r0, 800691a <_svfiprintf_r+0xe6>
 80068e2:	06d0      	lsls	r0, r2, #27
 80068e4:	bf44      	itt	mi
 80068e6:	2320      	movmi	r3, #32
 80068e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80068ec:	0711      	lsls	r1, r2, #28
 80068ee:	bf44      	itt	mi
 80068f0:	232b      	movmi	r3, #43	; 0x2b
 80068f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80068f6:	f89a 3000 	ldrb.w	r3, [sl]
 80068fa:	2b2a      	cmp	r3, #42	; 0x2a
 80068fc:	d015      	beq.n	800692a <_svfiprintf_r+0xf6>
 80068fe:	9a07      	ldr	r2, [sp, #28]
 8006900:	4654      	mov	r4, sl
 8006902:	2000      	movs	r0, #0
 8006904:	f04f 0c0a 	mov.w	ip, #10
 8006908:	4621      	mov	r1, r4
 800690a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800690e:	3b30      	subs	r3, #48	; 0x30
 8006910:	2b09      	cmp	r3, #9
 8006912:	d94e      	bls.n	80069b2 <_svfiprintf_r+0x17e>
 8006914:	b1b0      	cbz	r0, 8006944 <_svfiprintf_r+0x110>
 8006916:	9207      	str	r2, [sp, #28]
 8006918:	e014      	b.n	8006944 <_svfiprintf_r+0x110>
 800691a:	eba0 0308 	sub.w	r3, r0, r8
 800691e:	fa09 f303 	lsl.w	r3, r9, r3
 8006922:	4313      	orrs	r3, r2
 8006924:	9304      	str	r3, [sp, #16]
 8006926:	46a2      	mov	sl, r4
 8006928:	e7d2      	b.n	80068d0 <_svfiprintf_r+0x9c>
 800692a:	9b03      	ldr	r3, [sp, #12]
 800692c:	1d19      	adds	r1, r3, #4
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	9103      	str	r1, [sp, #12]
 8006932:	2b00      	cmp	r3, #0
 8006934:	bfbb      	ittet	lt
 8006936:	425b      	neglt	r3, r3
 8006938:	f042 0202 	orrlt.w	r2, r2, #2
 800693c:	9307      	strge	r3, [sp, #28]
 800693e:	9307      	strlt	r3, [sp, #28]
 8006940:	bfb8      	it	lt
 8006942:	9204      	strlt	r2, [sp, #16]
 8006944:	7823      	ldrb	r3, [r4, #0]
 8006946:	2b2e      	cmp	r3, #46	; 0x2e
 8006948:	d10c      	bne.n	8006964 <_svfiprintf_r+0x130>
 800694a:	7863      	ldrb	r3, [r4, #1]
 800694c:	2b2a      	cmp	r3, #42	; 0x2a
 800694e:	d135      	bne.n	80069bc <_svfiprintf_r+0x188>
 8006950:	9b03      	ldr	r3, [sp, #12]
 8006952:	1d1a      	adds	r2, r3, #4
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	9203      	str	r2, [sp, #12]
 8006958:	2b00      	cmp	r3, #0
 800695a:	bfb8      	it	lt
 800695c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006960:	3402      	adds	r4, #2
 8006962:	9305      	str	r3, [sp, #20]
 8006964:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006a30 <_svfiprintf_r+0x1fc>
 8006968:	7821      	ldrb	r1, [r4, #0]
 800696a:	2203      	movs	r2, #3
 800696c:	4650      	mov	r0, sl
 800696e:	f7f9 fc3f 	bl	80001f0 <memchr>
 8006972:	b140      	cbz	r0, 8006986 <_svfiprintf_r+0x152>
 8006974:	2340      	movs	r3, #64	; 0x40
 8006976:	eba0 000a 	sub.w	r0, r0, sl
 800697a:	fa03 f000 	lsl.w	r0, r3, r0
 800697e:	9b04      	ldr	r3, [sp, #16]
 8006980:	4303      	orrs	r3, r0
 8006982:	3401      	adds	r4, #1
 8006984:	9304      	str	r3, [sp, #16]
 8006986:	f814 1b01 	ldrb.w	r1, [r4], #1
 800698a:	4826      	ldr	r0, [pc, #152]	; (8006a24 <_svfiprintf_r+0x1f0>)
 800698c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006990:	2206      	movs	r2, #6
 8006992:	f7f9 fc2d 	bl	80001f0 <memchr>
 8006996:	2800      	cmp	r0, #0
 8006998:	d038      	beq.n	8006a0c <_svfiprintf_r+0x1d8>
 800699a:	4b23      	ldr	r3, [pc, #140]	; (8006a28 <_svfiprintf_r+0x1f4>)
 800699c:	bb1b      	cbnz	r3, 80069e6 <_svfiprintf_r+0x1b2>
 800699e:	9b03      	ldr	r3, [sp, #12]
 80069a0:	3307      	adds	r3, #7
 80069a2:	f023 0307 	bic.w	r3, r3, #7
 80069a6:	3308      	adds	r3, #8
 80069a8:	9303      	str	r3, [sp, #12]
 80069aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069ac:	4433      	add	r3, r6
 80069ae:	9309      	str	r3, [sp, #36]	; 0x24
 80069b0:	e767      	b.n	8006882 <_svfiprintf_r+0x4e>
 80069b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80069b6:	460c      	mov	r4, r1
 80069b8:	2001      	movs	r0, #1
 80069ba:	e7a5      	b.n	8006908 <_svfiprintf_r+0xd4>
 80069bc:	2300      	movs	r3, #0
 80069be:	3401      	adds	r4, #1
 80069c0:	9305      	str	r3, [sp, #20]
 80069c2:	4619      	mov	r1, r3
 80069c4:	f04f 0c0a 	mov.w	ip, #10
 80069c8:	4620      	mov	r0, r4
 80069ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069ce:	3a30      	subs	r2, #48	; 0x30
 80069d0:	2a09      	cmp	r2, #9
 80069d2:	d903      	bls.n	80069dc <_svfiprintf_r+0x1a8>
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d0c5      	beq.n	8006964 <_svfiprintf_r+0x130>
 80069d8:	9105      	str	r1, [sp, #20]
 80069da:	e7c3      	b.n	8006964 <_svfiprintf_r+0x130>
 80069dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80069e0:	4604      	mov	r4, r0
 80069e2:	2301      	movs	r3, #1
 80069e4:	e7f0      	b.n	80069c8 <_svfiprintf_r+0x194>
 80069e6:	ab03      	add	r3, sp, #12
 80069e8:	9300      	str	r3, [sp, #0]
 80069ea:	462a      	mov	r2, r5
 80069ec:	4b0f      	ldr	r3, [pc, #60]	; (8006a2c <_svfiprintf_r+0x1f8>)
 80069ee:	a904      	add	r1, sp, #16
 80069f0:	4638      	mov	r0, r7
 80069f2:	f7fc fa47 	bl	8002e84 <_printf_float>
 80069f6:	1c42      	adds	r2, r0, #1
 80069f8:	4606      	mov	r6, r0
 80069fa:	d1d6      	bne.n	80069aa <_svfiprintf_r+0x176>
 80069fc:	89ab      	ldrh	r3, [r5, #12]
 80069fe:	065b      	lsls	r3, r3, #25
 8006a00:	f53f af2c 	bmi.w	800685c <_svfiprintf_r+0x28>
 8006a04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a06:	b01d      	add	sp, #116	; 0x74
 8006a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a0c:	ab03      	add	r3, sp, #12
 8006a0e:	9300      	str	r3, [sp, #0]
 8006a10:	462a      	mov	r2, r5
 8006a12:	4b06      	ldr	r3, [pc, #24]	; (8006a2c <_svfiprintf_r+0x1f8>)
 8006a14:	a904      	add	r1, sp, #16
 8006a16:	4638      	mov	r0, r7
 8006a18:	f7fc fcd8 	bl	80033cc <_printf_i>
 8006a1c:	e7eb      	b.n	80069f6 <_svfiprintf_r+0x1c2>
 8006a1e:	bf00      	nop
 8006a20:	08007a54 	.word	0x08007a54
 8006a24:	08007a5e 	.word	0x08007a5e
 8006a28:	08002e85 	.word	0x08002e85
 8006a2c:	0800677d 	.word	0x0800677d
 8006a30:	08007a5a 	.word	0x08007a5a
 8006a34:	00000000 	.word	0x00000000

08006a38 <nan>:
 8006a38:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006a40 <nan+0x8>
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	00000000 	.word	0x00000000
 8006a44:	7ff80000 	.word	0x7ff80000

08006a48 <_sbrk_r>:
 8006a48:	b538      	push	{r3, r4, r5, lr}
 8006a4a:	4d06      	ldr	r5, [pc, #24]	; (8006a64 <_sbrk_r+0x1c>)
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	4604      	mov	r4, r0
 8006a50:	4608      	mov	r0, r1
 8006a52:	602b      	str	r3, [r5, #0]
 8006a54:	f7fa fe92 	bl	800177c <_sbrk>
 8006a58:	1c43      	adds	r3, r0, #1
 8006a5a:	d102      	bne.n	8006a62 <_sbrk_r+0x1a>
 8006a5c:	682b      	ldr	r3, [r5, #0]
 8006a5e:	b103      	cbz	r3, 8006a62 <_sbrk_r+0x1a>
 8006a60:	6023      	str	r3, [r4, #0]
 8006a62:	bd38      	pop	{r3, r4, r5, pc}
 8006a64:	20000b28 	.word	0x20000b28

08006a68 <strncmp>:
 8006a68:	b510      	push	{r4, lr}
 8006a6a:	b17a      	cbz	r2, 8006a8c <strncmp+0x24>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	3901      	subs	r1, #1
 8006a70:	1884      	adds	r4, r0, r2
 8006a72:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006a76:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006a7a:	4290      	cmp	r0, r2
 8006a7c:	d101      	bne.n	8006a82 <strncmp+0x1a>
 8006a7e:	42a3      	cmp	r3, r4
 8006a80:	d101      	bne.n	8006a86 <strncmp+0x1e>
 8006a82:	1a80      	subs	r0, r0, r2
 8006a84:	bd10      	pop	{r4, pc}
 8006a86:	2800      	cmp	r0, #0
 8006a88:	d1f3      	bne.n	8006a72 <strncmp+0xa>
 8006a8a:	e7fa      	b.n	8006a82 <strncmp+0x1a>
 8006a8c:	4610      	mov	r0, r2
 8006a8e:	e7f9      	b.n	8006a84 <strncmp+0x1c>

08006a90 <__ascii_wctomb>:
 8006a90:	b149      	cbz	r1, 8006aa6 <__ascii_wctomb+0x16>
 8006a92:	2aff      	cmp	r2, #255	; 0xff
 8006a94:	bf85      	ittet	hi
 8006a96:	238a      	movhi	r3, #138	; 0x8a
 8006a98:	6003      	strhi	r3, [r0, #0]
 8006a9a:	700a      	strbls	r2, [r1, #0]
 8006a9c:	f04f 30ff 	movhi.w	r0, #4294967295
 8006aa0:	bf98      	it	ls
 8006aa2:	2001      	movls	r0, #1
 8006aa4:	4770      	bx	lr
 8006aa6:	4608      	mov	r0, r1
 8006aa8:	4770      	bx	lr
	...

08006aac <__assert_func>:
 8006aac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006aae:	4614      	mov	r4, r2
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	4b09      	ldr	r3, [pc, #36]	; (8006ad8 <__assert_func+0x2c>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4605      	mov	r5, r0
 8006ab8:	68d8      	ldr	r0, [r3, #12]
 8006aba:	b14c      	cbz	r4, 8006ad0 <__assert_func+0x24>
 8006abc:	4b07      	ldr	r3, [pc, #28]	; (8006adc <__assert_func+0x30>)
 8006abe:	9100      	str	r1, [sp, #0]
 8006ac0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006ac4:	4906      	ldr	r1, [pc, #24]	; (8006ae0 <__assert_func+0x34>)
 8006ac6:	462b      	mov	r3, r5
 8006ac8:	f000 f80e 	bl	8006ae8 <fiprintf>
 8006acc:	f000 fa8c 	bl	8006fe8 <abort>
 8006ad0:	4b04      	ldr	r3, [pc, #16]	; (8006ae4 <__assert_func+0x38>)
 8006ad2:	461c      	mov	r4, r3
 8006ad4:	e7f3      	b.n	8006abe <__assert_func+0x12>
 8006ad6:	bf00      	nop
 8006ad8:	20000000 	.word	0x20000000
 8006adc:	08007a65 	.word	0x08007a65
 8006ae0:	08007a72 	.word	0x08007a72
 8006ae4:	08007aa0 	.word	0x08007aa0

08006ae8 <fiprintf>:
 8006ae8:	b40e      	push	{r1, r2, r3}
 8006aea:	b503      	push	{r0, r1, lr}
 8006aec:	4601      	mov	r1, r0
 8006aee:	ab03      	add	r3, sp, #12
 8006af0:	4805      	ldr	r0, [pc, #20]	; (8006b08 <fiprintf+0x20>)
 8006af2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006af6:	6800      	ldr	r0, [r0, #0]
 8006af8:	9301      	str	r3, [sp, #4]
 8006afa:	f000 f885 	bl	8006c08 <_vfiprintf_r>
 8006afe:	b002      	add	sp, #8
 8006b00:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b04:	b003      	add	sp, #12
 8006b06:	4770      	bx	lr
 8006b08:	20000000 	.word	0x20000000

08006b0c <memmove>:
 8006b0c:	4288      	cmp	r0, r1
 8006b0e:	b510      	push	{r4, lr}
 8006b10:	eb01 0402 	add.w	r4, r1, r2
 8006b14:	d902      	bls.n	8006b1c <memmove+0x10>
 8006b16:	4284      	cmp	r4, r0
 8006b18:	4623      	mov	r3, r4
 8006b1a:	d807      	bhi.n	8006b2c <memmove+0x20>
 8006b1c:	1e43      	subs	r3, r0, #1
 8006b1e:	42a1      	cmp	r1, r4
 8006b20:	d008      	beq.n	8006b34 <memmove+0x28>
 8006b22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b2a:	e7f8      	b.n	8006b1e <memmove+0x12>
 8006b2c:	4402      	add	r2, r0
 8006b2e:	4601      	mov	r1, r0
 8006b30:	428a      	cmp	r2, r1
 8006b32:	d100      	bne.n	8006b36 <memmove+0x2a>
 8006b34:	bd10      	pop	{r4, pc}
 8006b36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b3e:	e7f7      	b.n	8006b30 <memmove+0x24>

08006b40 <__malloc_lock>:
 8006b40:	4801      	ldr	r0, [pc, #4]	; (8006b48 <__malloc_lock+0x8>)
 8006b42:	f000 bc11 	b.w	8007368 <__retarget_lock_acquire_recursive>
 8006b46:	bf00      	nop
 8006b48:	20000b2c 	.word	0x20000b2c

08006b4c <__malloc_unlock>:
 8006b4c:	4801      	ldr	r0, [pc, #4]	; (8006b54 <__malloc_unlock+0x8>)
 8006b4e:	f000 bc0c 	b.w	800736a <__retarget_lock_release_recursive>
 8006b52:	bf00      	nop
 8006b54:	20000b2c 	.word	0x20000b2c

08006b58 <_realloc_r>:
 8006b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b5c:	4680      	mov	r8, r0
 8006b5e:	4614      	mov	r4, r2
 8006b60:	460e      	mov	r6, r1
 8006b62:	b921      	cbnz	r1, 8006b6e <_realloc_r+0x16>
 8006b64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b68:	4611      	mov	r1, r2
 8006b6a:	f7ff bd93 	b.w	8006694 <_malloc_r>
 8006b6e:	b92a      	cbnz	r2, 8006b7c <_realloc_r+0x24>
 8006b70:	f7ff fd24 	bl	80065bc <_free_r>
 8006b74:	4625      	mov	r5, r4
 8006b76:	4628      	mov	r0, r5
 8006b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b7c:	f000 fc5c 	bl	8007438 <_malloc_usable_size_r>
 8006b80:	4284      	cmp	r4, r0
 8006b82:	4607      	mov	r7, r0
 8006b84:	d802      	bhi.n	8006b8c <_realloc_r+0x34>
 8006b86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006b8a:	d812      	bhi.n	8006bb2 <_realloc_r+0x5a>
 8006b8c:	4621      	mov	r1, r4
 8006b8e:	4640      	mov	r0, r8
 8006b90:	f7ff fd80 	bl	8006694 <_malloc_r>
 8006b94:	4605      	mov	r5, r0
 8006b96:	2800      	cmp	r0, #0
 8006b98:	d0ed      	beq.n	8006b76 <_realloc_r+0x1e>
 8006b9a:	42bc      	cmp	r4, r7
 8006b9c:	4622      	mov	r2, r4
 8006b9e:	4631      	mov	r1, r6
 8006ba0:	bf28      	it	cs
 8006ba2:	463a      	movcs	r2, r7
 8006ba4:	f7ff f824 	bl	8005bf0 <memcpy>
 8006ba8:	4631      	mov	r1, r6
 8006baa:	4640      	mov	r0, r8
 8006bac:	f7ff fd06 	bl	80065bc <_free_r>
 8006bb0:	e7e1      	b.n	8006b76 <_realloc_r+0x1e>
 8006bb2:	4635      	mov	r5, r6
 8006bb4:	e7df      	b.n	8006b76 <_realloc_r+0x1e>

08006bb6 <__sfputc_r>:
 8006bb6:	6893      	ldr	r3, [r2, #8]
 8006bb8:	3b01      	subs	r3, #1
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	b410      	push	{r4}
 8006bbe:	6093      	str	r3, [r2, #8]
 8006bc0:	da08      	bge.n	8006bd4 <__sfputc_r+0x1e>
 8006bc2:	6994      	ldr	r4, [r2, #24]
 8006bc4:	42a3      	cmp	r3, r4
 8006bc6:	db01      	blt.n	8006bcc <__sfputc_r+0x16>
 8006bc8:	290a      	cmp	r1, #10
 8006bca:	d103      	bne.n	8006bd4 <__sfputc_r+0x1e>
 8006bcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006bd0:	f000 b94a 	b.w	8006e68 <__swbuf_r>
 8006bd4:	6813      	ldr	r3, [r2, #0]
 8006bd6:	1c58      	adds	r0, r3, #1
 8006bd8:	6010      	str	r0, [r2, #0]
 8006bda:	7019      	strb	r1, [r3, #0]
 8006bdc:	4608      	mov	r0, r1
 8006bde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <__sfputs_r>:
 8006be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006be6:	4606      	mov	r6, r0
 8006be8:	460f      	mov	r7, r1
 8006bea:	4614      	mov	r4, r2
 8006bec:	18d5      	adds	r5, r2, r3
 8006bee:	42ac      	cmp	r4, r5
 8006bf0:	d101      	bne.n	8006bf6 <__sfputs_r+0x12>
 8006bf2:	2000      	movs	r0, #0
 8006bf4:	e007      	b.n	8006c06 <__sfputs_r+0x22>
 8006bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bfa:	463a      	mov	r2, r7
 8006bfc:	4630      	mov	r0, r6
 8006bfe:	f7ff ffda 	bl	8006bb6 <__sfputc_r>
 8006c02:	1c43      	adds	r3, r0, #1
 8006c04:	d1f3      	bne.n	8006bee <__sfputs_r+0xa>
 8006c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006c08 <_vfiprintf_r>:
 8006c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c0c:	460d      	mov	r5, r1
 8006c0e:	b09d      	sub	sp, #116	; 0x74
 8006c10:	4614      	mov	r4, r2
 8006c12:	4698      	mov	r8, r3
 8006c14:	4606      	mov	r6, r0
 8006c16:	b118      	cbz	r0, 8006c20 <_vfiprintf_r+0x18>
 8006c18:	6983      	ldr	r3, [r0, #24]
 8006c1a:	b90b      	cbnz	r3, 8006c20 <_vfiprintf_r+0x18>
 8006c1c:	f000 fb06 	bl	800722c <__sinit>
 8006c20:	4b89      	ldr	r3, [pc, #548]	; (8006e48 <_vfiprintf_r+0x240>)
 8006c22:	429d      	cmp	r5, r3
 8006c24:	d11b      	bne.n	8006c5e <_vfiprintf_r+0x56>
 8006c26:	6875      	ldr	r5, [r6, #4]
 8006c28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c2a:	07d9      	lsls	r1, r3, #31
 8006c2c:	d405      	bmi.n	8006c3a <_vfiprintf_r+0x32>
 8006c2e:	89ab      	ldrh	r3, [r5, #12]
 8006c30:	059a      	lsls	r2, r3, #22
 8006c32:	d402      	bmi.n	8006c3a <_vfiprintf_r+0x32>
 8006c34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c36:	f000 fb97 	bl	8007368 <__retarget_lock_acquire_recursive>
 8006c3a:	89ab      	ldrh	r3, [r5, #12]
 8006c3c:	071b      	lsls	r3, r3, #28
 8006c3e:	d501      	bpl.n	8006c44 <_vfiprintf_r+0x3c>
 8006c40:	692b      	ldr	r3, [r5, #16]
 8006c42:	b9eb      	cbnz	r3, 8006c80 <_vfiprintf_r+0x78>
 8006c44:	4629      	mov	r1, r5
 8006c46:	4630      	mov	r0, r6
 8006c48:	f000 f960 	bl	8006f0c <__swsetup_r>
 8006c4c:	b1c0      	cbz	r0, 8006c80 <_vfiprintf_r+0x78>
 8006c4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c50:	07dc      	lsls	r4, r3, #31
 8006c52:	d50e      	bpl.n	8006c72 <_vfiprintf_r+0x6a>
 8006c54:	f04f 30ff 	mov.w	r0, #4294967295
 8006c58:	b01d      	add	sp, #116	; 0x74
 8006c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c5e:	4b7b      	ldr	r3, [pc, #492]	; (8006e4c <_vfiprintf_r+0x244>)
 8006c60:	429d      	cmp	r5, r3
 8006c62:	d101      	bne.n	8006c68 <_vfiprintf_r+0x60>
 8006c64:	68b5      	ldr	r5, [r6, #8]
 8006c66:	e7df      	b.n	8006c28 <_vfiprintf_r+0x20>
 8006c68:	4b79      	ldr	r3, [pc, #484]	; (8006e50 <_vfiprintf_r+0x248>)
 8006c6a:	429d      	cmp	r5, r3
 8006c6c:	bf08      	it	eq
 8006c6e:	68f5      	ldreq	r5, [r6, #12]
 8006c70:	e7da      	b.n	8006c28 <_vfiprintf_r+0x20>
 8006c72:	89ab      	ldrh	r3, [r5, #12]
 8006c74:	0598      	lsls	r0, r3, #22
 8006c76:	d4ed      	bmi.n	8006c54 <_vfiprintf_r+0x4c>
 8006c78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c7a:	f000 fb76 	bl	800736a <__retarget_lock_release_recursive>
 8006c7e:	e7e9      	b.n	8006c54 <_vfiprintf_r+0x4c>
 8006c80:	2300      	movs	r3, #0
 8006c82:	9309      	str	r3, [sp, #36]	; 0x24
 8006c84:	2320      	movs	r3, #32
 8006c86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c8e:	2330      	movs	r3, #48	; 0x30
 8006c90:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006e54 <_vfiprintf_r+0x24c>
 8006c94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c98:	f04f 0901 	mov.w	r9, #1
 8006c9c:	4623      	mov	r3, r4
 8006c9e:	469a      	mov	sl, r3
 8006ca0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ca4:	b10a      	cbz	r2, 8006caa <_vfiprintf_r+0xa2>
 8006ca6:	2a25      	cmp	r2, #37	; 0x25
 8006ca8:	d1f9      	bne.n	8006c9e <_vfiprintf_r+0x96>
 8006caa:	ebba 0b04 	subs.w	fp, sl, r4
 8006cae:	d00b      	beq.n	8006cc8 <_vfiprintf_r+0xc0>
 8006cb0:	465b      	mov	r3, fp
 8006cb2:	4622      	mov	r2, r4
 8006cb4:	4629      	mov	r1, r5
 8006cb6:	4630      	mov	r0, r6
 8006cb8:	f7ff ff94 	bl	8006be4 <__sfputs_r>
 8006cbc:	3001      	adds	r0, #1
 8006cbe:	f000 80aa 	beq.w	8006e16 <_vfiprintf_r+0x20e>
 8006cc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cc4:	445a      	add	r2, fp
 8006cc6:	9209      	str	r2, [sp, #36]	; 0x24
 8006cc8:	f89a 3000 	ldrb.w	r3, [sl]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	f000 80a2 	beq.w	8006e16 <_vfiprintf_r+0x20e>
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8006cd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006cdc:	f10a 0a01 	add.w	sl, sl, #1
 8006ce0:	9304      	str	r3, [sp, #16]
 8006ce2:	9307      	str	r3, [sp, #28]
 8006ce4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ce8:	931a      	str	r3, [sp, #104]	; 0x68
 8006cea:	4654      	mov	r4, sl
 8006cec:	2205      	movs	r2, #5
 8006cee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cf2:	4858      	ldr	r0, [pc, #352]	; (8006e54 <_vfiprintf_r+0x24c>)
 8006cf4:	f7f9 fa7c 	bl	80001f0 <memchr>
 8006cf8:	9a04      	ldr	r2, [sp, #16]
 8006cfa:	b9d8      	cbnz	r0, 8006d34 <_vfiprintf_r+0x12c>
 8006cfc:	06d1      	lsls	r1, r2, #27
 8006cfe:	bf44      	itt	mi
 8006d00:	2320      	movmi	r3, #32
 8006d02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d06:	0713      	lsls	r3, r2, #28
 8006d08:	bf44      	itt	mi
 8006d0a:	232b      	movmi	r3, #43	; 0x2b
 8006d0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d10:	f89a 3000 	ldrb.w	r3, [sl]
 8006d14:	2b2a      	cmp	r3, #42	; 0x2a
 8006d16:	d015      	beq.n	8006d44 <_vfiprintf_r+0x13c>
 8006d18:	9a07      	ldr	r2, [sp, #28]
 8006d1a:	4654      	mov	r4, sl
 8006d1c:	2000      	movs	r0, #0
 8006d1e:	f04f 0c0a 	mov.w	ip, #10
 8006d22:	4621      	mov	r1, r4
 8006d24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d28:	3b30      	subs	r3, #48	; 0x30
 8006d2a:	2b09      	cmp	r3, #9
 8006d2c:	d94e      	bls.n	8006dcc <_vfiprintf_r+0x1c4>
 8006d2e:	b1b0      	cbz	r0, 8006d5e <_vfiprintf_r+0x156>
 8006d30:	9207      	str	r2, [sp, #28]
 8006d32:	e014      	b.n	8006d5e <_vfiprintf_r+0x156>
 8006d34:	eba0 0308 	sub.w	r3, r0, r8
 8006d38:	fa09 f303 	lsl.w	r3, r9, r3
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	9304      	str	r3, [sp, #16]
 8006d40:	46a2      	mov	sl, r4
 8006d42:	e7d2      	b.n	8006cea <_vfiprintf_r+0xe2>
 8006d44:	9b03      	ldr	r3, [sp, #12]
 8006d46:	1d19      	adds	r1, r3, #4
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	9103      	str	r1, [sp, #12]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	bfbb      	ittet	lt
 8006d50:	425b      	neglt	r3, r3
 8006d52:	f042 0202 	orrlt.w	r2, r2, #2
 8006d56:	9307      	strge	r3, [sp, #28]
 8006d58:	9307      	strlt	r3, [sp, #28]
 8006d5a:	bfb8      	it	lt
 8006d5c:	9204      	strlt	r2, [sp, #16]
 8006d5e:	7823      	ldrb	r3, [r4, #0]
 8006d60:	2b2e      	cmp	r3, #46	; 0x2e
 8006d62:	d10c      	bne.n	8006d7e <_vfiprintf_r+0x176>
 8006d64:	7863      	ldrb	r3, [r4, #1]
 8006d66:	2b2a      	cmp	r3, #42	; 0x2a
 8006d68:	d135      	bne.n	8006dd6 <_vfiprintf_r+0x1ce>
 8006d6a:	9b03      	ldr	r3, [sp, #12]
 8006d6c:	1d1a      	adds	r2, r3, #4
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	9203      	str	r2, [sp, #12]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	bfb8      	it	lt
 8006d76:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d7a:	3402      	adds	r4, #2
 8006d7c:	9305      	str	r3, [sp, #20]
 8006d7e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006e64 <_vfiprintf_r+0x25c>
 8006d82:	7821      	ldrb	r1, [r4, #0]
 8006d84:	2203      	movs	r2, #3
 8006d86:	4650      	mov	r0, sl
 8006d88:	f7f9 fa32 	bl	80001f0 <memchr>
 8006d8c:	b140      	cbz	r0, 8006da0 <_vfiprintf_r+0x198>
 8006d8e:	2340      	movs	r3, #64	; 0x40
 8006d90:	eba0 000a 	sub.w	r0, r0, sl
 8006d94:	fa03 f000 	lsl.w	r0, r3, r0
 8006d98:	9b04      	ldr	r3, [sp, #16]
 8006d9a:	4303      	orrs	r3, r0
 8006d9c:	3401      	adds	r4, #1
 8006d9e:	9304      	str	r3, [sp, #16]
 8006da0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006da4:	482c      	ldr	r0, [pc, #176]	; (8006e58 <_vfiprintf_r+0x250>)
 8006da6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006daa:	2206      	movs	r2, #6
 8006dac:	f7f9 fa20 	bl	80001f0 <memchr>
 8006db0:	2800      	cmp	r0, #0
 8006db2:	d03f      	beq.n	8006e34 <_vfiprintf_r+0x22c>
 8006db4:	4b29      	ldr	r3, [pc, #164]	; (8006e5c <_vfiprintf_r+0x254>)
 8006db6:	bb1b      	cbnz	r3, 8006e00 <_vfiprintf_r+0x1f8>
 8006db8:	9b03      	ldr	r3, [sp, #12]
 8006dba:	3307      	adds	r3, #7
 8006dbc:	f023 0307 	bic.w	r3, r3, #7
 8006dc0:	3308      	adds	r3, #8
 8006dc2:	9303      	str	r3, [sp, #12]
 8006dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dc6:	443b      	add	r3, r7
 8006dc8:	9309      	str	r3, [sp, #36]	; 0x24
 8006dca:	e767      	b.n	8006c9c <_vfiprintf_r+0x94>
 8006dcc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006dd0:	460c      	mov	r4, r1
 8006dd2:	2001      	movs	r0, #1
 8006dd4:	e7a5      	b.n	8006d22 <_vfiprintf_r+0x11a>
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	3401      	adds	r4, #1
 8006dda:	9305      	str	r3, [sp, #20]
 8006ddc:	4619      	mov	r1, r3
 8006dde:	f04f 0c0a 	mov.w	ip, #10
 8006de2:	4620      	mov	r0, r4
 8006de4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006de8:	3a30      	subs	r2, #48	; 0x30
 8006dea:	2a09      	cmp	r2, #9
 8006dec:	d903      	bls.n	8006df6 <_vfiprintf_r+0x1ee>
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d0c5      	beq.n	8006d7e <_vfiprintf_r+0x176>
 8006df2:	9105      	str	r1, [sp, #20]
 8006df4:	e7c3      	b.n	8006d7e <_vfiprintf_r+0x176>
 8006df6:	fb0c 2101 	mla	r1, ip, r1, r2
 8006dfa:	4604      	mov	r4, r0
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e7f0      	b.n	8006de2 <_vfiprintf_r+0x1da>
 8006e00:	ab03      	add	r3, sp, #12
 8006e02:	9300      	str	r3, [sp, #0]
 8006e04:	462a      	mov	r2, r5
 8006e06:	4b16      	ldr	r3, [pc, #88]	; (8006e60 <_vfiprintf_r+0x258>)
 8006e08:	a904      	add	r1, sp, #16
 8006e0a:	4630      	mov	r0, r6
 8006e0c:	f7fc f83a 	bl	8002e84 <_printf_float>
 8006e10:	4607      	mov	r7, r0
 8006e12:	1c78      	adds	r0, r7, #1
 8006e14:	d1d6      	bne.n	8006dc4 <_vfiprintf_r+0x1bc>
 8006e16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e18:	07d9      	lsls	r1, r3, #31
 8006e1a:	d405      	bmi.n	8006e28 <_vfiprintf_r+0x220>
 8006e1c:	89ab      	ldrh	r3, [r5, #12]
 8006e1e:	059a      	lsls	r2, r3, #22
 8006e20:	d402      	bmi.n	8006e28 <_vfiprintf_r+0x220>
 8006e22:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e24:	f000 faa1 	bl	800736a <__retarget_lock_release_recursive>
 8006e28:	89ab      	ldrh	r3, [r5, #12]
 8006e2a:	065b      	lsls	r3, r3, #25
 8006e2c:	f53f af12 	bmi.w	8006c54 <_vfiprintf_r+0x4c>
 8006e30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006e32:	e711      	b.n	8006c58 <_vfiprintf_r+0x50>
 8006e34:	ab03      	add	r3, sp, #12
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	462a      	mov	r2, r5
 8006e3a:	4b09      	ldr	r3, [pc, #36]	; (8006e60 <_vfiprintf_r+0x258>)
 8006e3c:	a904      	add	r1, sp, #16
 8006e3e:	4630      	mov	r0, r6
 8006e40:	f7fc fac4 	bl	80033cc <_printf_i>
 8006e44:	e7e4      	b.n	8006e10 <_vfiprintf_r+0x208>
 8006e46:	bf00      	nop
 8006e48:	08007ac4 	.word	0x08007ac4
 8006e4c:	08007ae4 	.word	0x08007ae4
 8006e50:	08007aa4 	.word	0x08007aa4
 8006e54:	08007a54 	.word	0x08007a54
 8006e58:	08007a5e 	.word	0x08007a5e
 8006e5c:	08002e85 	.word	0x08002e85
 8006e60:	08006be5 	.word	0x08006be5
 8006e64:	08007a5a 	.word	0x08007a5a

08006e68 <__swbuf_r>:
 8006e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e6a:	460e      	mov	r6, r1
 8006e6c:	4614      	mov	r4, r2
 8006e6e:	4605      	mov	r5, r0
 8006e70:	b118      	cbz	r0, 8006e7a <__swbuf_r+0x12>
 8006e72:	6983      	ldr	r3, [r0, #24]
 8006e74:	b90b      	cbnz	r3, 8006e7a <__swbuf_r+0x12>
 8006e76:	f000 f9d9 	bl	800722c <__sinit>
 8006e7a:	4b21      	ldr	r3, [pc, #132]	; (8006f00 <__swbuf_r+0x98>)
 8006e7c:	429c      	cmp	r4, r3
 8006e7e:	d12b      	bne.n	8006ed8 <__swbuf_r+0x70>
 8006e80:	686c      	ldr	r4, [r5, #4]
 8006e82:	69a3      	ldr	r3, [r4, #24]
 8006e84:	60a3      	str	r3, [r4, #8]
 8006e86:	89a3      	ldrh	r3, [r4, #12]
 8006e88:	071a      	lsls	r2, r3, #28
 8006e8a:	d52f      	bpl.n	8006eec <__swbuf_r+0x84>
 8006e8c:	6923      	ldr	r3, [r4, #16]
 8006e8e:	b36b      	cbz	r3, 8006eec <__swbuf_r+0x84>
 8006e90:	6923      	ldr	r3, [r4, #16]
 8006e92:	6820      	ldr	r0, [r4, #0]
 8006e94:	1ac0      	subs	r0, r0, r3
 8006e96:	6963      	ldr	r3, [r4, #20]
 8006e98:	b2f6      	uxtb	r6, r6
 8006e9a:	4283      	cmp	r3, r0
 8006e9c:	4637      	mov	r7, r6
 8006e9e:	dc04      	bgt.n	8006eaa <__swbuf_r+0x42>
 8006ea0:	4621      	mov	r1, r4
 8006ea2:	4628      	mov	r0, r5
 8006ea4:	f000 f92e 	bl	8007104 <_fflush_r>
 8006ea8:	bb30      	cbnz	r0, 8006ef8 <__swbuf_r+0x90>
 8006eaa:	68a3      	ldr	r3, [r4, #8]
 8006eac:	3b01      	subs	r3, #1
 8006eae:	60a3      	str	r3, [r4, #8]
 8006eb0:	6823      	ldr	r3, [r4, #0]
 8006eb2:	1c5a      	adds	r2, r3, #1
 8006eb4:	6022      	str	r2, [r4, #0]
 8006eb6:	701e      	strb	r6, [r3, #0]
 8006eb8:	6963      	ldr	r3, [r4, #20]
 8006eba:	3001      	adds	r0, #1
 8006ebc:	4283      	cmp	r3, r0
 8006ebe:	d004      	beq.n	8006eca <__swbuf_r+0x62>
 8006ec0:	89a3      	ldrh	r3, [r4, #12]
 8006ec2:	07db      	lsls	r3, r3, #31
 8006ec4:	d506      	bpl.n	8006ed4 <__swbuf_r+0x6c>
 8006ec6:	2e0a      	cmp	r6, #10
 8006ec8:	d104      	bne.n	8006ed4 <__swbuf_r+0x6c>
 8006eca:	4621      	mov	r1, r4
 8006ecc:	4628      	mov	r0, r5
 8006ece:	f000 f919 	bl	8007104 <_fflush_r>
 8006ed2:	b988      	cbnz	r0, 8006ef8 <__swbuf_r+0x90>
 8006ed4:	4638      	mov	r0, r7
 8006ed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ed8:	4b0a      	ldr	r3, [pc, #40]	; (8006f04 <__swbuf_r+0x9c>)
 8006eda:	429c      	cmp	r4, r3
 8006edc:	d101      	bne.n	8006ee2 <__swbuf_r+0x7a>
 8006ede:	68ac      	ldr	r4, [r5, #8]
 8006ee0:	e7cf      	b.n	8006e82 <__swbuf_r+0x1a>
 8006ee2:	4b09      	ldr	r3, [pc, #36]	; (8006f08 <__swbuf_r+0xa0>)
 8006ee4:	429c      	cmp	r4, r3
 8006ee6:	bf08      	it	eq
 8006ee8:	68ec      	ldreq	r4, [r5, #12]
 8006eea:	e7ca      	b.n	8006e82 <__swbuf_r+0x1a>
 8006eec:	4621      	mov	r1, r4
 8006eee:	4628      	mov	r0, r5
 8006ef0:	f000 f80c 	bl	8006f0c <__swsetup_r>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d0cb      	beq.n	8006e90 <__swbuf_r+0x28>
 8006ef8:	f04f 37ff 	mov.w	r7, #4294967295
 8006efc:	e7ea      	b.n	8006ed4 <__swbuf_r+0x6c>
 8006efe:	bf00      	nop
 8006f00:	08007ac4 	.word	0x08007ac4
 8006f04:	08007ae4 	.word	0x08007ae4
 8006f08:	08007aa4 	.word	0x08007aa4

08006f0c <__swsetup_r>:
 8006f0c:	4b32      	ldr	r3, [pc, #200]	; (8006fd8 <__swsetup_r+0xcc>)
 8006f0e:	b570      	push	{r4, r5, r6, lr}
 8006f10:	681d      	ldr	r5, [r3, #0]
 8006f12:	4606      	mov	r6, r0
 8006f14:	460c      	mov	r4, r1
 8006f16:	b125      	cbz	r5, 8006f22 <__swsetup_r+0x16>
 8006f18:	69ab      	ldr	r3, [r5, #24]
 8006f1a:	b913      	cbnz	r3, 8006f22 <__swsetup_r+0x16>
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	f000 f985 	bl	800722c <__sinit>
 8006f22:	4b2e      	ldr	r3, [pc, #184]	; (8006fdc <__swsetup_r+0xd0>)
 8006f24:	429c      	cmp	r4, r3
 8006f26:	d10f      	bne.n	8006f48 <__swsetup_r+0x3c>
 8006f28:	686c      	ldr	r4, [r5, #4]
 8006f2a:	89a3      	ldrh	r3, [r4, #12]
 8006f2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f30:	0719      	lsls	r1, r3, #28
 8006f32:	d42c      	bmi.n	8006f8e <__swsetup_r+0x82>
 8006f34:	06dd      	lsls	r5, r3, #27
 8006f36:	d411      	bmi.n	8006f5c <__swsetup_r+0x50>
 8006f38:	2309      	movs	r3, #9
 8006f3a:	6033      	str	r3, [r6, #0]
 8006f3c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006f40:	81a3      	strh	r3, [r4, #12]
 8006f42:	f04f 30ff 	mov.w	r0, #4294967295
 8006f46:	e03e      	b.n	8006fc6 <__swsetup_r+0xba>
 8006f48:	4b25      	ldr	r3, [pc, #148]	; (8006fe0 <__swsetup_r+0xd4>)
 8006f4a:	429c      	cmp	r4, r3
 8006f4c:	d101      	bne.n	8006f52 <__swsetup_r+0x46>
 8006f4e:	68ac      	ldr	r4, [r5, #8]
 8006f50:	e7eb      	b.n	8006f2a <__swsetup_r+0x1e>
 8006f52:	4b24      	ldr	r3, [pc, #144]	; (8006fe4 <__swsetup_r+0xd8>)
 8006f54:	429c      	cmp	r4, r3
 8006f56:	bf08      	it	eq
 8006f58:	68ec      	ldreq	r4, [r5, #12]
 8006f5a:	e7e6      	b.n	8006f2a <__swsetup_r+0x1e>
 8006f5c:	0758      	lsls	r0, r3, #29
 8006f5e:	d512      	bpl.n	8006f86 <__swsetup_r+0x7a>
 8006f60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f62:	b141      	cbz	r1, 8006f76 <__swsetup_r+0x6a>
 8006f64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f68:	4299      	cmp	r1, r3
 8006f6a:	d002      	beq.n	8006f72 <__swsetup_r+0x66>
 8006f6c:	4630      	mov	r0, r6
 8006f6e:	f7ff fb25 	bl	80065bc <_free_r>
 8006f72:	2300      	movs	r3, #0
 8006f74:	6363      	str	r3, [r4, #52]	; 0x34
 8006f76:	89a3      	ldrh	r3, [r4, #12]
 8006f78:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006f7c:	81a3      	strh	r3, [r4, #12]
 8006f7e:	2300      	movs	r3, #0
 8006f80:	6063      	str	r3, [r4, #4]
 8006f82:	6923      	ldr	r3, [r4, #16]
 8006f84:	6023      	str	r3, [r4, #0]
 8006f86:	89a3      	ldrh	r3, [r4, #12]
 8006f88:	f043 0308 	orr.w	r3, r3, #8
 8006f8c:	81a3      	strh	r3, [r4, #12]
 8006f8e:	6923      	ldr	r3, [r4, #16]
 8006f90:	b94b      	cbnz	r3, 8006fa6 <__swsetup_r+0x9a>
 8006f92:	89a3      	ldrh	r3, [r4, #12]
 8006f94:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006f98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f9c:	d003      	beq.n	8006fa6 <__swsetup_r+0x9a>
 8006f9e:	4621      	mov	r1, r4
 8006fa0:	4630      	mov	r0, r6
 8006fa2:	f000 fa09 	bl	80073b8 <__smakebuf_r>
 8006fa6:	89a0      	ldrh	r0, [r4, #12]
 8006fa8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006fac:	f010 0301 	ands.w	r3, r0, #1
 8006fb0:	d00a      	beq.n	8006fc8 <__swsetup_r+0xbc>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	60a3      	str	r3, [r4, #8]
 8006fb6:	6963      	ldr	r3, [r4, #20]
 8006fb8:	425b      	negs	r3, r3
 8006fba:	61a3      	str	r3, [r4, #24]
 8006fbc:	6923      	ldr	r3, [r4, #16]
 8006fbe:	b943      	cbnz	r3, 8006fd2 <__swsetup_r+0xc6>
 8006fc0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006fc4:	d1ba      	bne.n	8006f3c <__swsetup_r+0x30>
 8006fc6:	bd70      	pop	{r4, r5, r6, pc}
 8006fc8:	0781      	lsls	r1, r0, #30
 8006fca:	bf58      	it	pl
 8006fcc:	6963      	ldrpl	r3, [r4, #20]
 8006fce:	60a3      	str	r3, [r4, #8]
 8006fd0:	e7f4      	b.n	8006fbc <__swsetup_r+0xb0>
 8006fd2:	2000      	movs	r0, #0
 8006fd4:	e7f7      	b.n	8006fc6 <__swsetup_r+0xba>
 8006fd6:	bf00      	nop
 8006fd8:	20000000 	.word	0x20000000
 8006fdc:	08007ac4 	.word	0x08007ac4
 8006fe0:	08007ae4 	.word	0x08007ae4
 8006fe4:	08007aa4 	.word	0x08007aa4

08006fe8 <abort>:
 8006fe8:	b508      	push	{r3, lr}
 8006fea:	2006      	movs	r0, #6
 8006fec:	f000 fa54 	bl	8007498 <raise>
 8006ff0:	2001      	movs	r0, #1
 8006ff2:	f7fa fb4c 	bl	800168e <_exit>
	...

08006ff8 <__sflush_r>:
 8006ff8:	898a      	ldrh	r2, [r1, #12]
 8006ffa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ffe:	4605      	mov	r5, r0
 8007000:	0710      	lsls	r0, r2, #28
 8007002:	460c      	mov	r4, r1
 8007004:	d458      	bmi.n	80070b8 <__sflush_r+0xc0>
 8007006:	684b      	ldr	r3, [r1, #4]
 8007008:	2b00      	cmp	r3, #0
 800700a:	dc05      	bgt.n	8007018 <__sflush_r+0x20>
 800700c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800700e:	2b00      	cmp	r3, #0
 8007010:	dc02      	bgt.n	8007018 <__sflush_r+0x20>
 8007012:	2000      	movs	r0, #0
 8007014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007018:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800701a:	2e00      	cmp	r6, #0
 800701c:	d0f9      	beq.n	8007012 <__sflush_r+0x1a>
 800701e:	2300      	movs	r3, #0
 8007020:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007024:	682f      	ldr	r7, [r5, #0]
 8007026:	602b      	str	r3, [r5, #0]
 8007028:	d032      	beq.n	8007090 <__sflush_r+0x98>
 800702a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800702c:	89a3      	ldrh	r3, [r4, #12]
 800702e:	075a      	lsls	r2, r3, #29
 8007030:	d505      	bpl.n	800703e <__sflush_r+0x46>
 8007032:	6863      	ldr	r3, [r4, #4]
 8007034:	1ac0      	subs	r0, r0, r3
 8007036:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007038:	b10b      	cbz	r3, 800703e <__sflush_r+0x46>
 800703a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800703c:	1ac0      	subs	r0, r0, r3
 800703e:	2300      	movs	r3, #0
 8007040:	4602      	mov	r2, r0
 8007042:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007044:	6a21      	ldr	r1, [r4, #32]
 8007046:	4628      	mov	r0, r5
 8007048:	47b0      	blx	r6
 800704a:	1c43      	adds	r3, r0, #1
 800704c:	89a3      	ldrh	r3, [r4, #12]
 800704e:	d106      	bne.n	800705e <__sflush_r+0x66>
 8007050:	6829      	ldr	r1, [r5, #0]
 8007052:	291d      	cmp	r1, #29
 8007054:	d82c      	bhi.n	80070b0 <__sflush_r+0xb8>
 8007056:	4a2a      	ldr	r2, [pc, #168]	; (8007100 <__sflush_r+0x108>)
 8007058:	40ca      	lsrs	r2, r1
 800705a:	07d6      	lsls	r6, r2, #31
 800705c:	d528      	bpl.n	80070b0 <__sflush_r+0xb8>
 800705e:	2200      	movs	r2, #0
 8007060:	6062      	str	r2, [r4, #4]
 8007062:	04d9      	lsls	r1, r3, #19
 8007064:	6922      	ldr	r2, [r4, #16]
 8007066:	6022      	str	r2, [r4, #0]
 8007068:	d504      	bpl.n	8007074 <__sflush_r+0x7c>
 800706a:	1c42      	adds	r2, r0, #1
 800706c:	d101      	bne.n	8007072 <__sflush_r+0x7a>
 800706e:	682b      	ldr	r3, [r5, #0]
 8007070:	b903      	cbnz	r3, 8007074 <__sflush_r+0x7c>
 8007072:	6560      	str	r0, [r4, #84]	; 0x54
 8007074:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007076:	602f      	str	r7, [r5, #0]
 8007078:	2900      	cmp	r1, #0
 800707a:	d0ca      	beq.n	8007012 <__sflush_r+0x1a>
 800707c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007080:	4299      	cmp	r1, r3
 8007082:	d002      	beq.n	800708a <__sflush_r+0x92>
 8007084:	4628      	mov	r0, r5
 8007086:	f7ff fa99 	bl	80065bc <_free_r>
 800708a:	2000      	movs	r0, #0
 800708c:	6360      	str	r0, [r4, #52]	; 0x34
 800708e:	e7c1      	b.n	8007014 <__sflush_r+0x1c>
 8007090:	6a21      	ldr	r1, [r4, #32]
 8007092:	2301      	movs	r3, #1
 8007094:	4628      	mov	r0, r5
 8007096:	47b0      	blx	r6
 8007098:	1c41      	adds	r1, r0, #1
 800709a:	d1c7      	bne.n	800702c <__sflush_r+0x34>
 800709c:	682b      	ldr	r3, [r5, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d0c4      	beq.n	800702c <__sflush_r+0x34>
 80070a2:	2b1d      	cmp	r3, #29
 80070a4:	d001      	beq.n	80070aa <__sflush_r+0xb2>
 80070a6:	2b16      	cmp	r3, #22
 80070a8:	d101      	bne.n	80070ae <__sflush_r+0xb6>
 80070aa:	602f      	str	r7, [r5, #0]
 80070ac:	e7b1      	b.n	8007012 <__sflush_r+0x1a>
 80070ae:	89a3      	ldrh	r3, [r4, #12]
 80070b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070b4:	81a3      	strh	r3, [r4, #12]
 80070b6:	e7ad      	b.n	8007014 <__sflush_r+0x1c>
 80070b8:	690f      	ldr	r7, [r1, #16]
 80070ba:	2f00      	cmp	r7, #0
 80070bc:	d0a9      	beq.n	8007012 <__sflush_r+0x1a>
 80070be:	0793      	lsls	r3, r2, #30
 80070c0:	680e      	ldr	r6, [r1, #0]
 80070c2:	bf08      	it	eq
 80070c4:	694b      	ldreq	r3, [r1, #20]
 80070c6:	600f      	str	r7, [r1, #0]
 80070c8:	bf18      	it	ne
 80070ca:	2300      	movne	r3, #0
 80070cc:	eba6 0807 	sub.w	r8, r6, r7
 80070d0:	608b      	str	r3, [r1, #8]
 80070d2:	f1b8 0f00 	cmp.w	r8, #0
 80070d6:	dd9c      	ble.n	8007012 <__sflush_r+0x1a>
 80070d8:	6a21      	ldr	r1, [r4, #32]
 80070da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80070dc:	4643      	mov	r3, r8
 80070de:	463a      	mov	r2, r7
 80070e0:	4628      	mov	r0, r5
 80070e2:	47b0      	blx	r6
 80070e4:	2800      	cmp	r0, #0
 80070e6:	dc06      	bgt.n	80070f6 <__sflush_r+0xfe>
 80070e8:	89a3      	ldrh	r3, [r4, #12]
 80070ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070ee:	81a3      	strh	r3, [r4, #12]
 80070f0:	f04f 30ff 	mov.w	r0, #4294967295
 80070f4:	e78e      	b.n	8007014 <__sflush_r+0x1c>
 80070f6:	4407      	add	r7, r0
 80070f8:	eba8 0800 	sub.w	r8, r8, r0
 80070fc:	e7e9      	b.n	80070d2 <__sflush_r+0xda>
 80070fe:	bf00      	nop
 8007100:	20400001 	.word	0x20400001

08007104 <_fflush_r>:
 8007104:	b538      	push	{r3, r4, r5, lr}
 8007106:	690b      	ldr	r3, [r1, #16]
 8007108:	4605      	mov	r5, r0
 800710a:	460c      	mov	r4, r1
 800710c:	b913      	cbnz	r3, 8007114 <_fflush_r+0x10>
 800710e:	2500      	movs	r5, #0
 8007110:	4628      	mov	r0, r5
 8007112:	bd38      	pop	{r3, r4, r5, pc}
 8007114:	b118      	cbz	r0, 800711e <_fflush_r+0x1a>
 8007116:	6983      	ldr	r3, [r0, #24]
 8007118:	b90b      	cbnz	r3, 800711e <_fflush_r+0x1a>
 800711a:	f000 f887 	bl	800722c <__sinit>
 800711e:	4b14      	ldr	r3, [pc, #80]	; (8007170 <_fflush_r+0x6c>)
 8007120:	429c      	cmp	r4, r3
 8007122:	d11b      	bne.n	800715c <_fflush_r+0x58>
 8007124:	686c      	ldr	r4, [r5, #4]
 8007126:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d0ef      	beq.n	800710e <_fflush_r+0xa>
 800712e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007130:	07d0      	lsls	r0, r2, #31
 8007132:	d404      	bmi.n	800713e <_fflush_r+0x3a>
 8007134:	0599      	lsls	r1, r3, #22
 8007136:	d402      	bmi.n	800713e <_fflush_r+0x3a>
 8007138:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800713a:	f000 f915 	bl	8007368 <__retarget_lock_acquire_recursive>
 800713e:	4628      	mov	r0, r5
 8007140:	4621      	mov	r1, r4
 8007142:	f7ff ff59 	bl	8006ff8 <__sflush_r>
 8007146:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007148:	07da      	lsls	r2, r3, #31
 800714a:	4605      	mov	r5, r0
 800714c:	d4e0      	bmi.n	8007110 <_fflush_r+0xc>
 800714e:	89a3      	ldrh	r3, [r4, #12]
 8007150:	059b      	lsls	r3, r3, #22
 8007152:	d4dd      	bmi.n	8007110 <_fflush_r+0xc>
 8007154:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007156:	f000 f908 	bl	800736a <__retarget_lock_release_recursive>
 800715a:	e7d9      	b.n	8007110 <_fflush_r+0xc>
 800715c:	4b05      	ldr	r3, [pc, #20]	; (8007174 <_fflush_r+0x70>)
 800715e:	429c      	cmp	r4, r3
 8007160:	d101      	bne.n	8007166 <_fflush_r+0x62>
 8007162:	68ac      	ldr	r4, [r5, #8]
 8007164:	e7df      	b.n	8007126 <_fflush_r+0x22>
 8007166:	4b04      	ldr	r3, [pc, #16]	; (8007178 <_fflush_r+0x74>)
 8007168:	429c      	cmp	r4, r3
 800716a:	bf08      	it	eq
 800716c:	68ec      	ldreq	r4, [r5, #12]
 800716e:	e7da      	b.n	8007126 <_fflush_r+0x22>
 8007170:	08007ac4 	.word	0x08007ac4
 8007174:	08007ae4 	.word	0x08007ae4
 8007178:	08007aa4 	.word	0x08007aa4

0800717c <std>:
 800717c:	2300      	movs	r3, #0
 800717e:	b510      	push	{r4, lr}
 8007180:	4604      	mov	r4, r0
 8007182:	e9c0 3300 	strd	r3, r3, [r0]
 8007186:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800718a:	6083      	str	r3, [r0, #8]
 800718c:	8181      	strh	r1, [r0, #12]
 800718e:	6643      	str	r3, [r0, #100]	; 0x64
 8007190:	81c2      	strh	r2, [r0, #14]
 8007192:	6183      	str	r3, [r0, #24]
 8007194:	4619      	mov	r1, r3
 8007196:	2208      	movs	r2, #8
 8007198:	305c      	adds	r0, #92	; 0x5c
 800719a:	f7fb fdcb 	bl	8002d34 <memset>
 800719e:	4b05      	ldr	r3, [pc, #20]	; (80071b4 <std+0x38>)
 80071a0:	6263      	str	r3, [r4, #36]	; 0x24
 80071a2:	4b05      	ldr	r3, [pc, #20]	; (80071b8 <std+0x3c>)
 80071a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80071a6:	4b05      	ldr	r3, [pc, #20]	; (80071bc <std+0x40>)
 80071a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80071aa:	4b05      	ldr	r3, [pc, #20]	; (80071c0 <std+0x44>)
 80071ac:	6224      	str	r4, [r4, #32]
 80071ae:	6323      	str	r3, [r4, #48]	; 0x30
 80071b0:	bd10      	pop	{r4, pc}
 80071b2:	bf00      	nop
 80071b4:	080074d1 	.word	0x080074d1
 80071b8:	080074f3 	.word	0x080074f3
 80071bc:	0800752b 	.word	0x0800752b
 80071c0:	0800754f 	.word	0x0800754f

080071c4 <_cleanup_r>:
 80071c4:	4901      	ldr	r1, [pc, #4]	; (80071cc <_cleanup_r+0x8>)
 80071c6:	f000 b8af 	b.w	8007328 <_fwalk_reent>
 80071ca:	bf00      	nop
 80071cc:	08007105 	.word	0x08007105

080071d0 <__sfmoreglue>:
 80071d0:	b570      	push	{r4, r5, r6, lr}
 80071d2:	2268      	movs	r2, #104	; 0x68
 80071d4:	1e4d      	subs	r5, r1, #1
 80071d6:	4355      	muls	r5, r2
 80071d8:	460e      	mov	r6, r1
 80071da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80071de:	f7ff fa59 	bl	8006694 <_malloc_r>
 80071e2:	4604      	mov	r4, r0
 80071e4:	b140      	cbz	r0, 80071f8 <__sfmoreglue+0x28>
 80071e6:	2100      	movs	r1, #0
 80071e8:	e9c0 1600 	strd	r1, r6, [r0]
 80071ec:	300c      	adds	r0, #12
 80071ee:	60a0      	str	r0, [r4, #8]
 80071f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80071f4:	f7fb fd9e 	bl	8002d34 <memset>
 80071f8:	4620      	mov	r0, r4
 80071fa:	bd70      	pop	{r4, r5, r6, pc}

080071fc <__sfp_lock_acquire>:
 80071fc:	4801      	ldr	r0, [pc, #4]	; (8007204 <__sfp_lock_acquire+0x8>)
 80071fe:	f000 b8b3 	b.w	8007368 <__retarget_lock_acquire_recursive>
 8007202:	bf00      	nop
 8007204:	20000b2d 	.word	0x20000b2d

08007208 <__sfp_lock_release>:
 8007208:	4801      	ldr	r0, [pc, #4]	; (8007210 <__sfp_lock_release+0x8>)
 800720a:	f000 b8ae 	b.w	800736a <__retarget_lock_release_recursive>
 800720e:	bf00      	nop
 8007210:	20000b2d 	.word	0x20000b2d

08007214 <__sinit_lock_acquire>:
 8007214:	4801      	ldr	r0, [pc, #4]	; (800721c <__sinit_lock_acquire+0x8>)
 8007216:	f000 b8a7 	b.w	8007368 <__retarget_lock_acquire_recursive>
 800721a:	bf00      	nop
 800721c:	20000b2e 	.word	0x20000b2e

08007220 <__sinit_lock_release>:
 8007220:	4801      	ldr	r0, [pc, #4]	; (8007228 <__sinit_lock_release+0x8>)
 8007222:	f000 b8a2 	b.w	800736a <__retarget_lock_release_recursive>
 8007226:	bf00      	nop
 8007228:	20000b2e 	.word	0x20000b2e

0800722c <__sinit>:
 800722c:	b510      	push	{r4, lr}
 800722e:	4604      	mov	r4, r0
 8007230:	f7ff fff0 	bl	8007214 <__sinit_lock_acquire>
 8007234:	69a3      	ldr	r3, [r4, #24]
 8007236:	b11b      	cbz	r3, 8007240 <__sinit+0x14>
 8007238:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800723c:	f7ff bff0 	b.w	8007220 <__sinit_lock_release>
 8007240:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007244:	6523      	str	r3, [r4, #80]	; 0x50
 8007246:	4b13      	ldr	r3, [pc, #76]	; (8007294 <__sinit+0x68>)
 8007248:	4a13      	ldr	r2, [pc, #76]	; (8007298 <__sinit+0x6c>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	62a2      	str	r2, [r4, #40]	; 0x28
 800724e:	42a3      	cmp	r3, r4
 8007250:	bf04      	itt	eq
 8007252:	2301      	moveq	r3, #1
 8007254:	61a3      	streq	r3, [r4, #24]
 8007256:	4620      	mov	r0, r4
 8007258:	f000 f820 	bl	800729c <__sfp>
 800725c:	6060      	str	r0, [r4, #4]
 800725e:	4620      	mov	r0, r4
 8007260:	f000 f81c 	bl	800729c <__sfp>
 8007264:	60a0      	str	r0, [r4, #8]
 8007266:	4620      	mov	r0, r4
 8007268:	f000 f818 	bl	800729c <__sfp>
 800726c:	2200      	movs	r2, #0
 800726e:	60e0      	str	r0, [r4, #12]
 8007270:	2104      	movs	r1, #4
 8007272:	6860      	ldr	r0, [r4, #4]
 8007274:	f7ff ff82 	bl	800717c <std>
 8007278:	68a0      	ldr	r0, [r4, #8]
 800727a:	2201      	movs	r2, #1
 800727c:	2109      	movs	r1, #9
 800727e:	f7ff ff7d 	bl	800717c <std>
 8007282:	68e0      	ldr	r0, [r4, #12]
 8007284:	2202      	movs	r2, #2
 8007286:	2112      	movs	r1, #18
 8007288:	f7ff ff78 	bl	800717c <std>
 800728c:	2301      	movs	r3, #1
 800728e:	61a3      	str	r3, [r4, #24]
 8007290:	e7d2      	b.n	8007238 <__sinit+0xc>
 8007292:	bf00      	nop
 8007294:	0800765c 	.word	0x0800765c
 8007298:	080071c5 	.word	0x080071c5

0800729c <__sfp>:
 800729c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800729e:	4607      	mov	r7, r0
 80072a0:	f7ff ffac 	bl	80071fc <__sfp_lock_acquire>
 80072a4:	4b1e      	ldr	r3, [pc, #120]	; (8007320 <__sfp+0x84>)
 80072a6:	681e      	ldr	r6, [r3, #0]
 80072a8:	69b3      	ldr	r3, [r6, #24]
 80072aa:	b913      	cbnz	r3, 80072b2 <__sfp+0x16>
 80072ac:	4630      	mov	r0, r6
 80072ae:	f7ff ffbd 	bl	800722c <__sinit>
 80072b2:	3648      	adds	r6, #72	; 0x48
 80072b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80072b8:	3b01      	subs	r3, #1
 80072ba:	d503      	bpl.n	80072c4 <__sfp+0x28>
 80072bc:	6833      	ldr	r3, [r6, #0]
 80072be:	b30b      	cbz	r3, 8007304 <__sfp+0x68>
 80072c0:	6836      	ldr	r6, [r6, #0]
 80072c2:	e7f7      	b.n	80072b4 <__sfp+0x18>
 80072c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80072c8:	b9d5      	cbnz	r5, 8007300 <__sfp+0x64>
 80072ca:	4b16      	ldr	r3, [pc, #88]	; (8007324 <__sfp+0x88>)
 80072cc:	60e3      	str	r3, [r4, #12]
 80072ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80072d2:	6665      	str	r5, [r4, #100]	; 0x64
 80072d4:	f000 f847 	bl	8007366 <__retarget_lock_init_recursive>
 80072d8:	f7ff ff96 	bl	8007208 <__sfp_lock_release>
 80072dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80072e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80072e4:	6025      	str	r5, [r4, #0]
 80072e6:	61a5      	str	r5, [r4, #24]
 80072e8:	2208      	movs	r2, #8
 80072ea:	4629      	mov	r1, r5
 80072ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80072f0:	f7fb fd20 	bl	8002d34 <memset>
 80072f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80072f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80072fc:	4620      	mov	r0, r4
 80072fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007300:	3468      	adds	r4, #104	; 0x68
 8007302:	e7d9      	b.n	80072b8 <__sfp+0x1c>
 8007304:	2104      	movs	r1, #4
 8007306:	4638      	mov	r0, r7
 8007308:	f7ff ff62 	bl	80071d0 <__sfmoreglue>
 800730c:	4604      	mov	r4, r0
 800730e:	6030      	str	r0, [r6, #0]
 8007310:	2800      	cmp	r0, #0
 8007312:	d1d5      	bne.n	80072c0 <__sfp+0x24>
 8007314:	f7ff ff78 	bl	8007208 <__sfp_lock_release>
 8007318:	230c      	movs	r3, #12
 800731a:	603b      	str	r3, [r7, #0]
 800731c:	e7ee      	b.n	80072fc <__sfp+0x60>
 800731e:	bf00      	nop
 8007320:	0800765c 	.word	0x0800765c
 8007324:	ffff0001 	.word	0xffff0001

08007328 <_fwalk_reent>:
 8007328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800732c:	4606      	mov	r6, r0
 800732e:	4688      	mov	r8, r1
 8007330:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007334:	2700      	movs	r7, #0
 8007336:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800733a:	f1b9 0901 	subs.w	r9, r9, #1
 800733e:	d505      	bpl.n	800734c <_fwalk_reent+0x24>
 8007340:	6824      	ldr	r4, [r4, #0]
 8007342:	2c00      	cmp	r4, #0
 8007344:	d1f7      	bne.n	8007336 <_fwalk_reent+0xe>
 8007346:	4638      	mov	r0, r7
 8007348:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800734c:	89ab      	ldrh	r3, [r5, #12]
 800734e:	2b01      	cmp	r3, #1
 8007350:	d907      	bls.n	8007362 <_fwalk_reent+0x3a>
 8007352:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007356:	3301      	adds	r3, #1
 8007358:	d003      	beq.n	8007362 <_fwalk_reent+0x3a>
 800735a:	4629      	mov	r1, r5
 800735c:	4630      	mov	r0, r6
 800735e:	47c0      	blx	r8
 8007360:	4307      	orrs	r7, r0
 8007362:	3568      	adds	r5, #104	; 0x68
 8007364:	e7e9      	b.n	800733a <_fwalk_reent+0x12>

08007366 <__retarget_lock_init_recursive>:
 8007366:	4770      	bx	lr

08007368 <__retarget_lock_acquire_recursive>:
 8007368:	4770      	bx	lr

0800736a <__retarget_lock_release_recursive>:
 800736a:	4770      	bx	lr

0800736c <__swhatbuf_r>:
 800736c:	b570      	push	{r4, r5, r6, lr}
 800736e:	460e      	mov	r6, r1
 8007370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007374:	2900      	cmp	r1, #0
 8007376:	b096      	sub	sp, #88	; 0x58
 8007378:	4614      	mov	r4, r2
 800737a:	461d      	mov	r5, r3
 800737c:	da08      	bge.n	8007390 <__swhatbuf_r+0x24>
 800737e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007382:	2200      	movs	r2, #0
 8007384:	602a      	str	r2, [r5, #0]
 8007386:	061a      	lsls	r2, r3, #24
 8007388:	d410      	bmi.n	80073ac <__swhatbuf_r+0x40>
 800738a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800738e:	e00e      	b.n	80073ae <__swhatbuf_r+0x42>
 8007390:	466a      	mov	r2, sp
 8007392:	f000 f903 	bl	800759c <_fstat_r>
 8007396:	2800      	cmp	r0, #0
 8007398:	dbf1      	blt.n	800737e <__swhatbuf_r+0x12>
 800739a:	9a01      	ldr	r2, [sp, #4]
 800739c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80073a0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80073a4:	425a      	negs	r2, r3
 80073a6:	415a      	adcs	r2, r3
 80073a8:	602a      	str	r2, [r5, #0]
 80073aa:	e7ee      	b.n	800738a <__swhatbuf_r+0x1e>
 80073ac:	2340      	movs	r3, #64	; 0x40
 80073ae:	2000      	movs	r0, #0
 80073b0:	6023      	str	r3, [r4, #0]
 80073b2:	b016      	add	sp, #88	; 0x58
 80073b4:	bd70      	pop	{r4, r5, r6, pc}
	...

080073b8 <__smakebuf_r>:
 80073b8:	898b      	ldrh	r3, [r1, #12]
 80073ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80073bc:	079d      	lsls	r5, r3, #30
 80073be:	4606      	mov	r6, r0
 80073c0:	460c      	mov	r4, r1
 80073c2:	d507      	bpl.n	80073d4 <__smakebuf_r+0x1c>
 80073c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80073c8:	6023      	str	r3, [r4, #0]
 80073ca:	6123      	str	r3, [r4, #16]
 80073cc:	2301      	movs	r3, #1
 80073ce:	6163      	str	r3, [r4, #20]
 80073d0:	b002      	add	sp, #8
 80073d2:	bd70      	pop	{r4, r5, r6, pc}
 80073d4:	ab01      	add	r3, sp, #4
 80073d6:	466a      	mov	r2, sp
 80073d8:	f7ff ffc8 	bl	800736c <__swhatbuf_r>
 80073dc:	9900      	ldr	r1, [sp, #0]
 80073de:	4605      	mov	r5, r0
 80073e0:	4630      	mov	r0, r6
 80073e2:	f7ff f957 	bl	8006694 <_malloc_r>
 80073e6:	b948      	cbnz	r0, 80073fc <__smakebuf_r+0x44>
 80073e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073ec:	059a      	lsls	r2, r3, #22
 80073ee:	d4ef      	bmi.n	80073d0 <__smakebuf_r+0x18>
 80073f0:	f023 0303 	bic.w	r3, r3, #3
 80073f4:	f043 0302 	orr.w	r3, r3, #2
 80073f8:	81a3      	strh	r3, [r4, #12]
 80073fa:	e7e3      	b.n	80073c4 <__smakebuf_r+0xc>
 80073fc:	4b0d      	ldr	r3, [pc, #52]	; (8007434 <__smakebuf_r+0x7c>)
 80073fe:	62b3      	str	r3, [r6, #40]	; 0x28
 8007400:	89a3      	ldrh	r3, [r4, #12]
 8007402:	6020      	str	r0, [r4, #0]
 8007404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007408:	81a3      	strh	r3, [r4, #12]
 800740a:	9b00      	ldr	r3, [sp, #0]
 800740c:	6163      	str	r3, [r4, #20]
 800740e:	9b01      	ldr	r3, [sp, #4]
 8007410:	6120      	str	r0, [r4, #16]
 8007412:	b15b      	cbz	r3, 800742c <__smakebuf_r+0x74>
 8007414:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007418:	4630      	mov	r0, r6
 800741a:	f000 f8d1 	bl	80075c0 <_isatty_r>
 800741e:	b128      	cbz	r0, 800742c <__smakebuf_r+0x74>
 8007420:	89a3      	ldrh	r3, [r4, #12]
 8007422:	f023 0303 	bic.w	r3, r3, #3
 8007426:	f043 0301 	orr.w	r3, r3, #1
 800742a:	81a3      	strh	r3, [r4, #12]
 800742c:	89a0      	ldrh	r0, [r4, #12]
 800742e:	4305      	orrs	r5, r0
 8007430:	81a5      	strh	r5, [r4, #12]
 8007432:	e7cd      	b.n	80073d0 <__smakebuf_r+0x18>
 8007434:	080071c5 	.word	0x080071c5

08007438 <_malloc_usable_size_r>:
 8007438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800743c:	1f18      	subs	r0, r3, #4
 800743e:	2b00      	cmp	r3, #0
 8007440:	bfbc      	itt	lt
 8007442:	580b      	ldrlt	r3, [r1, r0]
 8007444:	18c0      	addlt	r0, r0, r3
 8007446:	4770      	bx	lr

08007448 <_raise_r>:
 8007448:	291f      	cmp	r1, #31
 800744a:	b538      	push	{r3, r4, r5, lr}
 800744c:	4604      	mov	r4, r0
 800744e:	460d      	mov	r5, r1
 8007450:	d904      	bls.n	800745c <_raise_r+0x14>
 8007452:	2316      	movs	r3, #22
 8007454:	6003      	str	r3, [r0, #0]
 8007456:	f04f 30ff 	mov.w	r0, #4294967295
 800745a:	bd38      	pop	{r3, r4, r5, pc}
 800745c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800745e:	b112      	cbz	r2, 8007466 <_raise_r+0x1e>
 8007460:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007464:	b94b      	cbnz	r3, 800747a <_raise_r+0x32>
 8007466:	4620      	mov	r0, r4
 8007468:	f000 f830 	bl	80074cc <_getpid_r>
 800746c:	462a      	mov	r2, r5
 800746e:	4601      	mov	r1, r0
 8007470:	4620      	mov	r0, r4
 8007472:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007476:	f000 b817 	b.w	80074a8 <_kill_r>
 800747a:	2b01      	cmp	r3, #1
 800747c:	d00a      	beq.n	8007494 <_raise_r+0x4c>
 800747e:	1c59      	adds	r1, r3, #1
 8007480:	d103      	bne.n	800748a <_raise_r+0x42>
 8007482:	2316      	movs	r3, #22
 8007484:	6003      	str	r3, [r0, #0]
 8007486:	2001      	movs	r0, #1
 8007488:	e7e7      	b.n	800745a <_raise_r+0x12>
 800748a:	2400      	movs	r4, #0
 800748c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007490:	4628      	mov	r0, r5
 8007492:	4798      	blx	r3
 8007494:	2000      	movs	r0, #0
 8007496:	e7e0      	b.n	800745a <_raise_r+0x12>

08007498 <raise>:
 8007498:	4b02      	ldr	r3, [pc, #8]	; (80074a4 <raise+0xc>)
 800749a:	4601      	mov	r1, r0
 800749c:	6818      	ldr	r0, [r3, #0]
 800749e:	f7ff bfd3 	b.w	8007448 <_raise_r>
 80074a2:	bf00      	nop
 80074a4:	20000000 	.word	0x20000000

080074a8 <_kill_r>:
 80074a8:	b538      	push	{r3, r4, r5, lr}
 80074aa:	4d07      	ldr	r5, [pc, #28]	; (80074c8 <_kill_r+0x20>)
 80074ac:	2300      	movs	r3, #0
 80074ae:	4604      	mov	r4, r0
 80074b0:	4608      	mov	r0, r1
 80074b2:	4611      	mov	r1, r2
 80074b4:	602b      	str	r3, [r5, #0]
 80074b6:	f7fa f8da 	bl	800166e <_kill>
 80074ba:	1c43      	adds	r3, r0, #1
 80074bc:	d102      	bne.n	80074c4 <_kill_r+0x1c>
 80074be:	682b      	ldr	r3, [r5, #0]
 80074c0:	b103      	cbz	r3, 80074c4 <_kill_r+0x1c>
 80074c2:	6023      	str	r3, [r4, #0]
 80074c4:	bd38      	pop	{r3, r4, r5, pc}
 80074c6:	bf00      	nop
 80074c8:	20000b28 	.word	0x20000b28

080074cc <_getpid_r>:
 80074cc:	f7fa b8c7 	b.w	800165e <_getpid>

080074d0 <__sread>:
 80074d0:	b510      	push	{r4, lr}
 80074d2:	460c      	mov	r4, r1
 80074d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074d8:	f000 f894 	bl	8007604 <_read_r>
 80074dc:	2800      	cmp	r0, #0
 80074de:	bfab      	itete	ge
 80074e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80074e2:	89a3      	ldrhlt	r3, [r4, #12]
 80074e4:	181b      	addge	r3, r3, r0
 80074e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80074ea:	bfac      	ite	ge
 80074ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80074ee:	81a3      	strhlt	r3, [r4, #12]
 80074f0:	bd10      	pop	{r4, pc}

080074f2 <__swrite>:
 80074f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074f6:	461f      	mov	r7, r3
 80074f8:	898b      	ldrh	r3, [r1, #12]
 80074fa:	05db      	lsls	r3, r3, #23
 80074fc:	4605      	mov	r5, r0
 80074fe:	460c      	mov	r4, r1
 8007500:	4616      	mov	r6, r2
 8007502:	d505      	bpl.n	8007510 <__swrite+0x1e>
 8007504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007508:	2302      	movs	r3, #2
 800750a:	2200      	movs	r2, #0
 800750c:	f000 f868 	bl	80075e0 <_lseek_r>
 8007510:	89a3      	ldrh	r3, [r4, #12]
 8007512:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007516:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800751a:	81a3      	strh	r3, [r4, #12]
 800751c:	4632      	mov	r2, r6
 800751e:	463b      	mov	r3, r7
 8007520:	4628      	mov	r0, r5
 8007522:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007526:	f000 b817 	b.w	8007558 <_write_r>

0800752a <__sseek>:
 800752a:	b510      	push	{r4, lr}
 800752c:	460c      	mov	r4, r1
 800752e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007532:	f000 f855 	bl	80075e0 <_lseek_r>
 8007536:	1c43      	adds	r3, r0, #1
 8007538:	89a3      	ldrh	r3, [r4, #12]
 800753a:	bf15      	itete	ne
 800753c:	6560      	strne	r0, [r4, #84]	; 0x54
 800753e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007542:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007546:	81a3      	strheq	r3, [r4, #12]
 8007548:	bf18      	it	ne
 800754a:	81a3      	strhne	r3, [r4, #12]
 800754c:	bd10      	pop	{r4, pc}

0800754e <__sclose>:
 800754e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007552:	f000 b813 	b.w	800757c <_close_r>
	...

08007558 <_write_r>:
 8007558:	b538      	push	{r3, r4, r5, lr}
 800755a:	4d07      	ldr	r5, [pc, #28]	; (8007578 <_write_r+0x20>)
 800755c:	4604      	mov	r4, r0
 800755e:	4608      	mov	r0, r1
 8007560:	4611      	mov	r1, r2
 8007562:	2200      	movs	r2, #0
 8007564:	602a      	str	r2, [r5, #0]
 8007566:	461a      	mov	r2, r3
 8007568:	f7fa f8b8 	bl	80016dc <_write>
 800756c:	1c43      	adds	r3, r0, #1
 800756e:	d102      	bne.n	8007576 <_write_r+0x1e>
 8007570:	682b      	ldr	r3, [r5, #0]
 8007572:	b103      	cbz	r3, 8007576 <_write_r+0x1e>
 8007574:	6023      	str	r3, [r4, #0]
 8007576:	bd38      	pop	{r3, r4, r5, pc}
 8007578:	20000b28 	.word	0x20000b28

0800757c <_close_r>:
 800757c:	b538      	push	{r3, r4, r5, lr}
 800757e:	4d06      	ldr	r5, [pc, #24]	; (8007598 <_close_r+0x1c>)
 8007580:	2300      	movs	r3, #0
 8007582:	4604      	mov	r4, r0
 8007584:	4608      	mov	r0, r1
 8007586:	602b      	str	r3, [r5, #0]
 8007588:	f7fa f8c4 	bl	8001714 <_close>
 800758c:	1c43      	adds	r3, r0, #1
 800758e:	d102      	bne.n	8007596 <_close_r+0x1a>
 8007590:	682b      	ldr	r3, [r5, #0]
 8007592:	b103      	cbz	r3, 8007596 <_close_r+0x1a>
 8007594:	6023      	str	r3, [r4, #0]
 8007596:	bd38      	pop	{r3, r4, r5, pc}
 8007598:	20000b28 	.word	0x20000b28

0800759c <_fstat_r>:
 800759c:	b538      	push	{r3, r4, r5, lr}
 800759e:	4d07      	ldr	r5, [pc, #28]	; (80075bc <_fstat_r+0x20>)
 80075a0:	2300      	movs	r3, #0
 80075a2:	4604      	mov	r4, r0
 80075a4:	4608      	mov	r0, r1
 80075a6:	4611      	mov	r1, r2
 80075a8:	602b      	str	r3, [r5, #0]
 80075aa:	f7fa f8bf 	bl	800172c <_fstat>
 80075ae:	1c43      	adds	r3, r0, #1
 80075b0:	d102      	bne.n	80075b8 <_fstat_r+0x1c>
 80075b2:	682b      	ldr	r3, [r5, #0]
 80075b4:	b103      	cbz	r3, 80075b8 <_fstat_r+0x1c>
 80075b6:	6023      	str	r3, [r4, #0]
 80075b8:	bd38      	pop	{r3, r4, r5, pc}
 80075ba:	bf00      	nop
 80075bc:	20000b28 	.word	0x20000b28

080075c0 <_isatty_r>:
 80075c0:	b538      	push	{r3, r4, r5, lr}
 80075c2:	4d06      	ldr	r5, [pc, #24]	; (80075dc <_isatty_r+0x1c>)
 80075c4:	2300      	movs	r3, #0
 80075c6:	4604      	mov	r4, r0
 80075c8:	4608      	mov	r0, r1
 80075ca:	602b      	str	r3, [r5, #0]
 80075cc:	f7fa f8be 	bl	800174c <_isatty>
 80075d0:	1c43      	adds	r3, r0, #1
 80075d2:	d102      	bne.n	80075da <_isatty_r+0x1a>
 80075d4:	682b      	ldr	r3, [r5, #0]
 80075d6:	b103      	cbz	r3, 80075da <_isatty_r+0x1a>
 80075d8:	6023      	str	r3, [r4, #0]
 80075da:	bd38      	pop	{r3, r4, r5, pc}
 80075dc:	20000b28 	.word	0x20000b28

080075e0 <_lseek_r>:
 80075e0:	b538      	push	{r3, r4, r5, lr}
 80075e2:	4d07      	ldr	r5, [pc, #28]	; (8007600 <_lseek_r+0x20>)
 80075e4:	4604      	mov	r4, r0
 80075e6:	4608      	mov	r0, r1
 80075e8:	4611      	mov	r1, r2
 80075ea:	2200      	movs	r2, #0
 80075ec:	602a      	str	r2, [r5, #0]
 80075ee:	461a      	mov	r2, r3
 80075f0:	f7fa f8b7 	bl	8001762 <_lseek>
 80075f4:	1c43      	adds	r3, r0, #1
 80075f6:	d102      	bne.n	80075fe <_lseek_r+0x1e>
 80075f8:	682b      	ldr	r3, [r5, #0]
 80075fa:	b103      	cbz	r3, 80075fe <_lseek_r+0x1e>
 80075fc:	6023      	str	r3, [r4, #0]
 80075fe:	bd38      	pop	{r3, r4, r5, pc}
 8007600:	20000b28 	.word	0x20000b28

08007604 <_read_r>:
 8007604:	b538      	push	{r3, r4, r5, lr}
 8007606:	4d07      	ldr	r5, [pc, #28]	; (8007624 <_read_r+0x20>)
 8007608:	4604      	mov	r4, r0
 800760a:	4608      	mov	r0, r1
 800760c:	4611      	mov	r1, r2
 800760e:	2200      	movs	r2, #0
 8007610:	602a      	str	r2, [r5, #0]
 8007612:	461a      	mov	r2, r3
 8007614:	f7fa f845 	bl	80016a2 <_read>
 8007618:	1c43      	adds	r3, r0, #1
 800761a:	d102      	bne.n	8007622 <_read_r+0x1e>
 800761c:	682b      	ldr	r3, [r5, #0]
 800761e:	b103      	cbz	r3, 8007622 <_read_r+0x1e>
 8007620:	6023      	str	r3, [r4, #0]
 8007622:	bd38      	pop	{r3, r4, r5, pc}
 8007624:	20000b28 	.word	0x20000b28

08007628 <_init>:
 8007628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800762a:	bf00      	nop
 800762c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800762e:	bc08      	pop	{r3}
 8007630:	469e      	mov	lr, r3
 8007632:	4770      	bx	lr

08007634 <_fini>:
 8007634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007636:	bf00      	nop
 8007638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800763a:	bc08      	pop	{r3}
 800763c:	469e      	mov	lr, r3
 800763e:	4770      	bx	lr
