module model #(parameter
  DATA_WIDTH=32
) (
  input [DATA_WIDTH-1:0] din,
  output logic dout
);
    reg [DATA_WIDTH-1:0] m;
    integer i; 
    always@(*)
    begin 
    for(i=0;i<DATA_WIDTH;i=i+1)
    begin 
    m[i]=din[DATA_WIDTH-1-i];
    end
    if( m==din)
    dout=1'b1;
    else 
    dout=1'b0;
    end
endmodule
