impl_lib: AAA_SAR_lay
impl_cell: AAA_CaoDrvCore
root_dir: gen_outputs/bag_sar
lay_class: xbase.layout.mos.top.GenericWrapper
#lay_class: bag3_digital.layout.stdcells.util.STDCellWrapper

params:
#  draw_taps: True
  cls_name: skywater130_bag3_sar_adc.layout.sar_cdac.CapDrvCore
  params:
    ny: 10
    nx: 1
#    sw_type: 'pch'
    seg: 1
    sp: 2
    w: 84
    min_height: 1440
    pinfo:
      tiles:
        - name: drv_tile
      tile_specs:
        arr_info:
          lch: 30
          top_layer: 4
          tr_widths:
            sig: {2: 1, 3: 2}
          tr_spaces: {}
        place_info:
          drv_tile:
            priority: 1
            bot_mirror: True
            top_mirror: True
            min_height: 1008
            row_specs:
              - mos_type: nch
                width: 84 #80  #this parameter looks smaller than the 84 needed
                threshold: standard
                bot_wires:
                  data: ['sup<0>','sig<0:1>','sup<1>']
                  shared: ['sup']
                top_wires:
                  data: ['sig<0:2>', 'sup']
                  shared: ['sup']
                flip: True
#           drv_tile:
#             priority: 1
#             bot_mirror: True
#             top_mirror: True
# #            min_height: 1080
#             row_specs:
#               - mos_type: nch
#                 width: 84
#                 threshold: standard
#                 bot_wires: ['sig<0:1>']
#                 top_wires: ['sig<0:2>']
#                 flip: True
        abut_list: []
          # - [[drv_tile, 1], [drv_tile, 0]]



