Analysis for QUEUE_SIZE = 255, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 18s -> 18s
Frequency: 100 MHz -> Implementation: 50s -> 50s
Frequency: 100 MHz -> Power: 0.499 W
Frequency: 100 MHz -> CLB LUTs Used: 5332
Frequency: 100 MHz -> CLB LUTs Util%: 3.78 %
Frequency: 100 MHz -> CLB Registers Used: 4109
Frequency: 100 MHz -> CLB Registers Util%: 1.46 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 6.849 ns
Frequency: 100 MHz -> Achieved Frequency: 317.360 MHz


Frequency: 150 MHz -> Synthesis: 19s -> 19s
Frequency: 150 MHz -> Implementation: 47s -> 47s
Frequency: 150 MHz -> Power: 0.522 W
Frequency: 150 MHz -> CLB LUTs Used: 5332
Frequency: 150 MHz -> CLB LUTs Util%: 3.78 %
Frequency: 150 MHz -> CLB Registers Used: 4109
Frequency: 150 MHz -> CLB Registers Util%: 1.46 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.543 ns
Frequency: 150 MHz -> Achieved Frequency: 320.137 MHz


Frequency: 200 MHz -> Synthesis: 20s -> 20s
Frequency: 200 MHz -> Implementation: 48s -> 48s
Frequency: 200 MHz -> Power: 0.551 W
Frequency: 200 MHz -> CLB LUTs Used: 5332
Frequency: 200 MHz -> CLB LUTs Util%: 3.78 %
Frequency: 200 MHz -> CLB Registers Used: 4109
Frequency: 200 MHz -> CLB Registers Util%: 1.46 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.068 ns
Frequency: 200 MHz -> Achieved Frequency: 341.064 MHz


Frequency: 250 MHz -> Synthesis: 20s -> 20s
Frequency: 250 MHz -> Implementation: 49s -> 49s
Frequency: 250 MHz -> Power: 0.572 W
Frequency: 250 MHz -> CLB LUTs Used: 5332
Frequency: 250 MHz -> CLB LUTs Util%: 3.78 %
Frequency: 250 MHz -> CLB Registers Used: 4109
Frequency: 250 MHz -> CLB Registers Util%: 1.46 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.296 ns
Frequency: 250 MHz -> Achieved Frequency: 369.822 MHz


Frequency: 300 MHz -> Synthesis: 21s -> 21s
Frequency: 300 MHz -> Implementation: 51s -> 51s
Frequency: 300 MHz -> Power: 0.595 W
Frequency: 300 MHz -> CLB LUTs Used: 5331
Frequency: 300 MHz -> CLB LUTs Util%: 3.78 %
Frequency: 300 MHz -> CLB Registers Used: 4109
Frequency: 300 MHz -> CLB Registers Util%: 1.46 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.857 ns
Frequency: 300 MHz -> Achieved Frequency: 403.823 MHz


Frequency: 350 MHz -> Synthesis: 21s -> 21s
Frequency: 350 MHz -> Implementation: 54s -> 54s
Frequency: 350 MHz -> Power: 0.622 W
Frequency: 350 MHz -> CLB LUTs Used: 5332
Frequency: 350 MHz -> CLB LUTs Util%: 3.78 %
Frequency: 350 MHz -> CLB Registers Used: 4109
Frequency: 350 MHz -> CLB Registers Util%: 1.46 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.530 ns
Frequency: 350 MHz -> Achieved Frequency: 429.711 MHz


Frequency: 400 MHz -> Synthesis: 21s -> 21s
Frequency: 400 MHz -> Implementation: 1m 15s -> 75s
Frequency: 400 MHz -> Power: 0.654 W
Frequency: 400 MHz -> CLB LUTs Used: 5336
Frequency: 400 MHz -> CLB LUTs Util%: 3.78 %
Frequency: 400 MHz -> CLB Registers Used: 4109
Frequency: 400 MHz -> CLB Registers Util%: 1.46 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.315 ns
Frequency: 400 MHz -> Achieved Frequency: 457.666 MHz


Frequency: 450 MHz -> Synthesis: 21s -> 21s
Frequency: 450 MHz -> Implementation: 1m 9s -> 69s
Frequency: 450 MHz -> Power: 0.678 W
Frequency: 450 MHz -> CLB LUTs Used: 5359
Frequency: 450 MHz -> CLB LUTs Util%: 3.80 %
Frequency: 450 MHz -> CLB Registers Used: 4109
Frequency: 450 MHz -> CLB Registers Util%: 1.46 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.053 ns
Frequency: 450 MHz -> Achieved Frequency: 460.995 MHz


Frequency: 500 MHz -> Synthesis: 22s -> 22s
Frequency: 500 MHz -> Implementation: 1m 21s -> 81s
Frequency: 500 MHz -> Power: 0.698 W
Frequency: 500 MHz -> CLB LUTs Used: 5387
Frequency: 500 MHz -> CLB LUTs Util%: 3.82 %
Frequency: 500 MHz -> CLB Registers Used: 4109
Frequency: 500 MHz -> CLB Registers Util%: 1.46 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.026 ns
Frequency: 500 MHz -> Achieved Frequency: 506.586 MHz


Frequency: 550 MHz -> Synthesis: 21s -> 21s
Frequency: 550 MHz -> Implementation: 1m 31s -> 91s
Frequency: 550 MHz -> Power: 0.719 W
Frequency: 550 MHz -> CLB LUTs Used: 5423
Frequency: 550 MHz -> CLB LUTs Util%: 3.85 %
Frequency: 550 MHz -> CLB Registers Used: 4109
Frequency: 550 MHz -> CLB Registers Util%: 1.46 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.160 ns
Frequency: 550 MHz -> Achieved Frequency: 505.515 MHz


Frequency: 600 MHz -> Synthesis: 23s -> 23s
Frequency: 600 MHz -> Implementation: 1m 37s -> 97s
Frequency: 600 MHz -> Power: 0.748 W
Frequency: 600 MHz -> CLB LUTs Used: 5423
Frequency: 600 MHz -> CLB LUTs Util%: 3.85 %
Frequency: 600 MHz -> CLB Registers Used: 4109
Frequency: 600 MHz -> CLB Registers Util%: 1.46 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.270 ns
Frequency: 600 MHz -> Achieved Frequency: 516.351 MHz


Frequency: 650 MHz -> Synthesis: 22s -> 22s
Frequency: 650 MHz -> Implementation: 1m 41s -> 101s
Frequency: 650 MHz -> Power: 0.778 W
Frequency: 650 MHz -> CLB LUTs Used: 5427
Frequency: 650 MHz -> CLB LUTs Util%: 3.85 %
Frequency: 650 MHz -> CLB Registers Used: 4110
Frequency: 650 MHz -> CLB Registers Util%: 1.46 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.344 ns
Frequency: 650 MHz -> Achieved Frequency: 531.219 MHz


Frequency: 700 MHz -> Synthesis: 21s -> 21s
Frequency: 700 MHz -> Implementation: 1m 29s -> 89s
Frequency: 700 MHz -> Power: 0.787 W
Frequency: 700 MHz -> CLB LUTs Used: 5427
Frequency: 700 MHz -> CLB LUTs Util%: 3.85 %
Frequency: 700 MHz -> CLB Registers Used: 4109
Frequency: 700 MHz -> CLB Registers Util%: 1.46 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.608 ns
Frequency: 700 MHz -> Achieved Frequency: 491.021 MHz


Frequency: 750 MHz -> Synthesis: 24s -> 24s
Frequency: 750 MHz -> Implementation: 1m 51s -> 111s
Frequency: 750 MHz -> Power: 0.835 W
Frequency: 750 MHz -> CLB LUTs Used: 5430
Frequency: 750 MHz -> CLB LUTs Util%: 3.85 %
Frequency: 750 MHz -> CLB Registers Used: 4109
Frequency: 750 MHz -> CLB Registers Util%: 1.46 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.552 ns
Frequency: 750 MHz -> Achieved Frequency: 530.410 MHz


Frequency: 800 MHz -> Synthesis: 22s -> 22s
Frequency: 800 MHz -> Implementation: 1m 46s -> 106s
Frequency: 800 MHz -> Power: 0.857 W
Frequency: 800 MHz -> CLB LUTs Used: 5430
Frequency: 800 MHz -> CLB LUTs Util%: 3.85 %
Frequency: 800 MHz -> CLB Registers Used: 4109
Frequency: 800 MHz -> CLB Registers Util%: 1.46 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.756 ns
Frequency: 800 MHz -> Achieved Frequency: 498.504 MHz


