INFO-FLOW: Workspace D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1 opened at Fri Oct 21 19:35:23 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.531 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.645 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.655 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.124 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./dft_256_v2/dataflow_1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./dft_256_v2/dataflow_1/directives.tcl
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'dft_256_v2/dft.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling dft_256_v2/dft.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang dft_256_v2/dft.cpp -foptimization-record-file=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.cpp.clang.out.log 2> D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dft -name=dft 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/clang.out.log 2> D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.102 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/.systemc_flag -fix-errors D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/all.directive.json -fix-errors D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft_256_v2/dft.cpp:22:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 1 dft_256_v2/dft.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file dft_256_v2/dft.cpp
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp.clang.out.log 2> D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.pp.0.cpp.clang.err.log 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft_256_v2/dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.464 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.0.bc -args  "D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.g.bc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.0.bc > D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.1.lower.bc -args D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.1.lower.bc > D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.2.m1.bc -args D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.2.m1.bc > D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.773 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.774 sec.
Execute       run_link_or_opt -opt -out D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dft -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dft -reflow-float-conversion -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.3.fpc.bc > D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.661 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.663 sec.
Execute       run_link_or_opt -out D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.4.m2.bc -args D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.4.m2.bc > D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dft 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dft -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.5.gdce.bc > D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dft -mllvm -hls-db-dir -mllvm D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.886 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_3' is marked as complete unroll implied by the pipeline pragma (dft_256_v2/dft.cpp:28:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_3' (dft_256_v2/dft.cpp:28:19) in function 'dft' completely with a factor of 256 (dft_256_v2/dft.cpp:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'temp' due to pipeline pragma (dft_256_v2/dft.cpp:27:9)
INFO: [HLS 214-248] Applying array_partition to 'temp': Complete partitioning on dimension 1. (dft_256_v2/dft.cpp:14:8)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.47 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.464 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dft -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.0.bc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.55 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.1.bc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.222 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.2.prechk.bc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.464 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.g.1.bc to D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.o.1.bc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (dft_256_v2/dft.cpp:19) in function 'dft' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_18_1_proc' (dft_256_v2/dft.cpp:19) to a process function for dataflow in function 'dft'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_23_2_proc' (dft_256_v2/dft.cpp:15) to a process function for dataflow in function 'dft'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'dft' (dft_256_v2/dft.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'dft' (dft_256_v2/dft.cpp:5:1), detected/extracted 2 process function(s): 
	 'Loop_VITIS_LOOP_18_1_proc'
	 'Loop_VITIS_LOOP_23_2_proc'.
Command         transform done; 2.007 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.o.1.tmp.bc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.406 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.414 seconds; current allocated memory: 1.464 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.o.2.bc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 1.489 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.464 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.698 sec.
Command     elaborate done; 8.76 sec.
Execute     ap_eval exec zip -j D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
Execute       ap_set_top_model dft 
Execute       get_model_list dft -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dft 
Execute       preproc_iomode -model Loop_VITIS_LOOP_23_2_proc 
Execute       preproc_iomode -model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
Execute       preproc_iomode -model Loop_VITIS_LOOP_18_1_proc 
Execute       get_model_list dft -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_VITIS_LOOP_18_1_proc Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 Loop_VITIS_LOOP_23_2_proc dft
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_18_1_proc ...
Execute       set_default_model Loop_VITIS_LOOP_18_1_proc 
Execute       apply_spec_resource_limit Loop_VITIS_LOOP_18_1_proc 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 ...
Execute       set_default_model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
Execute       apply_spec_resource_limit Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_23_2_proc ...
Execute       set_default_model Loop_VITIS_LOOP_23_2_proc 
Execute       apply_spec_resource_limit Loop_VITIS_LOOP_23_2_proc 
INFO-FLOW: Configuring Module : dft ...
Execute       set_default_model dft 
Execute       apply_spec_resource_limit dft 
INFO-FLOW: Model list for preprocess: Loop_VITIS_LOOP_18_1_proc Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 Loop_VITIS_LOOP_23_2_proc dft
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_18_1_proc ...
Execute       set_default_model Loop_VITIS_LOOP_18_1_proc 
Execute       cdfg_preprocess -model Loop_VITIS_LOOP_18_1_proc 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_18_1_proc 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 ...
Execute       set_default_model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
Execute       cdfg_preprocess -model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
Command       cdfg_preprocess done; 0.119 sec.
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_23_2_proc ...
Execute       set_default_model Loop_VITIS_LOOP_23_2_proc 
Execute       cdfg_preprocess -model Loop_VITIS_LOOP_23_2_proc 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_23_2_proc 
INFO-FLOW: Preprocessing Module: dft ...
Execute       set_default_model dft 
Execute       cdfg_preprocess -model dft 
Execute       rtl_gen_preprocess dft 
INFO-FLOW: Model list for synthesis: Loop_VITIS_LOOP_18_1_proc Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 Loop_VITIS_LOOP_23_2_proc dft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_18_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_VITIS_LOOP_18_1_proc 
Execute       schedule -model Loop_VITIS_LOOP_18_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.545 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.733 seconds; current allocated memory: 1.464 GB.
Execute       syn_report -verbosereport -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_18_1_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.127 sec.
Execute       db_write -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_18_1_proc.sched.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_18_1_proc.
Execute       set_default_model Loop_VITIS_LOOP_18_1_proc 
Execute       bind -model Loop_VITIS_LOOP_18_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.464 GB.
Execute       syn_report -verbosereport -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_18_1_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_18_1_proc.bind.adb -f 
Command       db_write done; 0.144 sec.
INFO-FLOW: Finish binding Loop_VITIS_LOOP_18_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
Execute       schedule -model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1282, loop 'VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.719 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.927 seconds; current allocated memory: 1.464 GB.
Execute       syn_report -verbosereport -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.323 sec.
Execute       db_write -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.sched.adb -f 
Command       db_write done; 0.284 sec.
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.
Execute       set_default_model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
Execute       bind -model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.216 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.825 seconds; current allocated memory: 1.464 GB.
Execute       syn_report -verbosereport -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 6.077 sec.
Execute       db_write -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.bind.adb -f 
Command       db_write done; 0.431 sec.
INFO-FLOW: Finish binding Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_23_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_VITIS_LOOP_23_2_proc 
Execute       schedule -model Loop_VITIS_LOOP_23_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.632 seconds; current allocated memory: 1.464 GB.
Execute       syn_report -verbosereport -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_23_2_proc.
Execute       set_default_model Loop_VITIS_LOOP_23_2_proc 
Execute       bind -model Loop_VITIS_LOOP_23_2_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.428 seconds; current allocated memory: 1.464 GB.
Execute       syn_report -verbosereport -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.116 sec.
Execute       db_write -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_23_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dft 
Execute       schedule -model dft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.213 seconds; current allocated memory: 1.464 GB.
Execute       syn_report -verbosereport -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.sched.adb -f 
INFO-FLOW: Finish scheduling dft.
Execute       set_default_model dft 
Execute       bind -model dft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.344 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.396 seconds; current allocated memory: 1.464 GB.
Execute       syn_report -verbosereport -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.149 sec.
Execute       db_write -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.bind.adb -f 
INFO-FLOW: Finish binding dft.
Execute       get_model_list dft -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_18_1_proc 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_23_2_proc 
Execute       rtl_gen_preprocess dft 
INFO-FLOW: Model list for RTL generation: Loop_VITIS_LOOP_18_1_proc Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 Loop_VITIS_LOOP_23_2_proc dft
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_18_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_VITIS_LOOP_18_1_proc -top_prefix dft_ -sub_prefix dft_ -mg_file D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_18_1_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_18_1_proc' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_VITIS_LOOP_18_1_proc' is 16384 from HDL expression: ((icmp_ln18_fu_1595_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_18_1_proc'.
Command       create_rtl_model done; 4.839 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.036 seconds; current allocated memory: 1.464 GB.
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_VITIS_LOOP_18_1_proc -style xilinx -f -lang vhdl -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/vhdl/dft_Loop_VITIS_LOOP_18_1_proc 
Execute       gen_rtl Loop_VITIS_LOOP_18_1_proc -style xilinx -f -lang vlog -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/verilog/dft_Loop_VITIS_LOOP_18_1_proc 
Execute       syn_report -csynth -model Loop_VITIS_LOOP_18_1_proc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/report/Loop_VITIS_LOOP_18_1_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_VITIS_LOOP_18_1_proc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/report/Loop_VITIS_LOOP_18_1_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_VITIS_LOOP_18_1_proc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_18_1_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.468 sec.
Execute       db_write -model Loop_VITIS_LOOP_18_1_proc -f -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_18_1_proc.adb 
Command       db_write done; 0.189 sec.
Execute       db_write -model Loop_VITIS_LOOP_18_1_proc -bindview -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_VITIS_LOOP_18_1_proc -p D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_18_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 -top_prefix dft_ -sub_prefix dft_ -mg_file D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_cos_coefficients_table_ROM_AUTO_1R' to 'Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_cos_coefficients_table_ROMbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_sin_coefficients_table_ROM_AUTO_1R' to 'Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_sin_coefficients_table_ROMcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2' is 114117 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 510 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 510 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2'.
Command       create_rtl_model done; 22.273 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22 seconds. CPU system time: 0 seconds. Elapsed time: 23.301 seconds; current allocated memory: 1.548 GB.
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 -style xilinx -f -lang vhdl -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/vhdl/dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
Command       gen_rtl done; 0.142 sec.
Execute       gen_rtl Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 -style xilinx -f -lang vlog -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/verilog/dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
Command       gen_rtl done; 0.175 sec.
Execute       syn_report -csynth -model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/report/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.205 sec.
Execute       syn_report -rtlxml -model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/report/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 1.082 sec.
Execute       syn_report -verbosereport -model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 7.243 sec.
Execute       db_write -model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 -f -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.adb 
Command       db_write done; 1.633 sec.
Execute       db_write -model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 -bindview -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 2.174 sec.
Execute       gen_tb_info Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 -p D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_23_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_VITIS_LOOP_23_2_proc -top_prefix dft_ -sub_prefix dft_ -mg_file D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_23_2_proc'.
Command       create_rtl_model done; 0.146 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 15.696 seconds; current allocated memory: 1.594 GB.
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_VITIS_LOOP_23_2_proc -style xilinx -f -lang vhdl -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/vhdl/dft_Loop_VITIS_LOOP_23_2_proc 
Execute       gen_rtl Loop_VITIS_LOOP_23_2_proc -style xilinx -f -lang vlog -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/verilog/dft_Loop_VITIS_LOOP_23_2_proc 
Execute       syn_report -csynth -model Loop_VITIS_LOOP_23_2_proc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/report/Loop_VITIS_LOOP_23_2_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_VITIS_LOOP_23_2_proc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/report/Loop_VITIS_LOOP_23_2_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_VITIS_LOOP_23_2_proc -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.128 sec.
Execute       db_write -model Loop_VITIS_LOOP_23_2_proc -f -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc.adb 
Execute       db_write -model Loop_VITIS_LOOP_23_2_proc -bindview -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_VITIS_LOOP_23_2_proc -p D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dft -top_prefix  -sub_prefix dft_ -mg_file D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.415 seconds; current allocated memory: 1.594 GB.
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       gen_rtl dft -istop -style xilinx -f -lang vhdl -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/vhdl/dft 
Command       gen_rtl done; 0.601 sec.
Execute       gen_rtl dft -istop -style xilinx -f -lang vlog -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/verilog/dft 
Command       gen_rtl done; 0.323 sec.
Execute       syn_report -csynth -model dft -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/report/dft_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.312 sec.
Execute       syn_report -rtlxml -model dft -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/report/dft_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.302 sec.
Execute       syn_report -verbosereport -model dft -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.477 sec.
Execute       db_write -model dft -f -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.adb 
Command       db_write done; 0.352 sec.
Execute       db_write -model dft -bindview -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dft -p D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft 
Execute       export_constraint_db -f -tool general -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.constraint.tcl 
Execute       syn_report -designview -model dft -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.design.xml 
Command       syn_report done; 2.84 sec.
Execute       syn_report -csynthDesign -model dft -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model dft -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dft -o D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks dft 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain dft 
INFO-FLOW: Model list for RTL component generation: Loop_VITIS_LOOP_18_1_proc Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 Loop_VITIS_LOOP_23_2_proc dft
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_18_1_proc] ... 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_18_1_proc.compgen.tcl 
INFO-FLOW: Found component dft_flow_control_loop_pipe.
INFO-FLOW: Append model dft_flow_control_loop_pipe
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2] ... 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.compgen.tcl 
INFO-FLOW: Found component dft_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model dft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component dft_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_cos_coefficients_table_ROMbkb.
INFO-FLOW: Append model dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_cos_coefficients_table_ROMbkb
INFO-FLOW: Found component dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_sin_coefficients_table_ROMcud.
INFO-FLOW: Append model dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_sin_coefficients_table_ROMcud
INFO-FLOW: Found component dft_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dft_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_23_2_proc] ... 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc.compgen.tcl 
INFO-FLOW: Found component dft_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model dft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Handling components in module [dft] ... 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.compgen.tcl 
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Found component dft_fifo_w32_d2_S.
INFO-FLOW: Append model dft_fifo_w32_d2_S
INFO-FLOW: Append model Loop_VITIS_LOOP_18_1_proc
INFO-FLOW: Append model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2
INFO-FLOW: Append model Loop_VITIS_LOOP_23_2_proc
INFO-FLOW: Append model dft
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dft_flow_control_loop_pipe dft_fadd_32ns_32ns_32_5_full_dsp_1 dft_fmul_32ns_32ns_32_4_max_dsp_1 dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_cos_coefficients_table_ROMbkb dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_sin_coefficients_table_ROMcud dft_flow_control_loop_pipe_sequential_init dft_fmul_32ns_32ns_32_4_max_dsp_1 dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S dft_fifo_w32_d2_S Loop_VITIS_LOOP_18_1_proc Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 Loop_VITIS_LOOP_23_2_proc dft
INFO-FLOW: Generating D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dft_flow_control_loop_pipe
INFO-FLOW: To file: write model dft_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model dft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_cos_coefficients_table_ROMbkb
INFO-FLOW: To file: write model dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_sin_coefficients_table_ROMcud
INFO-FLOW: To file: write model dft_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dft_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model dft_fifo_w32_d2_S
INFO-FLOW: To file: write model Loop_VITIS_LOOP_18_1_proc
INFO-FLOW: To file: write model Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2
INFO-FLOW: To file: write model Loop_VITIS_LOOP_23_2_proc
INFO-FLOW: To file: write model dft
INFO-FLOW: Generating D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/vhdl' dstVlogDir='D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/vlog' tclDir='D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db' modelList='dft_flow_control_loop_pipe
dft_fadd_32ns_32ns_32_5_full_dsp_1
dft_fmul_32ns_32ns_32_4_max_dsp_1
dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_cos_coefficients_table_ROMbkb
dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_sin_coefficients_table_ROMcud
dft_flow_control_loop_pipe_sequential_init
dft_fmul_32ns_32ns_32_4_max_dsp_1
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
Loop_VITIS_LOOP_18_1_proc
Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2
Loop_VITIS_LOOP_23_2_proc
dft
' expOnly='0'
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_18_1_proc.compgen.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_cos_coefficients_table_ROMbkb' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_sin_coefficients_table_ROMcud' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 12.81 sec.
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc.compgen.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_255_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_254_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_253_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_252_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_251_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_250_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_249_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_248_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_247_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_246_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_245_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_244_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_243_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_242_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_241_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_240_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_239_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_238_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_237_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_236_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_235_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_234_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_233_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_232_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_231_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_230_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_229_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_228_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_227_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_226_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_225_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_224_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_223_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_222_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_221_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_220_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_219_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_218_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_217_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_216_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_215_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_214_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_213_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_212_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_211_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_210_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_209_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_208_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_207_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_206_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_205_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_204_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_203_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_202_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_201_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_200_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_199_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_198_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_197_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_196_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_195_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_194_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_193_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_192_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_191_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_190_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_189_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_188_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_187_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_186_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_185_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_184_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_183_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_182_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_181_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_180_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_179_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_178_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_177_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_176_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_175_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_174_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_173_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_172_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_171_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_170_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_169_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_168_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_167_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_166_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_165_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_164_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_163_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_162_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_161_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_160_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_159_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_158_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_157_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_156_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_155_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_154_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_153_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_152_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_151_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_150_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_149_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_148_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_147_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_146_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_145_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_144_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_143_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_142_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_141_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_140_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_139_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_138_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_137_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_136_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_135_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_134_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_133_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_132_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_131_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_130_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_129_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_128_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_127_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_126_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_125_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_124_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_123_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_122_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_121_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_120_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_119_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_118_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_117_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_116_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_115_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_114_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_113_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_112_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_111_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_110_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_109_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_108_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_107_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_106_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_105_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_104_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_103_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_102_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_101_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_100_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_99_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_98_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_97_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_96_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_95_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_94_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_93_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_92_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_91_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_90_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_89_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_88_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_87_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_86_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_85_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_84_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_83_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_82_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_81_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_80_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_79_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_78_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_77_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_76_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_75_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_74_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_73_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_72_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_71_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_70_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_69_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_68_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_67_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_66_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_65_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_64_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_63_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_62_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_61_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_60_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_59_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_58_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_57_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_56_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_55_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_54_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_53_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_52_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_51_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_50_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_49_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_48_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_47_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_46_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_45_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_44_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_43_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_42_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_41_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_40_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_39_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_38_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_37_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_36_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_35_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_34_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_33_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_32_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_31_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_30_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_29_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_28_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_27_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_26_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_25_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_24_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_23_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_22_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_21_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_20_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_19_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_18_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_17_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_16_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_15_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_14_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_13_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_12_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_11_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_10_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_9_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_8_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_7_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_6_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_5_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_4_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_3_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_2_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_1_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'temp_loc_channel_U(dft_fifo_w32_d2_S)' using Shift Registers.
Command       ap_source done; 9.118 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 29 seconds. CPU system time: 1 seconds. Elapsed time: 30.785 seconds; current allocated memory: 1.605 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dft_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dft_flow_control_loop_pipe
dft_fadd_32ns_32ns_32_5_full_dsp_1
dft_fmul_32ns_32ns_32_4_max_dsp_1
dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_cos_coefficients_table_ROMbkb
dft_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_sin_coefficients_table_ROMcud
dft_flow_control_loop_pipe_sequential_init
dft_fmul_32ns_32ns_32_4_max_dsp_1
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
dft_fifo_w32_d2_S
Loop_VITIS_LOOP_18_1_proc
Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2
Loop_VITIS_LOOP_23_2_proc
dft
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/top-io-be.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.tbgen.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_18_1_proc.tbgen.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2.tbgen.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/Loop_VITIS_LOOP_23_2_proc.tbgen.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.tbgen.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.constraint.tcl 
Execute       sc_get_clocks dft 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/impl/misc/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/impl/misc/dft_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST dft MODULE2INSTS {dft dft Loop_VITIS_LOOP_18_1_proc Loop_VITIS_LOOP_18_1_proc_U0 Loop_VITIS_LOOP_23_2_proc Loop_VITIS_LOOP_23_2_proc_U0 Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 grp_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_fu_2072} INST2MODULE {dft dft Loop_VITIS_LOOP_18_1_proc_U0 Loop_VITIS_LOOP_18_1_proc Loop_VITIS_LOOP_23_2_proc_U0 Loop_VITIS_LOOP_23_2_proc grp_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_fu_2072 Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2} INSTDATA {dft {DEPTH 1 CHILDREN {Loop_VITIS_LOOP_18_1_proc_U0 Loop_VITIS_LOOP_23_2_proc_U0}} Loop_VITIS_LOOP_18_1_proc_U0 {DEPTH 2 CHILDREN {}} Loop_VITIS_LOOP_23_2_proc_U0 {DEPTH 2 CHILDREN grp_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_fu_2072} grp_Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2_fu_2072 {DEPTH 3 CHILDREN {}}} MODULEDATA {Loop_VITIS_LOOP_18_1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_1601_p2 SOURCE dft_256_v2/dft.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_14240_p2 SOURCE dft_256_v2/dft.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_1 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U513 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_1_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U3 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_1 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U514 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_2_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U4 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_2 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U515 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_2_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_2 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_256_fu_14305_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_256 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_255_fu_14289_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_255 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U516 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_3_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U6 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_3 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U517 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_3_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U7 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_3 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U518 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_4_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_4 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U519 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_4_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U9 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_4 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U520 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_5_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U10 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_5 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U521 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_5_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U11 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_5 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_14362_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_259_fu_14352_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_259 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_258_fu_14337_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_258 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_257_fu_14326_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_257 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U522 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_6_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U12 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_6 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U523 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_6_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U13 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_6 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U524 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_7_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U14 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_7 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U525 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_7_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U15 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_7 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U526 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_8_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U16 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_8 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U527 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_8_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_8 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U528 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_9_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U18 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_9 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U529 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_9_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U19 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_9 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U530 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U20 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_10 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U531 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U21 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_10 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul_fu_14393_p2 SOURCE {} VARIABLE next_mul LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U532 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_10_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U22 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_11 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U533 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_10_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_11 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_2_fu_14535_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_2 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_3_fu_14487_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_3 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_264_fu_14477_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_264 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_262_fu_14462_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_262 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_261_fu_14452_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_261 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_260_fu_14421_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_260 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U534 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_11_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U24 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_12 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U535 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_11_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U25 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_12 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul10_fu_14435_p2 SOURCE {} VARIABLE next_mul10 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U536 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_12_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U26 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_13 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U537 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_12_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U27 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_13 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U538 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_13_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U28 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_14 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U539 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_13_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U29 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_14 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U540 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_14_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U30 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_15 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U541 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_14_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U31 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_15 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U542 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_15_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U32 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_16 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U543 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_15_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U33 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_16 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U544 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_16_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U34 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_17 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U545 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_16_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U35 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_17 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U546 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_17_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U36 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_18 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U547 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_17_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U37 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_18 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul12_fu_14518_p2 SOURCE {} VARIABLE next_mul12 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U548 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_18_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U38 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_19 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U549 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_18_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U39 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_19 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U550 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_19_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U40 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_20 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U551 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_19_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U41 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_20 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul14_fu_14566_p2 SOURCE {} VARIABLE next_mul14 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U552 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_20_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U42 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_21 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U553 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_20_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U43 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_21 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul16_fu_14586_p2 SOURCE {} VARIABLE next_mul16 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U554 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_21_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U44 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_22 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U555 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_21_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U45 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_22 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul18_fu_14606_p2 SOURCE {} VARIABLE next_mul18 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U556 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_22_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U46 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_23 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U557 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_22_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U47 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_23 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_5_fu_14906_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_5 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_6_fu_14818_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_6 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_7_fu_14770_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_7 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_272_fu_14760_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_272 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_270_fu_14745_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_270 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_269_fu_14735_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_269 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_268_fu_14705_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_268 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_267_fu_14634_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_267 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U558 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_23_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U48 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_24 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U559 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_23_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U49 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_24 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul20_fu_14648_p2 SOURCE {} VARIABLE next_mul20 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U560 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_24_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U50 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_25 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U561 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_24_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U51 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_25 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul22_fu_14668_p2 SOURCE {} VARIABLE next_mul22 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U562 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_25_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U52 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_26 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U563 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_25_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U53 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_26 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul24_fu_14688_p2 SOURCE {} VARIABLE next_mul24 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U564 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_26_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U54 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_27 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U565 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_26_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U55 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_27 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U566 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_27_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U56 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_28 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U567 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_27_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U57 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_28 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul26_fu_14718_p2 SOURCE {} VARIABLE next_mul26 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U568 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_28_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U58 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_29 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U569 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_28_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U59 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_29 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U570 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_29_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U60 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_30 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U571 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_29_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U61 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_30 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U572 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_30_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U62 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_31 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U573 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_30_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U63 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_31 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U574 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_31_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U64 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_32 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U575 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_31_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U65 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_32 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U576 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_32_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U66 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_33 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U577 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_32_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U67 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_33 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U578 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_33_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U68 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_34 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U579 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_33_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U69 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_34 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul28_fu_14801_p2 SOURCE {} VARIABLE next_mul28 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U580 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_34_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U70 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_35 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U581 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_34_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U71 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_35 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U582 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_35_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U72 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_36 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U583 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_35_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U73 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_36 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul30_fu_14849_p2 SOURCE {} VARIABLE next_mul30 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U584 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_36_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U74 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_37 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U585 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_36_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U75 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_37 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul32_fu_14869_p2 SOURCE {} VARIABLE next_mul32 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U586 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_37_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U76 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_38 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U587 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_37_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U77 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_38 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul34_fu_14889_p2 SOURCE {} VARIABLE next_mul34 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U588 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_38_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U78 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_39 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U589 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_38_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U79 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_39 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U590 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_39_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U80 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_40 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U591 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_39_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U81 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_40 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul36_fu_14937_p2 SOURCE {} VARIABLE next_mul36 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U592 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_40_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U82 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_41 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U593 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_40_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U83 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_41 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul38_fu_14957_p2 SOURCE {} VARIABLE next_mul38 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U594 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_41_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U84 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_42 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U595 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_41_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U85 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_42 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul40_fu_14977_p2 SOURCE {} VARIABLE next_mul40 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U596 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_42_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U86 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_43 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U597 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_42_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U87 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_43 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul42_fu_14997_p2 SOURCE {} VARIABLE next_mul42 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U598 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_43_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U88 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_44 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U599 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_43_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U89 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_44 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul44_fu_15017_p2 SOURCE {} VARIABLE next_mul44 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U600 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_44_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U90 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_45 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U601 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_44_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U91 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_45 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul46_fu_15037_p2 SOURCE {} VARIABLE next_mul46 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U602 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_45_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U92 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_46 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U603 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_45_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U93 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_46 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul48_fu_15057_p2 SOURCE {} VARIABLE next_mul48 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U604 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_46_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U94 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_47 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U605 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_46_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U95 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_47 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_9_fu_15675_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_9 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_10_fu_15507_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_10 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_11_fu_15419_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_11 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_12_fu_15371_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_12 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_282_fu_15361_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_282 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_280_fu_15346_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_280 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_279_fu_15336_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_279 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_278_fu_15306_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_278 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_277_fu_15236_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_277 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_276_fu_15085_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_276 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U606 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_47_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U96 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_48 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U607 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_47_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U97 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_48 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul50_fu_15099_p2 SOURCE {} VARIABLE next_mul50 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U608 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_48_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U98 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_49 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U609 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_48_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U99 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_49 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul52_fu_15119_p2 SOURCE {} VARIABLE next_mul52 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U610 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_49_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U100 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_50 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U611 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_49_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U101 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_50 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul54_fu_15139_p2 SOURCE {} VARIABLE next_mul54 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U612 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_50_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U102 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_51 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U613 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_50_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U103 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_51 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul56_fu_15159_p2 SOURCE {} VARIABLE next_mul56 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U614 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_51_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U104 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_52 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U615 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_51_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U105 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_52 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul58_fu_15179_p2 SOURCE {} VARIABLE next_mul58 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U616 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_52_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U106 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_53 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U617 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_52_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U107 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_53 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul60_fu_15199_p2 SOURCE {} VARIABLE next_mul60 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U618 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_53_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U108 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_54 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U619 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_53_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U109 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_54 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul62_fu_15219_p2 SOURCE {} VARIABLE next_mul62 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U620 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_54_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U110 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_55 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U621 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_54_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U111 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_55 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U622 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_55_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U112 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_56 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U623 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_55_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U113 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_56 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul64_fu_15249_p2 SOURCE {} VARIABLE next_mul64 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U624 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_56_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U114 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_57 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U625 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_56_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U115 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_57 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul66_fu_15269_p2 SOURCE {} VARIABLE next_mul66 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U626 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_57_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U116 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_58 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U627 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_57_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U117 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_58 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul68_fu_15289_p2 SOURCE {} VARIABLE next_mul68 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U628 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_58_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U118 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_59 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U629 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_58_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U119 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_59 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U630 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_59_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U120 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_60 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U631 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_59_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U121 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_60 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul70_fu_15319_p2 SOURCE {} VARIABLE next_mul70 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U632 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_60_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U122 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_61 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U633 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_60_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U123 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_61 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U634 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_61_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U124 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_62 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U635 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_61_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U125 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_62 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U636 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_62_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U126 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_63 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U637 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_62_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U127 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_63 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U638 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_63_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U128 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_64 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U639 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_63_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U129 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_64 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U640 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_64_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U130 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_65 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U641 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_64_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U131 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_65 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U642 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_65_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U132 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_66 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U643 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_65_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U133 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_66 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul72_fu_15402_p2 SOURCE {} VARIABLE next_mul72 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U644 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_66_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U134 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_67 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U645 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_66_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U135 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_67 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U646 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_67_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U136 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_68 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U647 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_67_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U137 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_68 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul74_fu_15450_p2 SOURCE {} VARIABLE next_mul74 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U648 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_68_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U138 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_69 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U649 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_68_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U139 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_69 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul76_fu_15470_p2 SOURCE {} VARIABLE next_mul76 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U650 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_69_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U140 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_70 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U651 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_69_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U141 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_70 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul78_fu_15490_p2 SOURCE {} VARIABLE next_mul78 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U652 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_70_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U142 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_71 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U653 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_70_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U143 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_71 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U654 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_71_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U144 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_72 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U655 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_71_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U145 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_72 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul80_fu_15538_p2 SOURCE {} VARIABLE next_mul80 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U656 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_72_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U146 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_73 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U657 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_72_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U147 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_73 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul82_fu_15558_p2 SOURCE {} VARIABLE next_mul82 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U658 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_73_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U148 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_74 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U659 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_73_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U149 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_74 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul84_fu_15578_p2 SOURCE {} VARIABLE next_mul84 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U660 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_74_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U150 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_75 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U661 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_74_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U151 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_75 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul86_fu_15598_p2 SOURCE {} VARIABLE next_mul86 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U662 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_75_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U152 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_76 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U663 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_75_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U153 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_76 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul88_fu_15618_p2 SOURCE {} VARIABLE next_mul88 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U664 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_76_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U154 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_77 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U665 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_76_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U155 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_77 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul90_fu_15638_p2 SOURCE {} VARIABLE next_mul90 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U666 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_77_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U156 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_78 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U667 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_77_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U157 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_78 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul92_fu_15658_p2 SOURCE {} VARIABLE next_mul92 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U668 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_78_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U158 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_79 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U669 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_78_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U159 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_79 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U670 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_79_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U160 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_80 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U671 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_79_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U161 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_80 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul94_fu_15706_p2 SOURCE {} VARIABLE next_mul94 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U672 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_80_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U162 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_81 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U673 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_80_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U163 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_81 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul96_fu_15726_p2 SOURCE {} VARIABLE next_mul96 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U674 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_81_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U164 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_82 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U675 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_81_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U165 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_82 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul98_fu_15746_p2 SOURCE {} VARIABLE next_mul98 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U676 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_82_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U166 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_83 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U677 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_82_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U167 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_83 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul100_fu_15766_p2 SOURCE {} VARIABLE next_mul100 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U678 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_83_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U168 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_84 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U679 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_83_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U169 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_84 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul102_fu_15786_p2 SOURCE {} VARIABLE next_mul102 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U680 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_84_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U170 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_85 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U681 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_84_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U171 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_85 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul104_fu_15806_p2 SOURCE {} VARIABLE next_mul104 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U682 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_85_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U172 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_86 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U683 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_85_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U173 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_86 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul106_fu_15826_p2 SOURCE {} VARIABLE next_mul106 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U684 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_86_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U174 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_87 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U685 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_86_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U175 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_87 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul108_fu_15846_p2 SOURCE {} VARIABLE next_mul108 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U686 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_87_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U687 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_87_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul110_fu_15866_p2 SOURCE {} VARIABLE next_mul110 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U688 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_88_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U178 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_89 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U689 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_88_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U179 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_89 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul112_fu_15886_p2 SOURCE {} VARIABLE next_mul112 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U690 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_89_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U180 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_90 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U691 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_89_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U181 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_90 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul114_fu_15906_p2 SOURCE {} VARIABLE next_mul114 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U692 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_90_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U182 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_91 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U693 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_90_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U183 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_91 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul116_fu_15926_p2 SOURCE {} VARIABLE next_mul116 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U694 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_91_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U184 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_92 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U695 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_91_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U185 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_92 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul118_fu_15946_p2 SOURCE {} VARIABLE next_mul118 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U696 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_92_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U186 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_93 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U697 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_92_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U187 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_93 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul120_fu_15966_p2 SOURCE {} VARIABLE next_mul120 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U698 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_93_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U188 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_94 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U699 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_93_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U189 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_94 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul122_fu_15986_p2 SOURCE {} VARIABLE next_mul122 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U700 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_94_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U190 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_95 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U701 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_94_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U191 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_95 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_14_fu_16746_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_14 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_15_fu_16750_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_15 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_16_fu_16754_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_16 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_17_fu_16658_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_17 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_18_fu_16610_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE add_ln31_18 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_294_fu_16600_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_294 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_292_fu_16585_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_292 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_291_fu_16575_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_291 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_290_fu_16545_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_290 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_289_fu_16475_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_289 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_288_fu_16325_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_288 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_287_fu_16014_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_287 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U702 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_95_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U192 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_96 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U703 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_95_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U193 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_96 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul124_fu_16028_p2 SOURCE {} VARIABLE next_mul124 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U704 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_96_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U194 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_97 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U705 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_96_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U195 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_97 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul126_fu_16048_p2 SOURCE {} VARIABLE next_mul126 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U706 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_97_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U196 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_98 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U707 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_97_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U197 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_98 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul128_fu_16068_p2 SOURCE {} VARIABLE next_mul128 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U708 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_98_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U198 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_99 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U709 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_98_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U199 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_99 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul130_fu_16088_p2 SOURCE {} VARIABLE next_mul130 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U710 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_99_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U200 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_100 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U711 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_99_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U201 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_100 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul132_fu_16108_p2 SOURCE {} VARIABLE next_mul132 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U712 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_100_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U202 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_101 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U713 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_100_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U203 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_101 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul134_fu_16128_p2 SOURCE {} VARIABLE next_mul134 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U714 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_101_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U204 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_102 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U715 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_101_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U205 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_102 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul136_fu_16148_p2 SOURCE {} VARIABLE next_mul136 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U716 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_102_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U206 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_103 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U717 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_102_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U207 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_103 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul138_fu_16168_p2 SOURCE {} VARIABLE next_mul138 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U718 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_103_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U208 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_104 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U719 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_103_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U209 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_104 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul140_fu_16188_p2 SOURCE {} VARIABLE next_mul140 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U720 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_104_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U210 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_105 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U721 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_104_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U211 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_105 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul142_fu_16208_p2 SOURCE {} VARIABLE next_mul142 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U722 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_105_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U212 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_106 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U723 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_105_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U213 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_106 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul144_fu_16228_p2 SOURCE {} VARIABLE next_mul144 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U724 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_106_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U214 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_107 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U725 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_106_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U215 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_107 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul146_fu_16248_p2 SOURCE {} VARIABLE next_mul146 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U726 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_107_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U216 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_108 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U727 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_107_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U217 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_108 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul148_fu_16268_p2 SOURCE {} VARIABLE next_mul148 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U728 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_108_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U218 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_109 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U729 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_108_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U219 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_109 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul150_fu_16288_p2 SOURCE {} VARIABLE next_mul150 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U730 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_109_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U220 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_110 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U731 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_109_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U221 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_110 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul152_fu_16308_p2 SOURCE {} VARIABLE next_mul152 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U732 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_110_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U222 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_111 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U733 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_110_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U223 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_111 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U734 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_111_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U224 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_112 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U735 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_111_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U225 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_112 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul154_fu_16338_p2 SOURCE {} VARIABLE next_mul154 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U736 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_112_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U226 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_113 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U737 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_112_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U227 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_113 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul156_fu_16358_p2 SOURCE {} VARIABLE next_mul156 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U738 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_113_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U228 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_114 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U739 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_113_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U229 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_114 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul158_fu_16378_p2 SOURCE {} VARIABLE next_mul158 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U740 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_114_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U230 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_115 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U741 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_114_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U231 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_115 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul160_fu_16398_p2 SOURCE {} VARIABLE next_mul160 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U742 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_115_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U232 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_116 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U743 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_115_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U233 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_116 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul162_fu_16418_p2 SOURCE {} VARIABLE next_mul162 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U744 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_116_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U234 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_117 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U745 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_116_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U235 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_117 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul164_fu_16438_p2 SOURCE {} VARIABLE next_mul164 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U746 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_117_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U236 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_118 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U747 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_117_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U237 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_118 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul166_fu_16458_p2 SOURCE {} VARIABLE next_mul166 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U748 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_118_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U238 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_119 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U749 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_118_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U239 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_119 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U750 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_119_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U240 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_120 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U751 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_119_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U241 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_120 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul168_fu_16488_p2 SOURCE {} VARIABLE next_mul168 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U752 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_120_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U242 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_121 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U753 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_120_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U243 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_121 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul170_fu_16508_p2 SOURCE {} VARIABLE next_mul170 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U754 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_121_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U244 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_122 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U755 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_121_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U245 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_122 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul172_fu_16528_p2 SOURCE {} VARIABLE next_mul172 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U756 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_122_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U246 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_123 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U757 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_122_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U247 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_123 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U758 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_123_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U248 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_124 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U759 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_123_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U249 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_124 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul174_fu_16558_p2 SOURCE {} VARIABLE next_mul174 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U760 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_124_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U250 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_125 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U761 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_124_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U251 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_125 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U762 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_125_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U252 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_126 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U763 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_125_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U253 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_126 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U764 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_126_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U254 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_127 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U765 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_126_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U255 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_127 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U766 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_127_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U256 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_128 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U767 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_127_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U257 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_128 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U768 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_128_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U258 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_129 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U769 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_128_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U259 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_129 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U770 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_129_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U260 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_130 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U771 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_129_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U261 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_130 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul176_fu_16641_p2 SOURCE {} VARIABLE next_mul176 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U772 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_130_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U262 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_131 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U773 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_130_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U263 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_131 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U774 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_131_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U264 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_132 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U775 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_131_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U265 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_132 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul178_fu_16689_p2 SOURCE {} VARIABLE next_mul178 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U776 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_132_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U266 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_133 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U777 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_132_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U267 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_133 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul180_fu_16709_p2 SOURCE {} VARIABLE next_mul180 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U778 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_133_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U268 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_134 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U779 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_133_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U269 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_134 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul182_fu_16729_p2 SOURCE {} VARIABLE next_mul182 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U780 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_134_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U270 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_135 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U781 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_134_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U271 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_135 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U782 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_135_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U272 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_136 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U783 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_135_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U273 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_136 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul184_fu_16805_p2 SOURCE {} VARIABLE next_mul184 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U784 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_136_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U274 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_137 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U785 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_136_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U275 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_137 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul186_fu_16825_p2 SOURCE {} VARIABLE next_mul186 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U786 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_137_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U276 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_138 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U787 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_137_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U277 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_138 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul188_fu_16845_p2 SOURCE {} VARIABLE next_mul188 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U788 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_138_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U278 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_139 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U789 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_138_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U279 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_139 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul190_fu_16865_p2 SOURCE {} VARIABLE next_mul190 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U790 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_139_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U280 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_140 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U791 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_139_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U281 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_140 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul192_fu_16885_p2 SOURCE {} VARIABLE next_mul192 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U792 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_140_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U282 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_141 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U793 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_140_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U283 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_141 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul194_fu_16905_p2 SOURCE {} VARIABLE next_mul194 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U794 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_141_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U284 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_142 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U795 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_141_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U285 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_142 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul196_fu_16925_p2 SOURCE {} VARIABLE next_mul196 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U796 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_142_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U286 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_143 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U797 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_142_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U287 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_143 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U798 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_143_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U288 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_144 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U799 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_143_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U289 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_144 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul198_fu_16958_p2 SOURCE {} VARIABLE next_mul198 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U800 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_144_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U290 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_145 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U801 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_144_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U291 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_145 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul200_fu_16978_p2 SOURCE {} VARIABLE next_mul200 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U802 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_145_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U292 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_146 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U803 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_145_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U293 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_146 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul202_fu_16998_p2 SOURCE {} VARIABLE next_mul202 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U804 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_146_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U294 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_147 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U805 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_146_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U295 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_147 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul204_fu_17018_p2 SOURCE {} VARIABLE next_mul204 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U806 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_147_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U296 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_148 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U807 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_147_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U297 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_148 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul206_fu_17038_p2 SOURCE {} VARIABLE next_mul206 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U808 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_148_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U298 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_149 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U809 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_148_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U299 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_149 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul208_fu_17058_p2 SOURCE {} VARIABLE next_mul208 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U810 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_149_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U300 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_150 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U811 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_149_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U301 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_150 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul210_fu_17078_p2 SOURCE {} VARIABLE next_mul210 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U812 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_150_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U302 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_151 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U813 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_150_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U303 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_151 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul212_fu_17098_p2 SOURCE {} VARIABLE next_mul212 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U814 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_151_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U304 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_152 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U815 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_151_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U305 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_152 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul214_fu_17118_p2 SOURCE {} VARIABLE next_mul214 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U816 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_152_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U306 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_153 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U817 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_152_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U307 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_153 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul216_fu_17138_p2 SOURCE {} VARIABLE next_mul216 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U818 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_153_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U308 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_154 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U819 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_153_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U309 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_154 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul218_fu_17158_p2 SOURCE {} VARIABLE next_mul218 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U820 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_154_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U310 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_155 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U821 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_154_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U311 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_155 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul220_fu_17178_p2 SOURCE {} VARIABLE next_mul220 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U822 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_155_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U312 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_156 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U823 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_155_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U313 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_156 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul222_fu_17198_p2 SOURCE {} VARIABLE next_mul222 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U824 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_156_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U314 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_157 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U825 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_156_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U315 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_157 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul224_fu_17218_p2 SOURCE {} VARIABLE next_mul224 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U826 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_157_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U316 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_158 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U827 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_157_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U317 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_158 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul226_fu_17238_p2 SOURCE {} VARIABLE next_mul226 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U828 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_158_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U318 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_159 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U829 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_158_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U319 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_159 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U830 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_159_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_160 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U831 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_159_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U321 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_160 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul228_fu_17271_p2 SOURCE {} VARIABLE next_mul228 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U832 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_160_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U322 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_161 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U833 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_160_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U323 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_161 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul230_fu_17291_p2 SOURCE {} VARIABLE next_mul230 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U834 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_161_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U324 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_162 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U835 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_161_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U325 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_162 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul232_fu_17311_p2 SOURCE {} VARIABLE next_mul232 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U836 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_162_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U326 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_163 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U837 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_162_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U327 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_163 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul234_fu_17331_p2 SOURCE {} VARIABLE next_mul234 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U838 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_163_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U328 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_164 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U839 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_163_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U329 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_164 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul236_fu_17351_p2 SOURCE {} VARIABLE next_mul236 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U840 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_164_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U330 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_165 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U841 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_164_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U331 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_165 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul238_fu_17371_p2 SOURCE {} VARIABLE next_mul238 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U842 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_165_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U332 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_166 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U843 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_165_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U333 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_166 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul240_fu_17391_p2 SOURCE {} VARIABLE next_mul240 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U844 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_166_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U334 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_167 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U845 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_166_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U335 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_167 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul242_fu_17411_p2 SOURCE {} VARIABLE next_mul242 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U846 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_167_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U336 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_168 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U847 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_167_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U337 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_168 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul244_fu_17431_p2 SOURCE {} VARIABLE next_mul244 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U848 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_168_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U338 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_169 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U849 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_168_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U339 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_169 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul246_fu_17451_p2 SOURCE {} VARIABLE next_mul246 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U850 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_169_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U340 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_170 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U851 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_169_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U341 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_170 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul248_fu_17471_p2 SOURCE {} VARIABLE next_mul248 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U852 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_170_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U342 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_171 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U853 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_170_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U343 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_171 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul250_fu_17491_p2 SOURCE {} VARIABLE next_mul250 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U854 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_171_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U344 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_172 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U855 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_171_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U345 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_172 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul252_fu_17511_p2 SOURCE {} VARIABLE next_mul252 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U856 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_172_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U346 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_173 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U857 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_172_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U347 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_173 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul254_fu_17531_p2 SOURCE {} VARIABLE next_mul254 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U858 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_173_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U348 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_174 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U859 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_173_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U349 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_174 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul256_fu_17551_p2 SOURCE {} VARIABLE next_mul256 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U860 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_174_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U350 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_175 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U861 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_174_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U351 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_175 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_191_fu_17568_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_191 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_175_fu_17573_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_175 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U862 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_175_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U352 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_176 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U863 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_175_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U353 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_176 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul258_fu_17587_p2 SOURCE {} VARIABLE next_mul258 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U864 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_176_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U354 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_177 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U865 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_176_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U355 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_177 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul260_fu_17607_p2 SOURCE {} VARIABLE next_mul260 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U866 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_177_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U356 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_178 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U867 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_177_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U357 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_178 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul262_fu_17627_p2 SOURCE {} VARIABLE next_mul262 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U868 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_178_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U358 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_179 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U869 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_178_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U359 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_179 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul264_fu_17647_p2 SOURCE {} VARIABLE next_mul264 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U870 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_179_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U360 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_180 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U871 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_179_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_180 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul266_fu_17667_p2 SOURCE {} VARIABLE next_mul266 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U872 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_180_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U362 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_181 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U873 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_180_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U363 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_181 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul268_fu_17687_p2 SOURCE {} VARIABLE next_mul268 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U874 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_181_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U364 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_182 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U875 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_181_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U365 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_182 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul270_fu_17707_p2 SOURCE {} VARIABLE next_mul270 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U876 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_182_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U366 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_183 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U877 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_182_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U367 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_183 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_183_fu_17724_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_183 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U878 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_183_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U368 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_184 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U879 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_183_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U369 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_184 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul272_fu_17737_p2 SOURCE {} VARIABLE next_mul272 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U880 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_184_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U370 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_185 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U881 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_184_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U371 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_185 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul274_fu_17757_p2 SOURCE {} VARIABLE next_mul274 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U882 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_185_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U372 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_186 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U883 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_185_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U373 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_186 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul276_fu_17777_p2 SOURCE {} VARIABLE next_mul276 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U884 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_186_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U374 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_187 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U885 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_186_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U375 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_187 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_187_fu_17794_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_187 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U886 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_187_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U376 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_188 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U887 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_187_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U377 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_188 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul278_fu_17807_p2 SOURCE {} VARIABLE next_mul278 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U888 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_188_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U378 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_189 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U889 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_188_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U379 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_189 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_189_fu_17824_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_189 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U890 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_189_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U380 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_190 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U891 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_189_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U381 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_190 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_190_fu_17834_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_190 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U892 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_190_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U382 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_191 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U893 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_190_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U383 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_191 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U894 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_191_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U384 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_192 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U895 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_191_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U385 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_192 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_192_fu_17849_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_192 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U896 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_192_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U386 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_193 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U897 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_192_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U387 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_193 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_193_fu_17859_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_193 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U898 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_193_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U388 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_194 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U899 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_193_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U389 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_194 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul280_fu_17872_p2 SOURCE {} VARIABLE next_mul280 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U900 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_194_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U390 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_195 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U901 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_194_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U391 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_195 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_195_fu_17889_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_195 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U902 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_195_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U392 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_196 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U903 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_195_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U393 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_196 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul282_fu_17902_p2 SOURCE {} VARIABLE next_mul282 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U904 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_196_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U394 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_197 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U905 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_196_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U395 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_197 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul284_fu_17922_p2 SOURCE {} VARIABLE next_mul284 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U906 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_197_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U396 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_198 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U907 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_197_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U397 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_198 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul286_fu_17942_p2 SOURCE {} VARIABLE next_mul286 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U908 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_198_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U398 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_199 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U909 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_198_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U399 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_199 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_199_fu_17959_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_199 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U910 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_199_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U400 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_200 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U911 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_199_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U401 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_200 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul288_fu_17972_p2 SOURCE {} VARIABLE next_mul288 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U912 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_200_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U402 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_201 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U913 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_200_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U403 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_201 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul290_fu_17992_p2 SOURCE {} VARIABLE next_mul290 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U914 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_201_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U404 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_202 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U915 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_201_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U405 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_202 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul292_fu_18012_p2 SOURCE {} VARIABLE next_mul292 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U916 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_202_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U406 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_203 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U917 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_202_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U407 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_203 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul294_fu_18032_p2 SOURCE {} VARIABLE next_mul294 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U918 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_203_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U408 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_204 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U919 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_203_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U409 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_204 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul296_fu_18052_p2 SOURCE {} VARIABLE next_mul296 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U920 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_204_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U410 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_205 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U921 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_204_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U411 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_205 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul298_fu_18072_p2 SOURCE {} VARIABLE next_mul298 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U922 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_205_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U412 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_206 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U923 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_205_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U413 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_206 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul300_fu_18092_p2 SOURCE {} VARIABLE next_mul300 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U924 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_206_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U414 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_207 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U925 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_206_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U415 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_207 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_207_fu_18109_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_207 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U926 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_207_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U416 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_208 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U927 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_207_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U417 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_208 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul302_fu_18122_p2 SOURCE {} VARIABLE next_mul302 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U928 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_208_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U418 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_209 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U929 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_208_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U419 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_209 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul304_fu_18142_p2 SOURCE {} VARIABLE next_mul304 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U930 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_209_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U420 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_210 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U931 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_209_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U421 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_210 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul306_fu_18162_p2 SOURCE {} VARIABLE next_mul306 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U932 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_210_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U422 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_211 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U933 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_210_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U423 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_211 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul308_fu_18182_p2 SOURCE {} VARIABLE next_mul308 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U934 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_211_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U424 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_212 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U935 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_211_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U425 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_212 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul310_fu_18202_p2 SOURCE {} VARIABLE next_mul310 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U936 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_212_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U426 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_213 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U937 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_212_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U427 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_213 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul312_fu_18222_p2 SOURCE {} VARIABLE next_mul312 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U938 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_213_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U428 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_214 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U939 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_213_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U429 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_214 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul314_fu_18242_p2 SOURCE {} VARIABLE next_mul314 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U940 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_214_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U430 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_215 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U941 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_214_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U431 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_215 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_223_fu_18259_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_223 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_215_fu_18264_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_215 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U942 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_215_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U432 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_216 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U943 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_215_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U433 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_216 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul316_fu_18278_p2 SOURCE {} VARIABLE next_mul316 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U944 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_216_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U434 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_217 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U945 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_216_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U435 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_217 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul318_fu_18298_p2 SOURCE {} VARIABLE next_mul318 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U946 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_217_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U436 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_218 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U947 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_217_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U437 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_218 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul320_fu_18318_p2 SOURCE {} VARIABLE next_mul320 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U948 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_218_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U438 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_219 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U949 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_218_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U439 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_219 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_219_fu_18335_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_219 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U950 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_219_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U440 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_220 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U951 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_219_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U441 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_220 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul322_fu_18348_p2 SOURCE {} VARIABLE next_mul322 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U952 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_220_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U442 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_221 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U953 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_220_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U443 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_221 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_221_fu_18365_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_221 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U954 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_221_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U444 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_222 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U955 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_221_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U445 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_222 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_222_fu_18375_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_222 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U956 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_222_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U446 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_223 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U957 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_222_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U447 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_223 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U958 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_223_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U448 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_224 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U959 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_223_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U449 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_224 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_224_fu_18390_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_224 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U960 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_224_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U450 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_225 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U961 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_224_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U451 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_225 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_225_fu_18400_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_225 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U962 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_225_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U452 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_226 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U963 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_225_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U453 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_226 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul324_fu_18413_p2 SOURCE {} VARIABLE next_mul324 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U964 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_226_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_227 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U965 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_226_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U455 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_227 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_227_fu_18430_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_227 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U966 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_227_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U456 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_228 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U967 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_227_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U457 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_228 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul326_fu_18443_p2 SOURCE {} VARIABLE next_mul326 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U968 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_228_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U458 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_229 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U969 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_228_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U459 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_229 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul328_fu_18463_p2 SOURCE {} VARIABLE next_mul328 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U970 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_229_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U460 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_230 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U971 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_229_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U461 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_230 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul330_fu_18483_p2 SOURCE {} VARIABLE next_mul330 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U972 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_230_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U462 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_231 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U973 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_230_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U463 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_231 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_231_fu_18500_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_231 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U974 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_231_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U464 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_232 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U975 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_231_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U465 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_232 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul332_fu_18513_p2 SOURCE {} VARIABLE next_mul332 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U976 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_232_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U466 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_233 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U977 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_232_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U467 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_233 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul334_fu_18533_p2 SOURCE {} VARIABLE next_mul334 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U978 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_233_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U468 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_234 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U979 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_233_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U469 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_234 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul336_fu_18553_p2 SOURCE {} VARIABLE next_mul336 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U980 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_234_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U470 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_235 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U981 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_234_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U471 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_235 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_239_fu_18570_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_239 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_235_fu_18575_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_235 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U982 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_235_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U472 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_236 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U983 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_235_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U473 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_236 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul338_fu_18589_p2 SOURCE {} VARIABLE next_mul338 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U984 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_236_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U474 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_237 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U985 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_236_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U475 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_237 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_237_fu_18606_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_237 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U986 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_237_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U476 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_238 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U987 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_237_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U477 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_238 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_238_fu_18616_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_238 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U988 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_238_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U478 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_239 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U989 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_238_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U479 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_239 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U990 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_239_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U480 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_240 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U991 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_239_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U481 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_240 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_240_fu_18631_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_240 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U992 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_240_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U482 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_241 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U993 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_240_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U483 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_241 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_241_fu_18641_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_241 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U994 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_241_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U484 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_242 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U995 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_241_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U485 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_242 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul340_fu_18654_p2 SOURCE {} VARIABLE next_mul340 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U996 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_242_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U486 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_243 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U997 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_242_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U487 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_243 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_243_fu_18671_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_243 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U998 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_243_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U488 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_244 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U999 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_243_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U489 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_244 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul342_fu_18684_p2 SOURCE {} VARIABLE next_mul342 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1000 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_244_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U490 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_245 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1001 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_244_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U491 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_245 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_247_fu_18701_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_247 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_245_fu_18706_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_245 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1002 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_245_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U492 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_246 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1003 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_245_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U493 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_246 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_246_fu_18717_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_246 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1004 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_246_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_247 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1005 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_246_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U495 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_247 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1006 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_247_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U496 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_248 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1007 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_247_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U497 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_248 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_248_fu_18732_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_248 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1008 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_248_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U498 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_249 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1009 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_248_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_249 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_249_fu_18742_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_249 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1010 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_249_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U500 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_250 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1011 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_249_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U501 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_250 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_251_fu_18752_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_251 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_250_fu_18757_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_250 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1012 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_250_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U502 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_251 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1013 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_250_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U503 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_251 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1014 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_251_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U504 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_252 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1015 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_251_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U505 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_252 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_252_fu_18773_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_252 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1016 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_252_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U506 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_253 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1017 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_252_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U507 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_253 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_300_fu_18783_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_300 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1018 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_253_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U508 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_254 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1019 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_253_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U509 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_254 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME index_301_fu_18794_p2 SOURCE dft_256_v2/dft.cpp:31 VARIABLE index_301 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1020 SOURCE dft_256_v2/dft.cpp:32 VARIABLE mul13_254_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U510 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r_255 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1021 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul18_254_i LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U511 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i_255 LOOP VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cos_coefficients_table_U SOURCE {} VARIABLE cos_coefficients_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 508 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME sin_coefficients_table_U SOURCE {} VARIABLE sin_coefficients_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 508 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 2543 BRAM 1016 URAM 0}} Loop_VITIS_LOOP_23_2_proc {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1285 SOURCE dft_256_v2/dft.cpp:32 VARIABLE sum_r LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1287 SOURCE dft_256_v2/dft.cpp:33 VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1286 SOURCE dft_256_v2/dft.cpp:33 VARIABLE sum_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2550 BRAM 1016 URAM 0}} dft {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_255_loc_channel_U SOURCE {} VARIABLE temp_255_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_254_loc_channel_U SOURCE {} VARIABLE temp_254_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_253_loc_channel_U SOURCE {} VARIABLE temp_253_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_252_loc_channel_U SOURCE {} VARIABLE temp_252_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_251_loc_channel_U SOURCE {} VARIABLE temp_251_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_250_loc_channel_U SOURCE {} VARIABLE temp_250_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_249_loc_channel_U SOURCE {} VARIABLE temp_249_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_248_loc_channel_U SOURCE {} VARIABLE temp_248_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_247_loc_channel_U SOURCE {} VARIABLE temp_247_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_246_loc_channel_U SOURCE {} VARIABLE temp_246_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_245_loc_channel_U SOURCE {} VARIABLE temp_245_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_244_loc_channel_U SOURCE {} VARIABLE temp_244_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_243_loc_channel_U SOURCE {} VARIABLE temp_243_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_242_loc_channel_U SOURCE {} VARIABLE temp_242_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_241_loc_channel_U SOURCE {} VARIABLE temp_241_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_240_loc_channel_U SOURCE {} VARIABLE temp_240_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_239_loc_channel_U SOURCE {} VARIABLE temp_239_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_238_loc_channel_U SOURCE {} VARIABLE temp_238_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_237_loc_channel_U SOURCE {} VARIABLE temp_237_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_236_loc_channel_U SOURCE {} VARIABLE temp_236_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_235_loc_channel_U SOURCE {} VARIABLE temp_235_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_234_loc_channel_U SOURCE {} VARIABLE temp_234_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_233_loc_channel_U SOURCE {} VARIABLE temp_233_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_232_loc_channel_U SOURCE {} VARIABLE temp_232_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_231_loc_channel_U SOURCE {} VARIABLE temp_231_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_230_loc_channel_U SOURCE {} VARIABLE temp_230_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_229_loc_channel_U SOURCE {} VARIABLE temp_229_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_228_loc_channel_U SOURCE {} VARIABLE temp_228_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_227_loc_channel_U SOURCE {} VARIABLE temp_227_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_226_loc_channel_U SOURCE {} VARIABLE temp_226_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_225_loc_channel_U SOURCE {} VARIABLE temp_225_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_224_loc_channel_U SOURCE {} VARIABLE temp_224_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_223_loc_channel_U SOURCE {} VARIABLE temp_223_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_222_loc_channel_U SOURCE {} VARIABLE temp_222_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_221_loc_channel_U SOURCE {} VARIABLE temp_221_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_220_loc_channel_U SOURCE {} VARIABLE temp_220_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_219_loc_channel_U SOURCE {} VARIABLE temp_219_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_218_loc_channel_U SOURCE {} VARIABLE temp_218_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_217_loc_channel_U SOURCE {} VARIABLE temp_217_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_216_loc_channel_U SOURCE {} VARIABLE temp_216_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_215_loc_channel_U SOURCE {} VARIABLE temp_215_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_214_loc_channel_U SOURCE {} VARIABLE temp_214_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_213_loc_channel_U SOURCE {} VARIABLE temp_213_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_212_loc_channel_U SOURCE {} VARIABLE temp_212_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_211_loc_channel_U SOURCE {} VARIABLE temp_211_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_210_loc_channel_U SOURCE {} VARIABLE temp_210_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_209_loc_channel_U SOURCE {} VARIABLE temp_209_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_208_loc_channel_U SOURCE {} VARIABLE temp_208_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_207_loc_channel_U SOURCE {} VARIABLE temp_207_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_206_loc_channel_U SOURCE {} VARIABLE temp_206_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_205_loc_channel_U SOURCE {} VARIABLE temp_205_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_204_loc_channel_U SOURCE {} VARIABLE temp_204_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_203_loc_channel_U SOURCE {} VARIABLE temp_203_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_202_loc_channel_U SOURCE {} VARIABLE temp_202_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_201_loc_channel_U SOURCE {} VARIABLE temp_201_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_200_loc_channel_U SOURCE {} VARIABLE temp_200_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_199_loc_channel_U SOURCE {} VARIABLE temp_199_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_198_loc_channel_U SOURCE {} VARIABLE temp_198_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_197_loc_channel_U SOURCE {} VARIABLE temp_197_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_196_loc_channel_U SOURCE {} VARIABLE temp_196_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_195_loc_channel_U SOURCE {} VARIABLE temp_195_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_194_loc_channel_U SOURCE {} VARIABLE temp_194_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_193_loc_channel_U SOURCE {} VARIABLE temp_193_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_192_loc_channel_U SOURCE {} VARIABLE temp_192_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_191_loc_channel_U SOURCE {} VARIABLE temp_191_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_190_loc_channel_U SOURCE {} VARIABLE temp_190_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_189_loc_channel_U SOURCE {} VARIABLE temp_189_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_188_loc_channel_U SOURCE {} VARIABLE temp_188_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_187_loc_channel_U SOURCE {} VARIABLE temp_187_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_186_loc_channel_U SOURCE {} VARIABLE temp_186_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_185_loc_channel_U SOURCE {} VARIABLE temp_185_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_184_loc_channel_U SOURCE {} VARIABLE temp_184_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_183_loc_channel_U SOURCE {} VARIABLE temp_183_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_182_loc_channel_U SOURCE {} VARIABLE temp_182_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_181_loc_channel_U SOURCE {} VARIABLE temp_181_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_180_loc_channel_U SOURCE {} VARIABLE temp_180_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_179_loc_channel_U SOURCE {} VARIABLE temp_179_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_178_loc_channel_U SOURCE {} VARIABLE temp_178_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_177_loc_channel_U SOURCE {} VARIABLE temp_177_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_176_loc_channel_U SOURCE {} VARIABLE temp_176_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_175_loc_channel_U SOURCE {} VARIABLE temp_175_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_174_loc_channel_U SOURCE {} VARIABLE temp_174_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_173_loc_channel_U SOURCE {} VARIABLE temp_173_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_172_loc_channel_U SOURCE {} VARIABLE temp_172_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_171_loc_channel_U SOURCE {} VARIABLE temp_171_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_170_loc_channel_U SOURCE {} VARIABLE temp_170_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_169_loc_channel_U SOURCE {} VARIABLE temp_169_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_168_loc_channel_U SOURCE {} VARIABLE temp_168_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_167_loc_channel_U SOURCE {} VARIABLE temp_167_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_166_loc_channel_U SOURCE {} VARIABLE temp_166_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_165_loc_channel_U SOURCE {} VARIABLE temp_165_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_164_loc_channel_U SOURCE {} VARIABLE temp_164_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_163_loc_channel_U SOURCE {} VARIABLE temp_163_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_162_loc_channel_U SOURCE {} VARIABLE temp_162_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_161_loc_channel_U SOURCE {} VARIABLE temp_161_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_160_loc_channel_U SOURCE {} VARIABLE temp_160_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_159_loc_channel_U SOURCE {} VARIABLE temp_159_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_158_loc_channel_U SOURCE {} VARIABLE temp_158_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_157_loc_channel_U SOURCE {} VARIABLE temp_157_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_156_loc_channel_U SOURCE {} VARIABLE temp_156_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_155_loc_channel_U SOURCE {} VARIABLE temp_155_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_154_loc_channel_U SOURCE {} VARIABLE temp_154_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_153_loc_channel_U SOURCE {} VARIABLE temp_153_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_152_loc_channel_U SOURCE {} VARIABLE temp_152_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_151_loc_channel_U SOURCE {} VARIABLE temp_151_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_150_loc_channel_U SOURCE {} VARIABLE temp_150_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_149_loc_channel_U SOURCE {} VARIABLE temp_149_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_148_loc_channel_U SOURCE {} VARIABLE temp_148_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_147_loc_channel_U SOURCE {} VARIABLE temp_147_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_146_loc_channel_U SOURCE {} VARIABLE temp_146_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_145_loc_channel_U SOURCE {} VARIABLE temp_145_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_144_loc_channel_U SOURCE {} VARIABLE temp_144_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_143_loc_channel_U SOURCE {} VARIABLE temp_143_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_142_loc_channel_U SOURCE {} VARIABLE temp_142_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_141_loc_channel_U SOURCE {} VARIABLE temp_141_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_140_loc_channel_U SOURCE {} VARIABLE temp_140_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_139_loc_channel_U SOURCE {} VARIABLE temp_139_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_138_loc_channel_U SOURCE {} VARIABLE temp_138_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_137_loc_channel_U SOURCE {} VARIABLE temp_137_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_136_loc_channel_U SOURCE {} VARIABLE temp_136_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_135_loc_channel_U SOURCE {} VARIABLE temp_135_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_134_loc_channel_U SOURCE {} VARIABLE temp_134_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_133_loc_channel_U SOURCE {} VARIABLE temp_133_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_132_loc_channel_U SOURCE {} VARIABLE temp_132_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_131_loc_channel_U SOURCE {} VARIABLE temp_131_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_130_loc_channel_U SOURCE {} VARIABLE temp_130_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_129_loc_channel_U SOURCE {} VARIABLE temp_129_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_128_loc_channel_U SOURCE {} VARIABLE temp_128_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_127_loc_channel_U SOURCE {} VARIABLE temp_127_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_126_loc_channel_U SOURCE {} VARIABLE temp_126_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_125_loc_channel_U SOURCE {} VARIABLE temp_125_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_124_loc_channel_U SOURCE {} VARIABLE temp_124_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_123_loc_channel_U SOURCE {} VARIABLE temp_123_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_122_loc_channel_U SOURCE {} VARIABLE temp_122_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_121_loc_channel_U SOURCE {} VARIABLE temp_121_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_120_loc_channel_U SOURCE {} VARIABLE temp_120_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_119_loc_channel_U SOURCE {} VARIABLE temp_119_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_118_loc_channel_U SOURCE {} VARIABLE temp_118_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_117_loc_channel_U SOURCE {} VARIABLE temp_117_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_116_loc_channel_U SOURCE {} VARIABLE temp_116_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_115_loc_channel_U SOURCE {} VARIABLE temp_115_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_114_loc_channel_U SOURCE {} VARIABLE temp_114_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_113_loc_channel_U SOURCE {} VARIABLE temp_113_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_112_loc_channel_U SOURCE {} VARIABLE temp_112_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_111_loc_channel_U SOURCE {} VARIABLE temp_111_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_110_loc_channel_U SOURCE {} VARIABLE temp_110_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_109_loc_channel_U SOURCE {} VARIABLE temp_109_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_108_loc_channel_U SOURCE {} VARIABLE temp_108_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_107_loc_channel_U SOURCE {} VARIABLE temp_107_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_106_loc_channel_U SOURCE {} VARIABLE temp_106_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_105_loc_channel_U SOURCE {} VARIABLE temp_105_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_104_loc_channel_U SOURCE {} VARIABLE temp_104_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_103_loc_channel_U SOURCE {} VARIABLE temp_103_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_102_loc_channel_U SOURCE {} VARIABLE temp_102_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_101_loc_channel_U SOURCE {} VARIABLE temp_101_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_100_loc_channel_U SOURCE {} VARIABLE temp_100_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_99_loc_channel_U SOURCE {} VARIABLE temp_99_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_98_loc_channel_U SOURCE {} VARIABLE temp_98_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_97_loc_channel_U SOURCE {} VARIABLE temp_97_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_96_loc_channel_U SOURCE {} VARIABLE temp_96_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_95_loc_channel_U SOURCE {} VARIABLE temp_95_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_94_loc_channel_U SOURCE {} VARIABLE temp_94_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_93_loc_channel_U SOURCE {} VARIABLE temp_93_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_92_loc_channel_U SOURCE {} VARIABLE temp_92_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_91_loc_channel_U SOURCE {} VARIABLE temp_91_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_90_loc_channel_U SOURCE {} VARIABLE temp_90_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_89_loc_channel_U SOURCE {} VARIABLE temp_89_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_88_loc_channel_U SOURCE {} VARIABLE temp_88_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_87_loc_channel_U SOURCE {} VARIABLE temp_87_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_86_loc_channel_U SOURCE {} VARIABLE temp_86_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_85_loc_channel_U SOURCE {} VARIABLE temp_85_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_84_loc_channel_U SOURCE {} VARIABLE temp_84_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_83_loc_channel_U SOURCE {} VARIABLE temp_83_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_82_loc_channel_U SOURCE {} VARIABLE temp_82_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_81_loc_channel_U SOURCE {} VARIABLE temp_81_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_80_loc_channel_U SOURCE {} VARIABLE temp_80_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_79_loc_channel_U SOURCE {} VARIABLE temp_79_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_78_loc_channel_U SOURCE {} VARIABLE temp_78_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_77_loc_channel_U SOURCE {} VARIABLE temp_77_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_76_loc_channel_U SOURCE {} VARIABLE temp_76_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_75_loc_channel_U SOURCE {} VARIABLE temp_75_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_74_loc_channel_U SOURCE {} VARIABLE temp_74_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_73_loc_channel_U SOURCE {} VARIABLE temp_73_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_72_loc_channel_U SOURCE {} VARIABLE temp_72_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_71_loc_channel_U SOURCE {} VARIABLE temp_71_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_70_loc_channel_U SOURCE {} VARIABLE temp_70_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_69_loc_channel_U SOURCE {} VARIABLE temp_69_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_68_loc_channel_U SOURCE {} VARIABLE temp_68_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_67_loc_channel_U SOURCE {} VARIABLE temp_67_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_66_loc_channel_U SOURCE {} VARIABLE temp_66_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_65_loc_channel_U SOURCE {} VARIABLE temp_65_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_64_loc_channel_U SOURCE {} VARIABLE temp_64_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_63_loc_channel_U SOURCE {} VARIABLE temp_63_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_62_loc_channel_U SOURCE {} VARIABLE temp_62_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_61_loc_channel_U SOURCE {} VARIABLE temp_61_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_60_loc_channel_U SOURCE {} VARIABLE temp_60_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_59_loc_channel_U SOURCE {} VARIABLE temp_59_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_58_loc_channel_U SOURCE {} VARIABLE temp_58_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_57_loc_channel_U SOURCE {} VARIABLE temp_57_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_56_loc_channel_U SOURCE {} VARIABLE temp_56_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_55_loc_channel_U SOURCE {} VARIABLE temp_55_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_54_loc_channel_U SOURCE {} VARIABLE temp_54_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_53_loc_channel_U SOURCE {} VARIABLE temp_53_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_52_loc_channel_U SOURCE {} VARIABLE temp_52_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_51_loc_channel_U SOURCE {} VARIABLE temp_51_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_50_loc_channel_U SOURCE {} VARIABLE temp_50_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_49_loc_channel_U SOURCE {} VARIABLE temp_49_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_48_loc_channel_U SOURCE {} VARIABLE temp_48_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_47_loc_channel_U SOURCE {} VARIABLE temp_47_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_46_loc_channel_U SOURCE {} VARIABLE temp_46_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_45_loc_channel_U SOURCE {} VARIABLE temp_45_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_44_loc_channel_U SOURCE {} VARIABLE temp_44_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_43_loc_channel_U SOURCE {} VARIABLE temp_43_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_42_loc_channel_U SOURCE {} VARIABLE temp_42_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_41_loc_channel_U SOURCE {} VARIABLE temp_41_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_40_loc_channel_U SOURCE {} VARIABLE temp_40_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_39_loc_channel_U SOURCE {} VARIABLE temp_39_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_38_loc_channel_U SOURCE {} VARIABLE temp_38_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_37_loc_channel_U SOURCE {} VARIABLE temp_37_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_36_loc_channel_U SOURCE {} VARIABLE temp_36_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_35_loc_channel_U SOURCE {} VARIABLE temp_35_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_34_loc_channel_U SOURCE {} VARIABLE temp_34_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_33_loc_channel_U SOURCE {} VARIABLE temp_33_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_32_loc_channel_U SOURCE {} VARIABLE temp_32_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_31_loc_channel_U SOURCE {} VARIABLE temp_31_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_30_loc_channel_U SOURCE {} VARIABLE temp_30_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_29_loc_channel_U SOURCE {} VARIABLE temp_29_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_28_loc_channel_U SOURCE {} VARIABLE temp_28_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_27_loc_channel_U SOURCE {} VARIABLE temp_27_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_26_loc_channel_U SOURCE {} VARIABLE temp_26_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_25_loc_channel_U SOURCE {} VARIABLE temp_25_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_24_loc_channel_U SOURCE {} VARIABLE temp_24_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_23_loc_channel_U SOURCE {} VARIABLE temp_23_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_22_loc_channel_U SOURCE {} VARIABLE temp_22_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_21_loc_channel_U SOURCE {} VARIABLE temp_21_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_20_loc_channel_U SOURCE {} VARIABLE temp_20_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_19_loc_channel_U SOURCE {} VARIABLE temp_19_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_18_loc_channel_U SOURCE {} VARIABLE temp_18_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_17_loc_channel_U SOURCE {} VARIABLE temp_17_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_16_loc_channel_U SOURCE {} VARIABLE temp_16_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_15_loc_channel_U SOURCE {} VARIABLE temp_15_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_14_loc_channel_U SOURCE {} VARIABLE temp_14_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_13_loc_channel_U SOURCE {} VARIABLE temp_13_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_12_loc_channel_U SOURCE {} VARIABLE temp_12_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_11_loc_channel_U SOURCE {} VARIABLE temp_11_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_10_loc_channel_U SOURCE {} VARIABLE temp_10_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_9_loc_channel_U SOURCE {} VARIABLE temp_9_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_8_loc_channel_U SOURCE {} VARIABLE temp_8_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_7_loc_channel_U SOURCE {} VARIABLE temp_7_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_6_loc_channel_U SOURCE {} VARIABLE temp_6_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_5_loc_channel_U SOURCE {} VARIABLE temp_5_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_4_loc_channel_U SOURCE {} VARIABLE temp_4_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_3_loc_channel_U SOURCE {} VARIABLE temp_3_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_2_loc_channel_U SOURCE {} VARIABLE temp_2_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_1_loc_channel_U SOURCE {} VARIABLE temp_1_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME temp_loc_channel_U SOURCE {} VARIABLE temp_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 2550 BRAM 1016 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 1.627 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
Execute       syn_report -model dft -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
Command     autosyn done; 111.594 sec.
Command   csynth_design done; 120.397 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 113 seconds. CPU system time: 2 seconds. Elapsed time: 120.397 seconds; current allocated memory: 166.703 MB.
Command ap_source done; 122.2 sec.
Execute cleanup_all 
Command cleanup_all done; 0.53 sec.
INFO-FLOW: Workspace D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1 opened at Fri Oct 21 19:40:06 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.448 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.554 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.565 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./dft_256_v2/dataflow_1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./dft_256_v2/dataflow_1/directives.tcl
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
Execute     source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
Execute     source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/global.setting.tcl 
Execute     source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.rtl_wrap.cfg.tcl 
Execute     source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.tbgen.tcl 
Execute     source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.tbgen.tcl 
Execute     source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.tbgen.tcl 
Execute     source D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/.autopilot/db/dft.tbgen.tcl 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 2.611 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.611 seconds; current allocated memory: 2.250 MB.
Command ap_source done; error code: 1; 4.314 sec.
Execute cleanup_all 
