
*** Running vivado
    with args -log CarrySixteen.vdi -applog -m64 -messageDb vivado.pb -mode batch -source CarrySixteen.tcl -notrace


*** Running vivado
    with args -log CarrySixteen.vdi -applog -m64 -messageDb vivado.pb -mode batch -source CarrySixteen.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CarrySixteen.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CarrySixteen.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ecestudent/ECE2700/Lab3/Adder16/Adder16.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]
Finished Parsing XDC File [/home/ecestudent/ECE2700/Lab3/Adder16/Adder16.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1240.297 ; gain = 326.793 ; free physical = 10444 ; free virtual = 28592
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.08' and will expire in -34 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1320.332 ; gain = 0.000 ; free physical = 10437 ; free virtual = 28585
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ecestudent/ECE2700/Lab3/Adder16/Adder16.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]
Finished Parsing XDC File [/home/ecestudent/ECE2700/Lab3/Adder16/Adder16.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1240.305 ; gain = 326.793 ; free physical = 10175 ; free virtual = 28323
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.08' and will expire in -34 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1323.340 ; gain = 0.000 ; free physical = 10161 ; free virtual = 28309
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.758 ; gain = 0.000 ; free physical = 9859 ; free virtual = 28007

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1731.758 ; gain = 411.426 ; free physical = 9859 ; free virtual = 28007

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.797 ; gain = 491.465 ; free physical = 9857 ; free virtual = 28005

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.797 ; gain = 491.465 ; free physical = 9857 ; free virtual = 28005

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 900495a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.797 ; gain = 491.465 ; free physical = 9857 ; free virtual = 28005
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b4f87d98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.797 ; gain = 491.465 ; free physical = 9857 ; free virtual = 28005

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 1ae13ef47

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.797 ; gain = 491.465 ; free physical = 9856 ; free virtual = 28004
Phase 1.2 Build Placer Netlist Model | Checksum: 1ae13ef47

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.797 ; gain = 491.465 ; free physical = 9856 ; free virtual = 28004

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1ae13ef47

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.797 ; gain = 491.465 ; free physical = 9856 ; free virtual = 28004
Phase 1.3 Constrain Clocks/Macros | Checksum: 1ae13ef47

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.797 ; gain = 491.465 ; free physical = 9856 ; free virtual = 28004
Phase 1 Placer Initialization | Checksum: 1ae13ef47

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.797 ; gain = 491.465 ; free physical = 9856 ; free virtual = 28004

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 111a9e8f9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9849 ; free virtual = 27997

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 111a9e8f9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9849 ; free virtual = 27997

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d92fe7db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9849 ; free virtual = 27997

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ed90e59e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9849 ; free virtual = 27997

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996
Phase 3.4 Small Shape Detail Placement | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996
Phase 3 Detail Placement | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996
Ending Placer Task | Checksum: 10a4685e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 531.484 ; free physical = 9848 ; free virtual = 27996
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.816 ; gain = 611.520 ; free physical = 9848 ; free virtual = 27996
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9848 ; free virtual = 27997
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9846 ; free virtual = 27994
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9857 ; free virtual = 28005
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9856 ; free virtual = 28004
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.08' and will expire in -34 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e5529ded ConstDB: 0 ShapeSum: 24f3e7f7 RouteDB: 0

Phase 1 Build RT Design
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1732.766 ; gain = 0.000 ; free physical = 9441 ; free virtual = 27589

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1732.766 ; gain = 409.426 ; free physical = 9441 ; free virtual = 27589

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.805 ; gain = 489.465 ; free physical = 9440 ; free virtual = 27588

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.805 ; gain = 489.465 ; free physical = 9440 ; free virtual = 27588

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 900495a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.805 ; gain = 489.465 ; free physical = 9440 ; free virtual = 27588
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b4f87d98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.805 ; gain = 489.465 ; free physical = 9440 ; free virtual = 27588

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 1ae13ef47

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.805 ; gain = 489.465 ; free physical = 9440 ; free virtual = 27588
Phase 1.2 Build Placer Netlist Model | Checksum: 1ae13ef47

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.805 ; gain = 489.465 ; free physical = 9440 ; free virtual = 27588

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1ae13ef47

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.805 ; gain = 489.465 ; free physical = 9440 ; free virtual = 27588
Phase 1.3 Constrain Clocks/Macros | Checksum: 1ae13ef47

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.805 ; gain = 489.465 ; free physical = 9440 ; free virtual = 27588
Phase 1 Placer Initialization | Checksum: 1ae13ef47

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.805 ; gain = 489.465 ; free physical = 9440 ; free virtual = 27588

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 111a9e8f9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9435 ; free virtual = 27583

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 111a9e8f9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9435 ; free virtual = 27583

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d92fe7db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9435 ; free virtual = 27583

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ed90e59e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9435 ; free virtual = 27583

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582
Phase 3.4 Small Shape Detail Placement | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582
Phase 3 Detail Placement | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11c6430c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582
Ending Placer Task | Checksum: 10a4685e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.824 ; gain = 529.484 ; free physical = 9433 ; free virtual = 27582
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.824 ; gain = 612.520 ; free physical = 9433 ; free virtual = 27582
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 9433 ; free virtual = 27582
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 9434 ; free virtual = 27583
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 9439 ; free virtual = 27587
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 9440 ; free virtual = 27588
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.08' and will expire in -34 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e5529ded ConstDB: 0 ShapeSum: 24f3e7f7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6566c5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9341 ; free virtual = 27490

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 6566c5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9314 ; free virtual = 27462
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 18eceda38

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9310 ; free virtual = 27458

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cccf410c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9309 ; free virtual = 27457

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 15ba82f8f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9309 ; free virtual = 27457
Phase 4 Rip-up And Reroute | Checksum: 15ba82f8f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9309 ; free virtual = 27457

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 15ba82f8f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9309 ; free virtual = 27457

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 15ba82f8f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9309 ; free virtual = 27457

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0482341 %
  Global Horizontal Routing Utilization  = 0.016658 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.
Phase 7 Route finalize | Checksum: 15ba82f8f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9309 ; free virtual = 27457

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15ba82f8f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9306 ; free virtual = 27455

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 116c7b839

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9306 ; free virtual = 27455
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9306 ; free virtual = 27455

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9306 ; free virtual = 27455
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1851.816 ; gain = 0.000 ; free physical = 9305 ; free virtual = 27454
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ecestudent/ECE2700/Lab3/Adder16/Adder16.runs/impl_1/CarrySixteen_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Oct  4 11:00:15 2018...
Phase 1 Build RT Design | Checksum: 6566c5d3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10156 ; free virtual = 28304

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 6566c5d3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10129 ; free virtual = 28277
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 18eceda38

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10125 ; free virtual = 28274

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cccf410c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10125 ; free virtual = 28273

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 15ba82f8f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10125 ; free virtual = 28273
Phase 4 Rip-up And Reroute | Checksum: 15ba82f8f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10125 ; free virtual = 28273

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 15ba82f8f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10125 ; free virtual = 28273

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 15ba82f8f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10125 ; free virtual = 28273

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0482341 %
  Global Horizontal Routing Utilization  = 0.016658 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.
Phase 7 Route finalize | Checksum: 15ba82f8f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10125 ; free virtual = 28273

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15ba82f8f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10122 ; free virtual = 28270

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 116c7b839

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10122 ; free virtual = 28270
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10122 ; free virtual = 28270

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10122 ; free virtual = 28270
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1852.824 ; gain = 0.000 ; free physical = 10121 ; free virtual = 28270
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ecestudent/ECE2700/Lab3/Adder16/Adder16.runs/impl_1/CarrySixteen_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Oct  4 11:00:20 2018...
