Info (10281): Verilog HDL Declaration information at TopLevel.sv(20): object "halt" differs only in case from object "HALT" in the same scope File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv Line: 20
Warning (10273): Verilog HDL warning at data_mem.sv(22): extended using "x" or "z" File: C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/data_mem.sv Line: 22
