{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583802198270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583802198281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 18:03:18 2020 " "Processing started: Mon Mar 09 18:03:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583802198281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802198281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802198281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1583802198993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583802198993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helicoper_drawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file helicoper_drawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 helicopter_drawer " "Found entity 1: helicopter_drawer" {  } { { "helicoper_drawer.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/helicoper_drawer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "video_driver.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock25_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL " "Found entity 1: CLOCK25_PLL" {  } { { "CLOCK25_PLL.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/CLOCK25_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25_pll/clock25_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock25_pll/clock25_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL_0002 " "Found entity 1: CLOCK25_PLL_0002" {  } { { "CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/CLOCK25_PLL/CLOCK25_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209879 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bound_gen.sv(38) " "Verilog HDL information at bound_gen.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "bound_gen.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/bound_gen.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583802209880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bound_gen.sv 2 2 " "Found 2 design units, including 2 entities, in source file bound_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bound_gen " "Found entity 1: bound_gen" {  } { { "bound_gen.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/bound_gen.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209881 ""} { "Info" "ISGN_ENTITY_NAME" "2 bound_gen_testbench " "Found entity 2: bound_gen_testbench" {  } { { "bound_gen.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/bound_gen.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boundary.sv 1 1 " "Found 1 design units, including 1 entities, in source file boundary.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boundary " "Found entity 1: boundary" {  } { { "boundary.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/boundary.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_10bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr_10bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_10bit " "Found entity 1: LFSR_10bit" {  } { { "LFSR_10bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/LFSR_10bit.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209884 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_10bit_testbench " "Found entity 2: LFSR_10bit_testbench" {  } { { "LFSR_10bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/LFSR_10bit.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209884 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2.v(139) " "Verilog HDL information at ps2.v(139): always construct contains both blocking and non-blocking assignments" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 139 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583802209887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/clock_divider.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209892 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider_testbench " "Found entity 2: clock_divider_testbench" {  } { { "clock_divider.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/clock_divider.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorekeeping.sv 2 2 " "Found 2 design units, including 2 entities, in source file scorekeeping.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scorekeeping " "Found entity 1: scorekeeping" {  } { { "scorekeeping.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/scorekeeping.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209893 ""} { "Info" "ISGN_ENTITY_NAME" "2 scorekeeping_testbench " "Found entity 2: scorekeeping_testbench" {  } { { "scorekeeping.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/scorekeeping.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antihold.sv 2 2 " "Found 2 design units, including 2 entities, in source file antihold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 antiHold " "Found entity 1: antiHold" {  } { { "antiHold.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/antiHold.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209895 ""} { "Info" "ISGN_ENTITY_NAME" "2 antiHold_testbench " "Found entity 2: antiHold_testbench" {  } { { "antiHold.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/antiHold.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209895 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decimal_in_hex.sv(19) " "Verilog HDL warning at decimal_in_hex.sv(19): extended using \"x\" or \"z\"" {  } { { "decimal_in_hex.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_in_hex.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1583802209896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_in_hex.sv 2 2 " "Found 2 design units, including 2 entities, in source file decimal_in_hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_in_hex " "Found entity 1: decimal_in_hex" {  } { { "decimal_in_hex.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_in_hex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209897 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec_in_hex_testbench " "Found entity 2: dec_in_hex_testbench" {  } { { "decimal_in_hex.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_in_hex.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_display.sv 2 2 " "Found 2 design units, including 2 entities, in source file decimal_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_display " "Found entity 1: decimal_display" {  } { { "decimal_display.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209898 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec_display_testbench " "Found entity 2: dec_display_testbench" {  } { { "decimal_display.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_mouse.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_mouse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_mouse " "Found entity 1: control_mouse" {  } { { "control_mouse.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/control_mouse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802209900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802209900 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "boundary boundary.sv(16) " "Verilog HDL Parameter Declaration warning at boundary.sv(16): Parameter Declaration in module \"boundary\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "boundary.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/boundary.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1583802209902 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "boundary boundary.sv(17) " "Verilog HDL Parameter Declaration warning at boundary.sv(17): Parameter Declaration in module \"boundary\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "boundary.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/boundary.sv" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1583802209902 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "boundary boundary.sv(18) " "Verilog HDL Parameter Declaration warning at boundary.sv(18): Parameter Declaration in module \"boundary\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "boundary.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/boundary.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1583802209902 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "boundary boundary.sv(19) " "Verilog HDL Parameter Declaration warning at boundary.sv(19): Parameter Declaration in module \"boundary\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "boundary.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/boundary.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1583802209902 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2 ps2.v(64) " "Verilog HDL Parameter Declaration warning at ps2.v(64): Parameter Declaration in module \"ps2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1583802209903 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2 ps2.v(65) " "Verilog HDL Parameter Declaration warning at ps2.v(65): Parameter Declaration in module \"ps2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1583802209903 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2 ps2.v(66) " "Verilog HDL Parameter Declaration warning at ps2.v(66): Parameter Declaration in module \"ps2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1583802209903 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2 ps2.v(88) " "Verilog HDL Parameter Declaration warning at ps2.v(88): Parameter Declaration in module \"ps2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1583802209903 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ps2 ps2.v(117) " "Verilog HDL Parameter Declaration warning at ps2.v(117): Parameter Declaration in module \"ps2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 117 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1583802209903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583802209955 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..3\] DE1_SoC.sv(4) " "Output port \"LEDR\[7..3\]\" at DE1_SoC.sv(4) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1583802209957 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:HEX_0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:HEX_0\"" {  } { { "DE1_SoC.sv" "HEX_0" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802209982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scorekeeping scorekeeping:getScore " "Elaborating entity \"scorekeeping\" for hierarchy \"scorekeeping:getScore\"" {  } { { "DE1_SoC.sv" "getScore" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802209984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider scorekeeping:getScore\|clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"scorekeeping:getScore\|clock_divider:cdiv\"" {  } { { "scorekeeping.sv" "cdiv" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/scorekeeping.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802209986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antiHold scorekeeping:getScore\|antiHold:detect_incr " "Elaborating entity \"antiHold\" for hierarchy \"scorekeeping:getScore\|antiHold:detect_incr\"" {  } { { "scorekeeping.sv" "detect_incr" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/scorekeeping.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802209987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_display decimal_display:user_score " "Elaborating entity \"decimal_display\" for hierarchy \"decimal_display:user_score\"" {  } { { "DE1_SoC.sv" "user_score" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802209988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_in_hex decimal_display:user_score\|decimal_in_hex:houndreds " "Elaborating entity \"decimal_in_hex\" for hierarchy \"decimal_display:user_score\|decimal_in_hex:houndreds\"" {  } { { "decimal_display.sv" "houndreds" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802209989 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "decimal_in_hex.sv(7) " "Verilog HDL Case Statement warning at decimal_in_hex.sv(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "decimal_in_hex.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_in_hex.sv" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1583802209990 "|DE1_SoC|decimal_display:user_score|decimal_in_hex:houndreds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boundary boundary:draw_screen " "Elaborating entity \"boundary\" for hierarchy \"boundary:draw_screen\"" {  } { { "DE1_SoC.sv" "draw_screen" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802209991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 boundary.sv(70) " "Verilog HDL assignment warning at boundary.sv(70): truncated value with size 32 to match size of target (9)" {  } { { "boundary.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/boundary.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210042 "|DE1_SoC|boundary:draw_screen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bound_gen boundary:draw_screen\|bound_gen:generation " "Elaborating entity \"bound_gen\" for hierarchy \"boundary:draw_screen\|bound_gen:generation\"" {  } { { "boundary.sv" "generation" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/boundary.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802210043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bound_gen.sv(41) " "Verilog HDL assignment warning at bound_gen.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "bound_gen.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/bound_gen.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210044 "|DE1_SoC|boundary:draw_screen|bound_gen:generation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bound_gen.sv(49) " "Verilog HDL assignment warning at bound_gen.sv(49): truncated value with size 32 to match size of target (9)" {  } { { "bound_gen.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/bound_gen.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210044 "|DE1_SoC|boundary:draw_screen|bound_gen:generation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bound_gen.sv(54) " "Verilog HDL assignment warning at bound_gen.sv(54): truncated value with size 32 to match size of target (9)" {  } { { "bound_gen.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/bound_gen.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210044 "|DE1_SoC|boundary:draw_screen|bound_gen:generation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helicopter_drawer boundary:draw_screen\|helicopter_drawer:heli " "Elaborating entity \"helicopter_drawer\" for hierarchy \"boundary:draw_screen\|helicopter_drawer:heli\"" {  } { { "boundary.sv" "heli" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/boundary.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802210045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver video_driver:v1 " "Elaborating entity \"video_driver\" for hierarchy \"video_driver:v1\"" {  } { { "DE1_SoC.sv" "v1" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802210048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK25_PLL video_driver:v1\|CLOCK25_PLL:c25_gen " "Elaborating entity \"CLOCK25_PLL\" for hierarchy \"video_driver:v1\|CLOCK25_PLL:c25_gen\"" {  } { { "video_driver.sv" "c25_gen" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/video_driver.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802210079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK25_PLL_0002 video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst " "Elaborating entity \"CLOCK25_PLL_0002\" for hierarchy \"video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\"" {  } { { "CLOCK25_PLL.v" "clock25_pll_inst" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/CLOCK25_PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802210115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "CLOCK25_PLL/CLOCK25_PLL_0002.v" "altera_pll_i" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/CLOCK25_PLL/CLOCK25_PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802210163 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1583802210165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/CLOCK25_PLL/CLOCK25_PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802210165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802210166 ""}  } { { "CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/CLOCK25_PLL/CLOCK25_PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583802210166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing video_driver:v1\|altera_up_avalon_video_vga_timing:video " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"video_driver:v1\|altera_up_avalon_video_vga_timing:video\"" {  } { { "video_driver.sv" "video" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/video_driver.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802210168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:U1 " "Elaborating entity \"ps2\" for hierarchy \"ps2:U1\"" {  } { { "DE1_SoC.sv" "U1" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802210170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ps2.v(126) " "Verilog HDL assignment warning at ps2.v(126): truncated value with size 32 to match size of target (9)" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210172 "|DE1_SoC|ps2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2.v(198) " "Verilog HDL assignment warning at ps2.v(198): truncated value with size 32 to match size of target (8)" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210172 "|DE1_SoC|ps2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2.v(205) " "Verilog HDL assignment warning at ps2.v(205): truncated value with size 32 to match size of target (1)" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210172 "|DE1_SoC|ps2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ps2.v(211) " "Verilog HDL assignment warning at ps2.v(211): truncated value with size 32 to match size of target (6)" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210172 "|DE1_SoC|ps2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ps2.v(239) " "Verilog HDL assignment warning at ps2.v(239): truncated value with size 32 to match size of target (10)" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210172 "|DE1_SoC|ps2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ps2.v(247) " "Verilog HDL assignment warning at ps2.v(247): truncated value with size 32 to match size of target (10)" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210173 "|DE1_SoC|ps2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ps2.v(256) " "Verilog HDL assignment warning at ps2.v(256): truncated value with size 32 to match size of target (10)" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210173 "|DE1_SoC|ps2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ps2.v(264) " "Verilog HDL assignment warning at ps2.v(264): truncated value with size 32 to match size of target (10)" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210173 "|DE1_SoC|ps2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(278) " "Verilog HDL assignment warning at ps2.v(278): truncated value with size 32 to match size of target (4)" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210173 "|DE1_SoC|ps2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2.v(294) " "Verilog HDL assignment warning at ps2.v(294): truncated value with size 32 to match size of target (4)" {  } { { "ps2.v" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/ps2.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583802210173 "|DE1_SoC|ps2:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_mouse control_mouse:mouse " "Elaborating entity \"control_mouse\" for hierarchy \"control_mouse:mouse\"" {  } { { "DE1_SoC.sv" "mouse" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802210173 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decimal_display:user_score\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decimal_display:user_score\|Mod1\"" {  } { { "decimal_display.sv" "Mod1" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802221348 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decimal_display:user_score\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decimal_display:user_score\|Div1\"" {  } { { "decimal_display.sv" "Div1" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802221348 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decimal_display:user_score\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decimal_display:user_score\|Mod0\"" {  } { { "decimal_display.sv" "Mod0" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802221348 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decimal_display:user_score\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decimal_display:user_score\|Div0\"" {  } { { "decimal_display.sv" "Div0" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802221348 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1583802221348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decimal_display:user_score\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"decimal_display:user_score\|lpm_divide:Mod1\"" {  } { { "decimal_display.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802221395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decimal_display:user_score\|lpm_divide:Mod1 " "Instantiated megafunction \"decimal_display:user_score\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802221395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802221395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802221395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802221395 ""}  } { { "decimal_display.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583802221395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/db/lpm_divide_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802221435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802221435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802221446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802221446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802221478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802221478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decimal_display:user_score\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"decimal_display:user_score\|lpm_divide:Div1\"" {  } { { "decimal_display.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802221497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decimal_display:user_score\|lpm_divide:Div1 " "Instantiated megafunction \"decimal_display:user_score\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802221497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802221497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802221497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802221497 ""}  } { { "decimal_display.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583802221497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802221535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802221535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decimal_display:user_score\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"decimal_display:user_score\|lpm_divide:Div0\"" {  } { { "decimal_display.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802221549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decimal_display:user_score\|lpm_divide:Div0 " "Instantiated megafunction \"decimal_display:user_score\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802221549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802221549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802221549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583802221549 ""}  } { { "decimal_display.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/decimal_display.sv" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583802221549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802221587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802221587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802221602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802221602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583802221644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802221644 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583802221850 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583802228798 "|DE1_SoC|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1583802228798 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583802229401 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583802232483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802232850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583802233590 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583802233590 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802234647 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802234647 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802234647 "|DE1_SoC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802234647 "|DE1_SoC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802234647 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802234647 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802234647 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802234647 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802234647 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802234647 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 WI/EE 371/Lab6/VGA_Driver/VGA_Driver/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583802234647 "|DE1_SoC|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1583802234647 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15519 " "Implemented 15519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583802234690 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583802234690 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583802234690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15420 " "Implemented 15420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583802234690 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1583802234690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583802234690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583802234769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 18:03:54 2020 " "Processing ended: Mon Mar 09 18:03:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583802234769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583802234769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583802234769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583802234769 ""}
