{
  "design": {
    "design_info": {
      "boundary_crc": "0x70EA20CB0C20F458",
      "device": "xc7z045ffg900-2",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "dividebyn_0": "",
      "fifo_0": "",
      "xlconstant_0": ""
    },
    "ports": {
      "clk_in1_p_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_p_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_in1_n_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_n_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "enable_read_0": {
        "direction": "I"
      },
      "enable_write_0": {
        "direction": "I"
      },
      "data_out_0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "empty_0": {
        "direction": "O"
      },
      "full_0": {
        "direction": "O"
      },
      "half_full_0": {
        "direction": "O"
      },
      "counter_0": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "431.198"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "313.282"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "10.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "41"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "82"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "10"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "200.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "dividebyn_0": {
        "vlnv": "xilinx.com:module_ref:dividebyn:1.0",
        "xci_name": "design_1_dividebyn_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dividebyn",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock_by_n": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "1"
              }
            }
          },
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "10000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          }
        }
      },
      "fifo_0": {
        "vlnv": "xilinx.com:module_ref:fifo:1.0",
        "xci_name": "design_1_fifo_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fifo",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_dividebyn_0_0_clock_by_n",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "1"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "enable_read": {
            "direction": "I"
          },
          "enable_write": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "empty": {
            "direction": "O"
          },
          "full": {
            "direction": "O"
          },
          "half_full": {
            "direction": "O"
          },
          "counter": {
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "3"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "dividebyn_0/clock"
        ]
      },
      "dividebyn_0_clock_by_n": {
        "ports": [
          "dividebyn_0/clock_by_n",
          "fifo_0/clk"
        ]
      },
      "clk_in1_p_0_1": {
        "ports": [
          "clk_in1_p_0",
          "clk_wiz_0/clk_in1_p"
        ]
      },
      "clk_in1_n_0_1": {
        "ports": [
          "clk_in1_n_0",
          "clk_wiz_0/clk_in1_n"
        ]
      },
      "enable_read_0_1": {
        "ports": [
          "enable_read_0",
          "fifo_0/enable_read"
        ]
      },
      "enable_write_0_1": {
        "ports": [
          "enable_write_0",
          "fifo_0/enable_write"
        ]
      },
      "fifo_0_data_out": {
        "ports": [
          "fifo_0/data_out",
          "data_out_0"
        ]
      },
      "fifo_0_empty": {
        "ports": [
          "fifo_0/empty",
          "empty_0"
        ]
      },
      "fifo_0_full": {
        "ports": [
          "fifo_0/full",
          "full_0"
        ]
      },
      "fifo_0_half_full": {
        "ports": [
          "fifo_0/half_full",
          "half_full_0"
        ]
      },
      "fifo_0_counter": {
        "ports": [
          "fifo_0/counter",
          "counter_0"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_0",
          "clk_wiz_0/reset",
          "dividebyn_0/reset",
          "fifo_0/reset"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "fifo_0/data_in"
        ]
      }
    }
  }
}