name: hdlconvertor_p568
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 10

%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv:1: Unsupported: SystemVerilog 2005 reserved word not implemented: covergroup
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv:1: syntax error, unexpected IDENTIFIER
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv:2: Unsupported: SystemVerilog 2005 reserved word not implemented: coverpoint
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv:4: Unsupported: SystemVerilog 2005 reserved word not implemented: ignore_bins
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv:5: Unsupported: SystemVerilog 2005 reserved word not implemented: ignore_bins
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv:7: Unsupported: SystemVerilog 2005 reserved word not implemented: endgroup
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv:10: Unsupported: SystemVerilog 2005 reserved word not implemented: covergroup
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv:11: Unsupported: SystemVerilog 2005 reserved word not implemented: coverpoint
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv:13: Unsupported: SystemVerilog 2005 reserved word not implemented: illegal_bins
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv:14: Unsupported: SystemVerilog 2005 reserved word not implemented: illegal_bins
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv:16: Unsupported: SystemVerilog 2005 reserved word not implemented: endgroup
%Error: Exiting due to 11 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p568.sv
