blk_mem_gen_0.v,verilog,xil_defaultlib,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
