define: []
exclude_modules: []
include: []
file_list:
- src/IIR_filter.v 
max_fpga_num: '2'
max_io_num: '96'
method: io+out+rank
module_names: []
not_allowed_size: null
out_dir: work
rank: '1'
signal_names: outfile
topmodule: IIR_filter
openfpga_arch: ${OPENFPGA_FLOW_PATH}/openfpga_arch/k4_N4_40nm_cc_openfpga.xml
vpr_arch: ${OPENFPGA_FLOW_PATH}/vpr_arch/k4_frac_N4_40nm.xml