// Seed: 3677986959
module module_0;
  wire id_1;
  module_2(
      id_1, id_1
  );
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin
    id_2 <= 1 - 1;
    {1, 1 - 1, id_3} = 1;
    id_2 <= {id_1, 1};
    $display(id_3, 1);
  end
  module_0();
  assign id_1 = id_3;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0 & id_1;
endmodule
