ModuleName Counter4
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 240 ,Y1: 424 ,X2: 280 ,Y2: 424
Edge X1: 280 ,Y1: 264 ,X2: 280 ,Y2: 424
Edge X1: 280 ,Y1: 424 ,X2: 384 ,Y2: 424
Edge X1: 280 ,Y1: 264 ,X2: 384 ,Y2: 264
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 240 ,Y1: 216 ,X2: 304 ,Y2: 216
Edge X1: 304 ,Y1: 216 ,X2: 304 ,Y2: 376
Edge X1: 304 ,Y1: 216 ,X2: 328 ,Y2: 216
Edge X1: 304 ,Y1: 376 ,X2: 328 ,Y2: 376
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 296 ,X2: 712 ,Y2: 328
Edge X1: 328 ,Y1: 296 ,X2: 712 ,Y2: 296
Edge X1: 600 ,Y1: 328 ,X2: 712 ,Y2: 328
Edge X1: 328 ,Y1: 296 ,X2: 328 ,Y2: 328
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 608 ,Y1: 144 ,X2: 608 ,Y2: 176
Edge X1: 328 ,Y1: 144 ,X2: 608 ,Y2: 144
Edge X1: 328 ,Y1: 144 ,X2: 328 ,Y2: 168
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 768 ,Y1: 128 ,X2: 792 ,Y2: 128
End
Branches
End
Wire Name: b7
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 440 ,Y1: 376 ,X2: 520 ,Y2: 376
End
Branches
Branch Left: 456 ,Top: 376
BranchStrList
1
End
Branch Left: 472 ,Top: 376
BranchStrList
0
End
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 496 ,Y1: 328 ,X2: 544 ,Y2: 328
Edge X1: 496 ,Y1: 208 ,X2: 496 ,Y2: 328
Edge X1: 472 ,Y1: 328 ,X2: 496 ,Y2: 328
Edge X1: 496 ,Y1: 184 ,X2: 496 ,Y2: 208
Edge X1: 496 ,Y1: 208 ,X2: 704 ,Y2: 208
Edge X1: 496 ,Y1: 184 ,X2: 544 ,Y2: 184
Edge X1: 704 ,Y1: 136 ,X2: 704 ,Y2: 208
Edge X1: 440 ,Y1: 328 ,X2: 472 ,Y2: 328
Edge X1: 472 ,Y1: 328 ,X2: 472 ,Y2: 376
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 512 ,Y1: 168 ,X2: 544 ,Y2: 168
Edge X1: 512 ,Y1: 120 ,X2: 512 ,Y2: 168
Edge X1: 456 ,Y1: 168 ,X2: 512 ,Y2: 168
Edge X1: 512 ,Y1: 120 ,X2: 704 ,Y2: 120
Edge X1: 440 ,Y1: 168 ,X2: 456 ,Y2: 168
Edge X1: 456 ,Y1: 168 ,X2: 456 ,Y2: 376
End
Branches
End
End
Ports
Port Left: 240 Top: 424 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 240 Top: 216 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 792 Top: 128 ,Orientation: 0
Portname: CR ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 520 Top: 376 ,Orientation: 0
Portname: VAL ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
1
,Width:
2
,RV:
0
End
Symbols
Symbol Left: 352 Top: 160
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 352 Top: 320
Name: s1
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 544 Top: 320
Name: s3
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 544 Top: 160
Name: s4
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 704 Top: 112
Name: s5
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
