
---------- Begin Simulation Statistics ----------
final_tick                               1725746254938                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 679136                       # Simulator instruction rate (inst/s)
host_mem_usage                                8672012                       # Number of bytes of host memory used
host_op_rate                                  1294048                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2792.53                       # Real time elapsed on the host
host_tick_rate                              617986330                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1896509781                       # Number of instructions simulated
sim_ops                                    3613670444                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.725746                       # Number of seconds simulated
sim_ticks                                1725746254938                       # Number of ticks simulated
system.cpu0.Branches                         89655695                       # Number of branches fetched
system.cpu0.committedInsts                  896509781                       # Number of instructions committed
system.cpu0.committedOps                   1703371395                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  358596834                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       175383                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  179300023                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           39                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1165464145                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5182421186                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5182421186                       # Number of busy cycles
system.cpu0.num_cc_register_reads           448278782                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          537906607                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts     89653511                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5433                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5433                       # number of float instructions
system.cpu0.num_fp_register_reads                8235                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4094                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1212                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1703367168                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1703367168                       # number of integer instructions
system.cpu0.num_int_register_reads         3406729914                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1434411164                       # number of times the integer registers were written
system.cpu0.num_load_insts                  358596799                       # Number of load instructions
system.cpu0.num_mem_refs                    537896790                       # number of memory refs
system.cpu0.num_store_insts                 179299991                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1157      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1165469951     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      59      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      252      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    204      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     734      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1070      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1178      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               358595922     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              179299210     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                877      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               781      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1703371395                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   42                       # Number of system calls
system.cpu1.Branches                        173515405                       # Number of branches fetched
system.cpu1.committedInsts                 1000000000                       # Number of instructions committed
system.cpu1.committedOps                   1910299049                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  244713139                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       208143                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  110837903                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        13477                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1302845886                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          484                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5182421186                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5182421186                       # Number of busy cycles
system.cpu1.num_cc_register_reads           757602096                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          453817773                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    133139078                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses             337415093                       # Number of float alu accesses
system.cpu1.num_fp_insts                    337415093                       # number of float instructions
system.cpu1.num_fp_register_reads           664954531                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes          321897095                       # number of times the floating registers were written
system.cpu1.num_func_calls                   17253222                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1623384076                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1623384076                       # number of integer instructions
system.cpu1.num_int_register_reads         3094753984                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1277498304                       # number of times the integer registers were written
system.cpu1.num_load_insts                  244624450                       # Number of load instructions
system.cpu1.num_mem_refs                    355462328                       # number of memory refs
system.cpu1.num_store_insts                 110837878                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             18686110      0.98%      0.98% # Class of executed instruction
system.cpu1.op_class::IntAlu               1216113443     63.61%     64.59% # Class of executed instruction
system.cpu1.op_class::IntMult                 2942125      0.15%     64.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                     1126      0.00%     64.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd               12298332      0.64%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   20468      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     65.39% # Class of executed instruction
system.cpu1.op_class::SimdAlu                98028359      5.13%     70.52% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    1020      0.00%     70.52% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  121934      0.01%     70.52% # Class of executed instruction
system.cpu1.op_class::SimdMisc               49009772      2.56%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdShift                  4884      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd           48929030      2.56%     75.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     75.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     75.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt           61179696      3.20%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                139      0.00%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult          48927198      2.56%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 1      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     81.41% # Class of executed instruction
system.cpu1.op_class::MemRead               229116176     11.98%     93.39% # Class of executed instruction
system.cpu1.op_class::MemWrite              107582071      5.63%     99.02% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           15508274      0.81%     99.83% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           3255807      0.17%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1911725965                       # Class of executed instruction
system.cpu1.workload.numSyscalls                 1200                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7237142                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14737352                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     67287110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1842                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    134575161                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1842                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6755111                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       745542                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6491600                       # Transaction distribution
system.membus.trans_dist::ReadExReq            745099                       # Transaction distribution
system.membus.trans_dist::ReadExResp           745099                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6755111                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22237562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     22237562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22237562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    527728128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    527728128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               527728128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7500210                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7500210    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7500210                       # Request fanout histogram
system.membus.reqLayer4.occupancy         27451112546                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        40111966970                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1165463692                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1165463692                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1165463692                       # number of overall hits
system.cpu0.icache.overall_hits::total     1165463692                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     36772857                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     36772857                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     36772857                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     36772857                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1165464145                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1165464145                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1165464145                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1165464145                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 81176.284768                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81176.284768                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 81176.284768                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81176.284768                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     36471159                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36471159                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     36471159                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36471159                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 80510.284768                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 80510.284768                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 80510.284768                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 80510.284768                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1165463692                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1165463692                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     36772857                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     36772857                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1165464145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1165464145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 81176.284768                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81176.284768                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     36471159                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36471159                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 80510.284768                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 80510.284768                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.231324                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1165464145                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2572768.532009                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.231324                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801233                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801233                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       9323713613                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      9323713613                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    526687680                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       526687680                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    526687680                       # number of overall hits
system.cpu0.dcache.overall_hits::total      526687680                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11209177                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11209177                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11209177                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11209177                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 598736722608                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 598736722608                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 598736722608                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 598736722608                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    537896857                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    537896857                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    537896857                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    537896857                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 53414.869139                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53414.869139                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 53414.869139                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53414.869139                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         1962                       # number of writebacks
system.cpu0.dcache.writebacks::total             1962                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11209177                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11209177                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11209177                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11209177                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 591271410726                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 591271410726                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 591271410726                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 591271410726                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 52748.869139                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52748.869139                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 52748.869139                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52748.869139                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11209169                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    347388664                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      347388664                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11208170                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11208170                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 598695502203                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 598695502203                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    358596834                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    358596834                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 53415.990496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53415.990496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     11208170                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11208170                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 591230860983                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 591230860983                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 52749.990496                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52749.990496                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    179299016                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     179299016                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1007                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1007                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     41220405                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     41220405                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    179300023                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    179300023                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40933.867925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40933.867925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1007                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1007                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     40549743                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     40549743                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40267.867925                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40267.867925                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          537896857                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11209177                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987186                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4314384033                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4314384033                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1302841089                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1302841089                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1302841089                       # number of overall hits
system.cpu1.icache.overall_hits::total     1302841089                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4797                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4797                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4797                       # number of overall misses
system.cpu1.icache.overall_misses::total         4797                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    271986408                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    271986408                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    271986408                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    271986408                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1302845886                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1302845886                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1302845886                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1302845886                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 56699.272045                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56699.272045                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 56699.272045                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56699.272045                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4285                       # number of writebacks
system.cpu1.icache.writebacks::total             4285                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4797                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4797                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4797                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4797                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    268791606                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    268791606                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    268791606                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    268791606                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 56033.272045                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56033.272045                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 56033.272045                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56033.272045                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4285                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1302841089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1302841089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4797                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4797                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    271986408                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    271986408                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1302845886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1302845886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 56699.272045                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56699.272045                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4797                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4797                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    268791606                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    268791606                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 56033.272045                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56033.272045                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.983824                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1302845886                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4797                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         271595.973734                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.983824                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999968                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10422771885                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10422771885                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    297693774                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       297693774                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    298047318                       # number of overall hits
system.cpu1.dcache.overall_hits::total      298047318                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     55716894                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      55716894                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     56076808                       # number of overall misses
system.cpu1.dcache.overall_misses::total     56076808                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 659514712446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 659514712446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 659514712446                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 659514712446                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    353410668                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    353410668                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    354124126                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    354124126                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.157655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.157655                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.158354                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.158354                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11836.889408                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11836.889408                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11760.917498                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11760.917498                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     25557867                       # number of writebacks
system.cpu1.dcache.writebacks::total         25557867                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     55716894                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     55716894                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     56073624                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     56073624                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 622407261042                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 622407261042                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 651364950699                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 651364950699                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.157655                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.157655                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.158345                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.158345                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11170.889408                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11170.889408                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11616.244934                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11616.244934                       # average overall mshr miss latency
system.cpu1.dcache.replacements              56073616                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    197367285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      197367285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     46632396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     46632396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 506341128357                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 506341128357                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    243999681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    243999681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10858.140945                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10858.140945                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     46632396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     46632396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 475283952621                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 475283952621                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.191117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.191117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10192.140945                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10192.140945                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    100326489                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     100326489                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      9084498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9084498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 153173584089                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 153173584089                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    109410987                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    109410987                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.083031                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.083031                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 16860.984954                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 16860.984954                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      9084498                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      9084498                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 147123308421                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 147123308421                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.083031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.083031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 16194.984954                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16194.984954                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data       353544                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       353544                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data       359914                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       359914                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data       713458                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       713458                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.504464                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.504464                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data       356730                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       356730                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data  28957689657                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  28957689657                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500001                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500001                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 81175.369767                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 81175.369767                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          354120942                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         56073624                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.315285                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2889066632                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2889066632                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data             4843343                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            54942703                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59787841                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data            4843343                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1795                       # number of overall hits
system.l2.overall_hits::.cpu1.data           54942703                       # number of overall hits
system.l2.overall_hits::total                59787841                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6365834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1130921                       # number of demand (read+write) misses
system.l2.demand_misses::total                7500210                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              453                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6365834                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3002                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1130921                       # number of overall misses
system.l2.overall_misses::total               7500210                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36011952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 539648812332                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    248961123                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 100897198803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     640830984210                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36011952                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 539648812332                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    248961123                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 100897198803                       # number of overall miss cycles
system.l2.overall_miss_latency::total    640830984210                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11209177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        56073624                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67288051                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11209177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       56073624                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67288051                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.567913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.625808                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.020169                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.111464                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.567913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.625808                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.020169                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.111464                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79496.582781                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84772.680584                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82931.753165                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89216.840790                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85441.738859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79496.582781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84772.680584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82931.753165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89216.840790                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85441.738859                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              745542                       # number of writebacks
system.l2.writebacks::total                    745542                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6365834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1130921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7500210                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6365834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1130921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7500210                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     32921320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 496194190149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    228474121                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  93177428465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 589633014055                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     32921320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 496194190149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    228474121                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  93177428465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 589633014055                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.567913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.625808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.020169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.111464                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.567913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.625808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.020169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.111464                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72673.995585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77946.454486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76107.302132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82390.749190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78615.533972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72673.995585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77946.454486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76107.302132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82390.749190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78615.533972                       # average overall mshr miss latency
system.l2.replacements                        7238819                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     25559829                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         25559829                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     25559829                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     25559829                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4325                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4325                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          165                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           165                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              600                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          8339806                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8340406                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            407                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         744692                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              745099                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     34053246                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  68589148860                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   68623202106                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      9084498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9085505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.404171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.081974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.082010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83668.909091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92104.049540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92099.441961                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          407                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       744692                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         745099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     31273681                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  63505784417                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  63537058098                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.404171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.081974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.082010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76839.511057                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85277.919485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85273.310121                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst          1795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3455                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36011952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    248961123                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    284973075                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.625808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.658095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79496.582781                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82931.753165                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82481.353111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3002                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3455                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     32921320                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    228474121                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    261395441                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.625808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.658095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72673.995585                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76107.302132                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75657.146454                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4842743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     46602897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          51445640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6365427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       386229                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6751656                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 539614759086                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  32308049943                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 571922809029                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     11208170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     46989126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58197296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.567927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.008220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.116013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84772.751158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83649.984706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84708.523217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6365427                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       386229                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6751656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 496162916468                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  29671644048                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 525834560516                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.567927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.008220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.116013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77946.525263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76823.967253                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77882.309246                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 258757.401856                       # Cycle average of tags in use
system.l2.tags.total_refs                   134574996                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7500963                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.941029                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.955029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       23.401412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    234141.084001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      113.050022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    24467.911391                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.893177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.093338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987081                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3028                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        29034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       229760                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2160703539                       # Number of tag accesses
system.l2.tags.data_accesses               2160703539                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     407413376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        192128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      72378944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          480013440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       192128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        221120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47714688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47714688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6365834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1130921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7500210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       745542                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             745542                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            16800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        236079537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           111330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         41940664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             278148331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        16800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       111330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           128130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27648728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27648728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27648728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           16800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       236079537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          111330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        41940664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            305797058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    745540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6365832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1129826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027222481286                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        43125                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        43125                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16143571                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             702987                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7500210                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     745542                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7500210                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   745542                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1097                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            234085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            234551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            234613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            234031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            234348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            233960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            234329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            234213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            234372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            234537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           233987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           234300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           234470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           234501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           234442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           234319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           234342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           234591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           233895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           234505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           234328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           234126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           234423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           234782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           234480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           234670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           234214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           234776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           234157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           234124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           233835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           234807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            23299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            23299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            23300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            23289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            23269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            23272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            23297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            23309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            23330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            23379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            23321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            23297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            23307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            23295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            23293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            23278                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 164357298902                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24987044516                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            295531783498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21916.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39408.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7500210                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               745542                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6856693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  569647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   72766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  26934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  27467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  40207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  43180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  43296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  43445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  43364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  44999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  43502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  43244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  43260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  43375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  43551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  43129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  43125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  43125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  43125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  43125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8244605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      8244605    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8244605                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        43125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     173.884893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    112.804856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1220.190733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        43086     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           36      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-249855            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         43125                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        43125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.286771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.258316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.982460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15567     36.10%     36.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              393      0.91%     37.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26462     61.36%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              637      1.48%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         43125                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              479943232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   70208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                47711488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               480013440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47714688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       278.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    278.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1725746090436                       # Total gap between requests
system.mem_ctrls.avgGap                     209289.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    407413248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       192128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     72308864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     47711488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16799.688782196765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 236079462.339402228594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 111330.387912041260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 41900055.580649547279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27646873.266263645142                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6365834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1130921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       745542                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15173018                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 246466089909                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    110727877                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  48939792694                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 93511552676078                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33494.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38717.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36884.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43274.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 125427611.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         6429134157.262651                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         11349894531.467205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        10286034859.639072                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       879536284.703848                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     149804058424.775085                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     92517208230.055710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     499413829905.797852                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       770679696393.369751                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        446.577644                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1476856500993                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  77577850000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 171311903945                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         6427305009.214595                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         11346665381.643908                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        10283300185.946285                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       879121090.847845                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     149804058424.775085                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     92502930261.527390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     499423686777.457153                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       770667067131.099121                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        446.570326                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1476898919134                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  77577850000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 171269485804                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1725746254938                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          58202546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26305371                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        48216233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9085505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9085505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5250                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58197296                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33627523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    168220864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             201863212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    717512896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       581248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   5224415424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5942541120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7238819                       # Total snoops (count)
system.tol2bus.snoopTraffic                  47714688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         74526870                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000025                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004971                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               74525028    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1842      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           74526870                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        61839255177                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       56017623084                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4793531                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11221528867                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453543                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
