{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 14:37:47 2019 " "Info: Processing started: Fri May 31 14:37:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lamp_lsl -c lamp_lsl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lamp_lsl -c lamp_lsl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda实验/cycle/timer_lsl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /eda实验/cycle/timer_lsl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_lsl-bhv " "Info: Found design unit 1: Timer_lsl-bhv" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Timer_lsl " "Info: Found entity 1: Timer_lsl" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lamp_lsl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lamp_lsl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lamp_lsl-bhv " "Info: Found design unit 1: lamp_lsl-bhv" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lamp_lsl " "Info: Found entity 1: lamp_lsl" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lamp_lsl " "Info: Elaborating entity \"lamp_lsl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "C_STATE " "Info (10018): Can't recognize finite state machine \"C_STATE\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_lsl Timer_lsl:U1 " "Info: Elaborating entity \"Timer_lsl\" for hierarchy \"Timer_lsl:U1\"" {  } { { "lamp_lsl.vhd" "U1" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_data Timer_lsl.vhd(22) " "Warning (10492): VHDL Process Statement warning at Timer_lsl.vhd(22): signal \"clk_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "C_STATE.R00 C_STATE.R00~_emulated C_STATE.R00~latch " "Warning (13310): Register \"C_STATE.R00\" is converted into an equivalent circuit using register \"C_STATE.R00~_emulated\" and latch \"C_STATE.R00~latch\"" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "C_STATE.G00 C_STATE.G00~_emulated C_STATE.G00~latch " "Warning (13310): Register \"C_STATE.G00\" is converted into an equivalent circuit using register \"C_STATE.G00~_emulated\" and latch \"C_STATE.G00~latch\"" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "C_STATE.S00 C_STATE.S00~_emulated C_STATE.S00~latch " "Warning (13310): Register \"C_STATE.S00\" is converted into an equivalent circuit using register \"C_STATE.S00~_emulated\" and latch \"C_STATE.S00~latch\"" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Info: Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Info: Implemented 72 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 14:37:49 2019 " "Info: Processing ended: Fri May 31 14:37:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 14:37:51 2019 " "Info: Processing started: Fri May 31 14:37:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lamp_lsl -c lamp_lsl " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lamp_lsl -c lamp_lsl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lamp_lsl EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"lamp_lsl\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/FPGA1/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/FPGA1/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/FPGA1/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer_lsl:U1\|clk_data " "Info: Destination node Timer_lsl:U1\|clk_data" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|clk_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/FPGA1/" 0 { } { { 0 { 0 ""} 0 29 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { CLK } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/FPGA1/" 0 { } { { 0 { 0 ""} 0 55 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timer_lsl:U1\|clk_data  " "Info: Automatically promoted node Timer_lsl:U1\|clk_data " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer_lsl:U1\|clk_data~0 " "Info: Destination node Timer_lsl:U1\|clk_data~0" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|clk_data~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/FPGA1/" 0 { } { { 0 { 0 ""} 0 90 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|clk_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/FPGA1/" 0 { } { { 0 { 0 ""} 0 29 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C_STATE.S0~0  " "Info: Automatically promoted node C_STATE.S0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_STATE.S0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA实验/FPGA1/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.427 ns register register " "Info: Estimated most critical path is register to register delay of 3.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Timer_lsl:U1\|count\[0\] 1 REG LAB_X16_Y12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y12; Fanout = 3; REG Node = 'Timer_lsl:U1\|count\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|count[0] } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns Timer_lsl:U1\|Add0~1 2 COMB LAB_X16_Y12 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X16_Y12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { Timer_lsl:U1|count[0] Timer_lsl:U1|Add0~1 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns Timer_lsl:U1\|Add0~3 3 COMB LAB_X16_Y12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X16_Y12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~1 Timer_lsl:U1|Add0~3 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns Timer_lsl:U1\|Add0~5 4 COMB LAB_X16_Y12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X16_Y12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~3 Timer_lsl:U1|Add0~5 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns Timer_lsl:U1\|Add0~7 5 COMB LAB_X16_Y12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X16_Y12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~5 Timer_lsl:U1|Add0~7 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns Timer_lsl:U1\|Add0~9 6 COMB LAB_X16_Y12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X16_Y12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~7 Timer_lsl:U1|Add0~9 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns Timer_lsl:U1\|Add0~11 7 COMB LAB_X16_Y12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X16_Y12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~11'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~9 Timer_lsl:U1|Add0~11 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns Timer_lsl:U1\|Add0~13 8 COMB LAB_X16_Y12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X16_Y12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~11 Timer_lsl:U1|Add0~13 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns Timer_lsl:U1\|Add0~15 9 COMB LAB_X16_Y12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X16_Y12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~13 Timer_lsl:U1|Add0~15 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns Timer_lsl:U1\|Add0~17 10 COMB LAB_X16_Y12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X16_Y12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~15 Timer_lsl:U1|Add0~17 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns Timer_lsl:U1\|Add0~19 11 COMB LAB_X16_Y12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X16_Y12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~17 Timer_lsl:U1|Add0~19 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.579 ns Timer_lsl:U1\|Add0~21 12 COMB LAB_X16_Y12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = LAB_X16_Y12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~19 Timer_lsl:U1|Add0~21 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.650 ns Timer_lsl:U1\|Add0~23 13 COMB LAB_X16_Y12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = LAB_X16_Y12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~21 Timer_lsl:U1|Add0~23 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.811 ns Timer_lsl:U1\|Add0~25 14 COMB LAB_X16_Y11 2 " "Info: 14: + IC(0.090 ns) + CELL(0.071 ns) = 1.811 ns; Loc. = LAB_X16_Y11; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Timer_lsl:U1|Add0~23 Timer_lsl:U1|Add0~25 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.882 ns Timer_lsl:U1\|Add0~27 15 COMB LAB_X16_Y11 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = LAB_X16_Y11; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~27'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~25 Timer_lsl:U1|Add0~27 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.292 ns Timer_lsl:U1\|Add0~28 16 COMB LAB_X16_Y11 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.292 ns; Loc. = LAB_X16_Y11; Fanout = 1; COMB Node = 'Timer_lsl:U1\|Add0~28'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Timer_lsl:U1|Add0~27 Timer_lsl:U1|Add0~28 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.438 ns) 3.343 ns Timer_lsl:U1\|count~3 17 COMB LAB_X17_Y12 1 " "Info: 17: + IC(0.613 ns) + CELL(0.438 ns) = 3.343 ns; Loc. = LAB_X17_Y12; Fanout = 1; COMB Node = 'Timer_lsl:U1\|count~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { Timer_lsl:U1|Add0~28 Timer_lsl:U1|count~3 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.427 ns Timer_lsl:U1\|count\[14\] 18 REG LAB_X17_Y12 3 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 3.427 ns; Loc. = LAB_X17_Y12; Fanout = 3; REG Node = 'Timer_lsl:U1\|count\[14\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Timer_lsl:U1|count~3 Timer_lsl:U1|count[14] } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.269 ns ( 66.21 % ) " "Info: Total cell delay = 2.269 ns ( 66.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 33.79 % ) " "Info: Total interconnect delay = 1.158 ns ( 33.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { Timer_lsl:U1|count[0] Timer_lsl:U1|Add0~1 Timer_lsl:U1|Add0~3 Timer_lsl:U1|Add0~5 Timer_lsl:U1|Add0~7 Timer_lsl:U1|Add0~9 Timer_lsl:U1|Add0~11 Timer_lsl:U1|Add0~13 Timer_lsl:U1|Add0~15 Timer_lsl:U1|Add0~17 Timer_lsl:U1|Add0~19 Timer_lsl:U1|Add0~21 Timer_lsl:U1|Add0~23 Timer_lsl:U1|Add0~25 Timer_lsl:U1|Add0~27 Timer_lsl:U1|Add0~28 Timer_lsl:U1|count~3 Timer_lsl:U1|count[14] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Warning: Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0 0 " "Info: Pin \"LED0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1 0 " "Info: Pin \"LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2 0 " "Info: Pin \"LED2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3 0 " "Info: Pin \"LED3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED4 0 " "Info: Pin \"LED4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED5 0 " "Info: Pin \"LED5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG0 0 " "Info: Pin \"LEDG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG1 0 " "Info: Pin \"LEDG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG2 0 " "Info: Pin \"LEDG2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG3 0 " "Info: Pin \"LEDG3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG4 0 " "Info: Pin \"LEDG4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG5 0 " "Info: Pin \"LEDG5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EDA实验/FPGA1/lamp_lsl.fit.smsg " "Info: Generated suppressed messages file D:/EDA实验/FPGA1/lamp_lsl.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Info: Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 14:37:57 2019 " "Info: Processing ended: Fri May 31 14:37:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 14:37:59 2019 " "Info: Processing started: Fri May 31 14:37:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lamp_lsl -c lamp_lsl " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lamp_lsl -c lamp_lsl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 14:38:01 2019 " "Info: Processing ended: Fri May 31 14:38:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 14:38:03 2019 " "Info: Processing started: Fri May 31 14:38:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lamp_lsl -c lamp_lsl --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lamp_lsl -c lamp_lsl --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "C_STATE.S00~latch " "Warning: Node \"C_STATE.S00~latch\" is a latch" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "C_STATE.G00~latch " "Warning: Node \"C_STATE.G00~latch\" is a latch" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "C_STATE.R00~latch " "Warning: Node \"C_STATE.R00~latch\" is a latch" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|clk_data " "Info: Detected ripple clock \"Timer_lsl:U1\|clk_data\" as buffer" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|clk_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Timer_lsl:U1\|count\[0\] register Timer_lsl:U1\|count\[19\] 295.42 MHz 3.385 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 295.42 MHz between source register \"Timer_lsl:U1\|count\[0\]\" and destination register \"Timer_lsl:U1\|count\[19\]\" (period= 3.385 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.164 ns + Longest register register " "Info: + Longest register to register delay is 3.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Timer_lsl:U1\|count\[0\] 1 REG LCFF_X16_Y12_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y12_N1; Fanout = 3; REG Node = 'Timer_lsl:U1\|count\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|count[0] } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.393 ns) 0.703 ns Timer_lsl:U1\|Add0~1 2 COMB LCCOMB_X16_Y12_N8 2 " "Info: 2: + IC(0.310 ns) + CELL(0.393 ns) = 0.703 ns; Loc. = LCCOMB_X16_Y12_N8; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { Timer_lsl:U1|count[0] Timer_lsl:U1|Add0~1 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.774 ns Timer_lsl:U1\|Add0~3 3 COMB LCCOMB_X16_Y12_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.774 ns; Loc. = LCCOMB_X16_Y12_N10; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~1 Timer_lsl:U1|Add0~3 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.845 ns Timer_lsl:U1\|Add0~5 4 COMB LCCOMB_X16_Y12_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.845 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~3 Timer_lsl:U1|Add0~5 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.004 ns Timer_lsl:U1\|Add0~7 5 COMB LCCOMB_X16_Y12_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.004 ns; Loc. = LCCOMB_X16_Y12_N14; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Timer_lsl:U1|Add0~5 Timer_lsl:U1|Add0~7 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.075 ns Timer_lsl:U1\|Add0~9 6 COMB LCCOMB_X16_Y12_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.075 ns; Loc. = LCCOMB_X16_Y12_N16; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~7 Timer_lsl:U1|Add0~9 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.146 ns Timer_lsl:U1\|Add0~11 7 COMB LCCOMB_X16_Y12_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.146 ns; Loc. = LCCOMB_X16_Y12_N18; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~11'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~9 Timer_lsl:U1|Add0~11 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.217 ns Timer_lsl:U1\|Add0~13 8 COMB LCCOMB_X16_Y12_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.217 ns; Loc. = LCCOMB_X16_Y12_N20; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~11 Timer_lsl:U1|Add0~13 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.288 ns Timer_lsl:U1\|Add0~15 9 COMB LCCOMB_X16_Y12_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.288 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~13 Timer_lsl:U1|Add0~15 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.359 ns Timer_lsl:U1\|Add0~17 10 COMB LCCOMB_X16_Y12_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.359 ns; Loc. = LCCOMB_X16_Y12_N24; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~15 Timer_lsl:U1|Add0~17 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.430 ns Timer_lsl:U1\|Add0~19 11 COMB LCCOMB_X16_Y12_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.430 ns; Loc. = LCCOMB_X16_Y12_N26; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~17 Timer_lsl:U1|Add0~19 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.501 ns Timer_lsl:U1\|Add0~21 12 COMB LCCOMB_X16_Y12_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.501 ns; Loc. = LCCOMB_X16_Y12_N28; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~19 Timer_lsl:U1|Add0~21 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.647 ns Timer_lsl:U1\|Add0~23 13 COMB LCCOMB_X16_Y12_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.647 ns; Loc. = LCCOMB_X16_Y12_N30; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Timer_lsl:U1|Add0~21 Timer_lsl:U1|Add0~23 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Timer_lsl:U1\|Add0~25 14 COMB LCCOMB_X16_Y11_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X16_Y11_N0; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~23 Timer_lsl:U1|Add0~25 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Timer_lsl:U1\|Add0~27 15 COMB LCCOMB_X16_Y11_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X16_Y11_N2; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~27'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~25 Timer_lsl:U1|Add0~27 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Timer_lsl:U1\|Add0~29 16 COMB LCCOMB_X16_Y11_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X16_Y11_N4; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~29'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~27 Timer_lsl:U1|Add0~29 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Timer_lsl:U1\|Add0~31 17 COMB LCCOMB_X16_Y11_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X16_Y11_N6; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~29 Timer_lsl:U1|Add0~31 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.002 ns Timer_lsl:U1\|Add0~33 18 COMB LCCOMB_X16_Y11_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.002 ns; Loc. = LCCOMB_X16_Y11_N8; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~31 Timer_lsl:U1|Add0~33 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.073 ns Timer_lsl:U1\|Add0~35 19 COMB LCCOMB_X16_Y11_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.073 ns; Loc. = LCCOMB_X16_Y11_N10; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~33 Timer_lsl:U1|Add0~35 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.144 ns Timer_lsl:U1\|Add0~37 20 COMB LCCOMB_X16_Y11_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.144 ns; Loc. = LCCOMB_X16_Y11_N12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~35 Timer_lsl:U1|Add0~37 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.554 ns Timer_lsl:U1\|Add0~38 21 COMB LCCOMB_X16_Y11_N14 1 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 2.554 ns; Loc. = LCCOMB_X16_Y11_N14; Fanout = 1; COMB Node = 'Timer_lsl:U1\|Add0~38'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Timer_lsl:U1|Add0~37 Timer_lsl:U1|Add0~38 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.080 ns Timer_lsl:U1\|count~7 22 COMB LCCOMB_X16_Y11_N30 1 " "Info: 22: + IC(0.251 ns) + CELL(0.275 ns) = 3.080 ns; Loc. = LCCOMB_X16_Y11_N30; Fanout = 1; COMB Node = 'Timer_lsl:U1\|count~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { Timer_lsl:U1|Add0~38 Timer_lsl:U1|count~7 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.164 ns Timer_lsl:U1\|count\[19\] 23 REG LCFF_X16_Y11_N31 3 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 3.164 ns; Loc. = LCFF_X16_Y11_N31; Fanout = 3; REG Node = 'Timer_lsl:U1\|count\[19\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Timer_lsl:U1|count~7 Timer_lsl:U1|count[19] } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.603 ns ( 82.27 % ) " "Info: Total cell delay = 2.603 ns ( 82.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.561 ns ( 17.73 % ) " "Info: Total interconnect delay = 0.561 ns ( 17.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { Timer_lsl:U1|count[0] Timer_lsl:U1|Add0~1 Timer_lsl:U1|Add0~3 Timer_lsl:U1|Add0~5 Timer_lsl:U1|Add0~7 Timer_lsl:U1|Add0~9 Timer_lsl:U1|Add0~11 Timer_lsl:U1|Add0~13 Timer_lsl:U1|Add0~15 Timer_lsl:U1|Add0~17 Timer_lsl:U1|Add0~19 Timer_lsl:U1|Add0~21 Timer_lsl:U1|Add0~23 Timer_lsl:U1|Add0~25 Timer_lsl:U1|Add0~27 Timer_lsl:U1|Add0~29 Timer_lsl:U1|Add0~31 Timer_lsl:U1|Add0~33 Timer_lsl:U1|Add0~35 Timer_lsl:U1|Add0~37 Timer_lsl:U1|Add0~38 Timer_lsl:U1|count~7 Timer_lsl:U1|count[19] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { Timer_lsl:U1|count[0] {} Timer_lsl:U1|Add0~1 {} Timer_lsl:U1|Add0~3 {} Timer_lsl:U1|Add0~5 {} Timer_lsl:U1|Add0~7 {} Timer_lsl:U1|Add0~9 {} Timer_lsl:U1|Add0~11 {} Timer_lsl:U1|Add0~13 {} Timer_lsl:U1|Add0~15 {} Timer_lsl:U1|Add0~17 {} Timer_lsl:U1|Add0~19 {} Timer_lsl:U1|Add0~21 {} Timer_lsl:U1|Add0~23 {} Timer_lsl:U1|Add0~25 {} Timer_lsl:U1|Add0~27 {} Timer_lsl:U1|Add0~29 {} Timer_lsl:U1|Add0~31 {} Timer_lsl:U1|Add0~33 {} Timer_lsl:U1|Add0~35 {} Timer_lsl:U1|Add0~37 {} Timer_lsl:U1|Add0~38 {} Timer_lsl:U1|count~7 {} Timer_lsl:U1|count[19] {} } { 0.000ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.651 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.651 ns Timer_lsl:U1\|count\[19\] 3 REG LCFF_X16_Y11_N31 3 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X16_Y11_N31; Fanout = 3; REG Node = 'Timer_lsl:U1\|count\[19\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CLK~clkctrl Timer_lsl:U1|count[19] } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.94 % ) " "Info: Total cell delay = 1.536 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLK CLK~clkctrl Timer_lsl:U1|count[19] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|count[19] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.658 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns Timer_lsl:U1\|count\[0\] 3 REG LCFF_X16_Y12_N1 3 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X16_Y12_N1; Fanout = 3; REG Node = 'Timer_lsl:U1\|count\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { CLK~clkctrl Timer_lsl:U1|count[0] } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLK CLK~clkctrl Timer_lsl:U1|count[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLK CLK~clkctrl Timer_lsl:U1|count[19] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|count[19] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLK CLK~clkctrl Timer_lsl:U1|count[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { Timer_lsl:U1|count[0] Timer_lsl:U1|Add0~1 Timer_lsl:U1|Add0~3 Timer_lsl:U1|Add0~5 Timer_lsl:U1|Add0~7 Timer_lsl:U1|Add0~9 Timer_lsl:U1|Add0~11 Timer_lsl:U1|Add0~13 Timer_lsl:U1|Add0~15 Timer_lsl:U1|Add0~17 Timer_lsl:U1|Add0~19 Timer_lsl:U1|Add0~21 Timer_lsl:U1|Add0~23 Timer_lsl:U1|Add0~25 Timer_lsl:U1|Add0~27 Timer_lsl:U1|Add0~29 Timer_lsl:U1|Add0~31 Timer_lsl:U1|Add0~33 Timer_lsl:U1|Add0~35 Timer_lsl:U1|Add0~37 Timer_lsl:U1|Add0~38 Timer_lsl:U1|count~7 Timer_lsl:U1|count[19] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { Timer_lsl:U1|count[0] {} Timer_lsl:U1|Add0~1 {} Timer_lsl:U1|Add0~3 {} Timer_lsl:U1|Add0~5 {} Timer_lsl:U1|Add0~7 {} Timer_lsl:U1|Add0~9 {} Timer_lsl:U1|Add0~11 {} Timer_lsl:U1|Add0~13 {} Timer_lsl:U1|Add0~15 {} Timer_lsl:U1|Add0~17 {} Timer_lsl:U1|Add0~19 {} Timer_lsl:U1|Add0~21 {} Timer_lsl:U1|Add0~23 {} Timer_lsl:U1|Add0~25 {} Timer_lsl:U1|Add0~27 {} Timer_lsl:U1|Add0~29 {} Timer_lsl:U1|Add0~31 {} Timer_lsl:U1|Add0~33 {} Timer_lsl:U1|Add0~35 {} Timer_lsl:U1|Add0~37 {} Timer_lsl:U1|Add0~38 {} Timer_lsl:U1|count~7 {} Timer_lsl:U1|count[19] {} } { 0.000ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLK CLK~clkctrl Timer_lsl:U1|count[19] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|count[19] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLK CLK~clkctrl Timer_lsl:U1|count[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "C_STATE.S0 RSTG CLK -2.040 ns register " "Info: tsu for register \"C_STATE.S0\" (data pin = \"RSTG\", clock pin = \"CLK\") is -2.040 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.540 ns + Longest pin register " "Info: + Longest pin to register delay is 4.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RSTG 1 PIN PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; PIN Node = 'RSTG'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RSTG } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.420 ns) 2.916 ns C_STATE.S00~3 2 COMB LCCOMB_X62_Y10_N30 3 " "Info: 2: + IC(1.497 ns) + CELL(0.420 ns) = 2.916 ns; Loc. = LCCOMB_X62_Y10_N30; Fanout = 3; COMB Node = 'C_STATE.S00~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { RSTG C_STATE.S00~3 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.398 ns) 3.747 ns C_STATE.S00~head_lut 3 COMB LCCOMB_X62_Y10_N24 1 " "Info: 3: + IC(0.433 ns) + CELL(0.398 ns) = 3.747 ns; Loc. = LCCOMB_X62_Y10_N24; Fanout = 1; COMB Node = 'C_STATE.S00~head_lut'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { C_STATE.S00~3 C_STATE.S00~head_lut } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 4.456 ns WideOr0~0 4 COMB LCCOMB_X62_Y10_N16 1 " "Info: 4: + IC(0.271 ns) + CELL(0.438 ns) = 4.456 ns; Loc. = LCCOMB_X62_Y10_N16; Fanout = 1; COMB Node = 'WideOr0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { C_STATE.S00~head_lut WideOr0~0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.540 ns C_STATE.S0 5 REG LCFF_X62_Y10_N17 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.540 ns; Loc. = LCFF_X62_Y10_N17; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { WideOr0~0 C_STATE.S0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.339 ns ( 51.52 % ) " "Info: Total cell delay = 2.339 ns ( 51.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.201 ns ( 48.48 % ) " "Info: Total interconnect delay = 2.201 ns ( 48.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.540 ns" { RSTG C_STATE.S00~3 C_STATE.S00~head_lut WideOr0~0 C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.540 ns" { RSTG {} RSTG~combout {} C_STATE.S00~3 {} C_STATE.S00~head_lut {} WideOr0~0 {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.497ns 0.433ns 0.271ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.398ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.544 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 6.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.787 ns) 3.130 ns Timer_lsl:U1\|clk_data 2 REG LCFF_X17_Y12_N11 2 " "Info: 2: + IC(1.344 ns) + CELL(0.787 ns) = 3.130 ns; Loc. = LCFF_X17_Y12_N11; Fanout = 2; REG Node = 'Timer_lsl:U1\|clk_data'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { CLK Timer_lsl:U1|clk_data } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 5.009 ns Timer_lsl:U1\|clk_data~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(1.879 ns) + CELL(0.000 ns) = 5.009 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'Timer_lsl:U1\|clk_data~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 6.544 ns C_STATE.S0 4 REG LCFF_X62_Y10_N17 3 " "Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 6.544 ns; Loc. = LCFF_X62_Y10_N17; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { Timer_lsl:U1|clk_data~clkctrl C_STATE.S0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.50 % ) " "Info: Total cell delay = 2.323 ns ( 35.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.221 ns ( 64.50 % ) " "Info: Total interconnect delay = 4.221 ns ( 64.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.544 ns" { CLK Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.544 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} Timer_lsl:U1|clk_data~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.344ns 1.879ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.540 ns" { RSTG C_STATE.S00~3 C_STATE.S00~head_lut WideOr0~0 C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.540 ns" { RSTG {} RSTG~combout {} C_STATE.S00~3 {} C_STATE.S00~head_lut {} WideOr0~0 {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.497ns 0.433ns 0.271ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.398ns 0.438ns 0.084ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.544 ns" { CLK Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.544 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} Timer_lsl:U1|clk_data~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.344ns 1.879ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LED3 C_STATE.R00~_emulated 12.509 ns register " "Info: tco from clock \"CLK\" to destination pin \"LED3\" through register \"C_STATE.R00~_emulated\" is 12.509 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.545 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.787 ns) 3.130 ns Timer_lsl:U1\|clk_data 2 REG LCFF_X17_Y12_N11 2 " "Info: 2: + IC(1.344 ns) + CELL(0.787 ns) = 3.130 ns; Loc. = LCFF_X17_Y12_N11; Fanout = 2; REG Node = 'Timer_lsl:U1\|clk_data'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { CLK Timer_lsl:U1|clk_data } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 5.009 ns Timer_lsl:U1\|clk_data~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(1.879 ns) + CELL(0.000 ns) = 5.009 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'Timer_lsl:U1\|clk_data~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 6.545 ns C_STATE.R00~_emulated 4 REG LCFF_X63_Y10_N5 1 " "Info: 4: + IC(0.999 ns) + CELL(0.537 ns) = 6.545 ns; Loc. = LCFF_X63_Y10_N5; Fanout = 1; REG Node = 'C_STATE.R00~_emulated'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { Timer_lsl:U1|clk_data~clkctrl C_STATE.R00~_emulated } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.49 % ) " "Info: Total cell delay = 2.323 ns ( 35.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.222 ns ( 64.51 % ) " "Info: Total interconnect delay = 4.222 ns ( 64.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.545 ns" { CLK Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl C_STATE.R00~_emulated } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.545 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} Timer_lsl:U1|clk_data~clkctrl {} C_STATE.R00~_emulated {} } { 0.000ns 0.000ns 1.344ns 1.879ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.714 ns + Longest register pin " "Info: + Longest register to pin delay is 5.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_STATE.R00~_emulated 1 REG LCFF_X63_Y10_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y10_N5; Fanout = 1; REG Node = 'C_STATE.R00~_emulated'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_STATE.R00~_emulated } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns C_STATE.R00~head_lut 2 COMB LCCOMB_X63_Y10_N4 6 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X63_Y10_N4; Fanout = 6; COMB Node = 'C_STATE.R00~head_lut'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { C_STATE.R00~_emulated C_STATE.R00~head_lut } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.420 ns) 1.447 ns LED3~0 3 COMB LCCOMB_X62_Y10_N28 1 " "Info: 3: + IC(0.704 ns) + CELL(0.420 ns) = 1.447 ns; Loc. = LCCOMB_X62_Y10_N28; Fanout = 1; COMB Node = 'LED3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { C_STATE.R00~head_lut LED3~0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(2.788 ns) 5.714 ns LED3 4 PIN PIN_AC22 0 " "Info: 4: + IC(1.479 ns) + CELL(2.788 ns) = 5.714 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'LED3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.267 ns" { LED3~0 LED3 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.531 ns ( 61.80 % ) " "Info: Total cell delay = 3.531 ns ( 61.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.183 ns ( 38.20 % ) " "Info: Total interconnect delay = 2.183 ns ( 38.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { C_STATE.R00~_emulated C_STATE.R00~head_lut LED3~0 LED3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { C_STATE.R00~_emulated {} C_STATE.R00~head_lut {} LED3~0 {} LED3 {} } { 0.000ns 0.000ns 0.704ns 1.479ns } { 0.000ns 0.323ns 0.420ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.545 ns" { CLK Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl C_STATE.R00~_emulated } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.545 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} Timer_lsl:U1|clk_data~clkctrl {} C_STATE.R00~_emulated {} } { 0.000ns 0.000ns 1.344ns 1.879ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { C_STATE.R00~_emulated C_STATE.R00~head_lut LED3~0 LED3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { C_STATE.R00~_emulated {} C_STATE.R00~head_lut {} LED3~0 {} LED3 {} } { 0.000ns 0.000ns 0.704ns 1.479ns } { 0.000ns 0.323ns 0.420ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RSTG LED3 8.506 ns Longest " "Info: Longest tpd from source pin \"RSTG\" to destination pin \"LED3\" is 8.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RSTG 1 PIN PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; PIN Node = 'RSTG'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RSTG } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.419 ns) 3.115 ns C_STATE.R00~head_lut 2 COMB LCCOMB_X63_Y10_N4 6 " "Info: 2: + IC(1.697 ns) + CELL(0.419 ns) = 3.115 ns; Loc. = LCCOMB_X63_Y10_N4; Fanout = 6; COMB Node = 'C_STATE.R00~head_lut'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { RSTG C_STATE.R00~head_lut } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.420 ns) 4.239 ns LED3~0 3 COMB LCCOMB_X62_Y10_N28 1 " "Info: 3: + IC(0.704 ns) + CELL(0.420 ns) = 4.239 ns; Loc. = LCCOMB_X62_Y10_N28; Fanout = 1; COMB Node = 'LED3~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { C_STATE.R00~head_lut LED3~0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(2.788 ns) 8.506 ns LED3 4 PIN PIN_AC22 0 " "Info: 4: + IC(1.479 ns) + CELL(2.788 ns) = 8.506 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'LED3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.267 ns" { LED3~0 LED3 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.626 ns ( 54.39 % ) " "Info: Total cell delay = 4.626 ns ( 54.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.880 ns ( 45.61 % ) " "Info: Total interconnect delay = 3.880 ns ( 45.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.506 ns" { RSTG C_STATE.R00~head_lut LED3~0 LED3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.506 ns" { RSTG {} RSTG~combout {} C_STATE.R00~head_lut {} LED3~0 {} LED3 {} } { 0.000ns 0.000ns 1.697ns 0.704ns 1.479ns } { 0.000ns 0.999ns 0.419ns 0.420ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "C_STATE.S0 RSTR CLK 3.124 ns register " "Info: th for register \"C_STATE.S0\" (data pin = \"RSTR\", clock pin = \"CLK\") is 3.124 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.544 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.787 ns) 3.130 ns Timer_lsl:U1\|clk_data 2 REG LCFF_X17_Y12_N11 2 " "Info: 2: + IC(1.344 ns) + CELL(0.787 ns) = 3.130 ns; Loc. = LCFF_X17_Y12_N11; Fanout = 2; REG Node = 'Timer_lsl:U1\|clk_data'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { CLK Timer_lsl:U1|clk_data } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 5.009 ns Timer_lsl:U1\|clk_data~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(1.879 ns) + CELL(0.000 ns) = 5.009 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'Timer_lsl:U1\|clk_data~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 6.544 ns C_STATE.S0 4 REG LCFF_X62_Y10_N17 3 " "Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 6.544 ns; Loc. = LCFF_X62_Y10_N17; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { Timer_lsl:U1|clk_data~clkctrl C_STATE.S0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.50 % ) " "Info: Total cell delay = 2.323 ns ( 35.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.221 ns ( 64.50 % ) " "Info: Total interconnect delay = 4.221 ns ( 64.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.544 ns" { CLK Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.544 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} Timer_lsl:U1|clk_data~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.344ns 1.879ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.686 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RSTR 1 PIN PIN_N26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 9; PIN Node = 'RSTR'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RSTR } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.438 ns) 3.019 ns C_STATE.R00~head_lut 2 COMB LCCOMB_X63_Y10_N4 6 " "Info: 2: + IC(1.582 ns) + CELL(0.438 ns) = 3.019 ns; Loc. = LCCOMB_X63_Y10_N4; Fanout = 6; COMB Node = 'C_STATE.R00~head_lut'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { RSTR C_STATE.R00~head_lut } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.149 ns) 3.602 ns WideOr0~0 3 COMB LCCOMB_X62_Y10_N16 1 " "Info: 3: + IC(0.434 ns) + CELL(0.149 ns) = 3.602 ns; Loc. = LCCOMB_X62_Y10_N16; Fanout = 1; COMB Node = 'WideOr0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { C_STATE.R00~head_lut WideOr0~0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.686 ns C_STATE.S0 4 REG LCFF_X62_Y10_N17 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.686 ns; Loc. = LCFF_X62_Y10_N17; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { WideOr0~0 C_STATE.S0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 45.31 % ) " "Info: Total cell delay = 1.670 ns ( 45.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.016 ns ( 54.69 % ) " "Info: Total interconnect delay = 2.016 ns ( 54.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.686 ns" { RSTR C_STATE.R00~head_lut WideOr0~0 C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.686 ns" { RSTR {} RSTR~combout {} C_STATE.R00~head_lut {} WideOr0~0 {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.582ns 0.434ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.544 ns" { CLK Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.544 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} Timer_lsl:U1|clk_data~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.344ns 1.879ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.686 ns" { RSTR C_STATE.R00~head_lut WideOr0~0 C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.686 ns" { RSTR {} RSTR~combout {} C_STATE.R00~head_lut {} WideOr0~0 {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.582ns 0.434ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 14:38:03 2019 " "Info: Processing ended: Fri May 31 14:38:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Info: Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
