
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001041                       # Number of seconds simulated
sim_ticks                                  1041491694                       # Number of ticks simulated
final_tick                               398769842949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188762                       # Simulator instruction rate (inst/s)
host_op_rate                                   239645                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32671                       # Simulator tick rate (ticks/s)
host_mem_usage                               67373512                       # Number of bytes of host memory used
host_seconds                                 31878.42                       # Real time elapsed on the host
sim_insts                                  6017430761                       # Number of instructions simulated
sim_ops                                    7639515986                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        60416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        10368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        37504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        58880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::total               222976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       115328                       # Number of bytes written to this memory
system.physmem.bytes_written::total            115328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          472                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           81                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          293                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          460                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1742                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             901                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  901                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     58009104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9954952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1720609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     36009889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     56534296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12535866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               214092922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1720609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20032805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         110733480                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              110733480                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         110733480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     58009104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9954952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1720609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     36009889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     56534296                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12535866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              324826402                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224665                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187032                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21949                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84744                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79942                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23722                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          986                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1946023                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1231685                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224665                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103664                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               255889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61855                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         85381                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          346                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           122257                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20908                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2327379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.650904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.027317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2071490     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15520      0.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19584      0.84%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31293      1.34%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12686      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16908      0.73%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19491      0.84%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9152      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131255      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2327379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089953                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.493151                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1935110                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98025                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254640                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39485                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1504599                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1271                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39485                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1937492                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5314                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        87005                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252349                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5729                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1494754                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2088590                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6946431                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6946431                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          369738                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20898                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          756                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15950                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1388663                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1822                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       411394                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2327379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596664                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.319861                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1740217     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266656     11.46%     86.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110153      4.73%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61405      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82911      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25945      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25608      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13403      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1081      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2327379                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9743     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1346     10.91%     89.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1253     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1169905     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18835      1.36%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127840      9.21%     94.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71913      5.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1388663                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556003                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12342                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5118869                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1653121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350587                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401005                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          954                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39485                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4040                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          478                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1458197                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141355                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72281                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24995                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363329                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25334                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197145                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192388                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71873                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545859                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1350620                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350587                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809020                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2172924                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540758                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372319                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       226085                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21924                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2287894                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538532                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.357515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1765814     77.18%     77.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265068     11.59%     88.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95916      4.19%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47563      2.08%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43817      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18491      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18162      0.79%     98.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8683      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24380      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2287894                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24380                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3721691                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955882                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 170204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.497571                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.497571                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400389                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400389                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6131262                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1889326                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1389976                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          174663                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       142598                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        18559                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        70486                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           66028                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           17319                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          811                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1686380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1032031                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             174663                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        83347                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               211782                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          58432                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        117321                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           105532                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        18584                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2054688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.970229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1842906     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11235      0.55%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           17747      0.86%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           26786      1.30%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           11043      0.54%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           13018      0.63%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           13725      0.67%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9584      0.47%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          108644      5.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2054688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.069933                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.413212                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1664678                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       139662                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           210211                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1234                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38902                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        28182                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1251241                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38902                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1669010                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          57972                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        68724                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           207213                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12864                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1248019                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          620                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2364                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6573                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          958                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1708784                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5815832                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5815832                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1402314                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          306464                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          271                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          144                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            38093                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       126855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        69420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3376                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        13368                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1243304                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1157682                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2037                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       193492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       453879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2054688                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.563434                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.250220                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1561414     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       199984      9.73%     85.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       110747      5.39%     91.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        72721      3.54%     94.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        66109      3.22%     97.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        20546      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        14614      0.71%     99.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5233      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3320      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2054688                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            330     11.92%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1143     41.28%     53.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1296     46.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       953318     82.35%     82.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        21341      1.84%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          127      0.01%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       114943      9.93%     94.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        67953      5.87%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1157682                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.463521                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2769                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002392                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4374858                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1437133                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1136073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1160451                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5415                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27599                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         4450                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          892                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38902                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          45729                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1565                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1243576                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       126855                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        69420                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          144                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         9900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        21511                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1140596                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       108717                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17086                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              176532                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          154639                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             67815                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.456680                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1136199                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1136073                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           673482                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1707573                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.454869                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.394409                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       840127                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1024483                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       220031                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        18874                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2015786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.508230                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355832                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1600552     79.40%     79.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       197706      9.81%     89.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        81940      4.06%     93.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        42218      2.09%     95.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        31331      1.55%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        17954      0.89%     97.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        11101      0.55%     98.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9329      0.46%     98.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        23655      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2015786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       840127                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1024483                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                164226                       # Number of memory references committed
system.switch_cpus1.commit.loads                99256                       # Number of loads committed
system.switch_cpus1.commit.membars                128                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            142217                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           926281                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        19983                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        23655                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3236645                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2527938                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 442895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             840127                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1024483                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       840127                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.972864                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.972864                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336376                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336376                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5176534                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1554061                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1184646                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           256                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          203287                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       166214                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21636                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        81440                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           77513                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20509                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          967                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1951748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1137286                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             203287                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        98022                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               235841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          59711                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         52931                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           120968                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21509                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2278352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2042511     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10950      0.48%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16902      0.74%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           23034      1.01%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           24156      1.06%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           20555      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           10762      0.47%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           17361      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          112121      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2278352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081393                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.455355                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1931963                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        73159                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           235270                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          356                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37600                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33376                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1393140                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37600                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1937586                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          15193                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        45437                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           230007                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12525                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1392022                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1777                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5420                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1944047                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6469672                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6469672                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1656146                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          287866                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            39203                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       130784                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        69740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          837                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        32315                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1389522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1310913                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          292                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       169145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       409408                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2278352                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.259378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1711451     75.12%     75.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       242651     10.65%     85.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       121003      5.31%     91.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        82282      3.61%     94.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        65219      2.86%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27483      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17986      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9013      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1264      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2278352                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            278     11.89%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           866     37.04%     48.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1194     51.07%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1103370     84.17%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        19441      1.48%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       118478      9.04%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        69461      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1310913                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.524873                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2338                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001783                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4902806                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1559018                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1289122                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1313251                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2801                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        23174                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1294                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37600                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          12586                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1389865                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       130784                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        69740                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           983                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24505                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1291235                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       111581                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19676                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              181026                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          183196                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             69445                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.516994                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1289188                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1289122                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           741056                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1995546                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.516148                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371355                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       965240                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1187727                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       202121                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21683                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2240752                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.530057                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.357571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1742490     77.76%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       252399     11.26%     89.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        90127      4.02%     93.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        43130      1.92%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        43423      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21545      0.96%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        14260      0.64%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8317      0.37%     98.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        25061      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2240752                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       965240                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1187727                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                176056                       # Number of memory references committed
system.switch_cpus2.commit.loads               107610                       # Number of loads committed
system.switch_cpus2.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            171249                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1070155                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24462                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        25061                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3605526                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2817320                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 219231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             965240                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1187727                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       965240                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.587525                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.587525                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.386470                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.386470                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5808084                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1798111                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1291411                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          184413                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       166144                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        11513                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        69309                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           63792                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10034                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          533                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1940812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1158886                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             184413                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        73826                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               228317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          36609                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        138105                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           113180                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        11380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2332072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.583813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.905864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2103755     90.21%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            8008      0.34%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16513      0.71%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            6770      0.29%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           37351      1.60%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           33561      1.44%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6152      0.26%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           13666      0.59%     95.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          106296      4.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2332072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073837                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464003                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1927913                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       151420                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           227327                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          775                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         24631                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        16201                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1358335                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1259                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         24631                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1930674                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         130213                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        13764                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           225465                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7319                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1356370                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2856                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         2803                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1599479                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6383802                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6383802                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1379153                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          220305                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            20120                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       317546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       159338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1483                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         7737                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1351376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1286803                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          964                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       127296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       311908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2332072                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.551785                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.346990                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1873170     80.32%     80.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       138243      5.93%     86.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       113145      4.85%     91.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        48727      2.09%     93.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        61766      2.65%     95.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        59037      2.53%     98.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        33631      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2770      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1583      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2332072                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3253     11.24%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         24932     86.16%     97.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          752      2.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       809640     62.92%     62.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11193      0.87%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           76      0.01%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       307207     23.87%     87.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       158687     12.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1286803                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515219                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              28937                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022488                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4935578                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1478883                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1273612                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1315740                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2248                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        16010                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1649                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          114                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         24631                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         126070                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1920                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1351536                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       317546                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       159338                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1282                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         5923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        13235                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1276215                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       306041                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        10587                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              464693                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          166629                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            158652                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.510980                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1273737                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1273612                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           689212                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1362270                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.509938                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.505929                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1024928                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1204316                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       147359                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        11525                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2307441                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.521927                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.341654                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1869683     81.03%     81.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       160217      6.94%     87.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        75036      3.25%     91.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        74221      3.22%     94.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        19964      0.87%     95.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        85717      3.71%     99.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6632      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4637      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        11334      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2307441                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1024928                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1204316                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                459216                       # Number of memory references committed
system.switch_cpus3.commit.loads               301532                       # Number of loads committed
system.switch_cpus3.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            158887                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1070992                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        11632                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        11334                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3647782                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2728008                       # The number of ROB writes
system.switch_cpus3.timesIdled                  43739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 165511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1024928                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1204316                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1024928                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.436838                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.436838                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.410368                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.410368                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6304232                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1482928                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1609549                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          175872                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       143631                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        18662                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        71012                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           66472                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           17472                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          820                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1697644                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1040498                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             175872                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        83944                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               213280                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          59030                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        105875                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           106205                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        18695                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2056485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.976868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1843205     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11305      0.55%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           17683      0.86%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           27003      1.31%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           11103      0.54%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           13024      0.63%     93.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           13967      0.68%     94.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9654      0.47%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          109541      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2056485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.070417                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.416602                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1675893                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       128269                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           211657                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1283                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39382                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        28306                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          306                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1261136                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39382                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1680361                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          44340                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        70043                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           208562                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        13794                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1258012                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          821                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2447                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6775                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         1445                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1722376                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5863195                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5863195                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1412300                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          310069                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          275                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            38996                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       127662                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        70022                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3426                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        13423                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1253229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          274                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1167056                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2042                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       195733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       456746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2056485                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.567500                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.253650                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1558950     75.81%     75.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       201851      9.82%     85.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       111974      5.44%     91.07% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        73074      3.55%     94.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        66544      3.24%     97.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        20636      1.00%     98.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        14843      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5283      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3330      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2056485                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            346     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1128     40.81%     53.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1290     46.67%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       961206     82.36%     82.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        21494      1.84%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          128      0.01%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       115693      9.91%     94.13% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        68535      5.87%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1167056                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.467274                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2764                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002368                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4395403                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1449302                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1145237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1169820                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         5521                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27769                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         4633                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          891                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39382                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          33730                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1499                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1253503                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       127662                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        70022                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          146                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           846                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         9985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        11647                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        21632                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1149718                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       109403                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        17338                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              177813                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          155737                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             68410                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.460332                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1145365                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1145237                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           678876                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1722377                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.458538                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.394151                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       845929                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1031633                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       222866                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        18989                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2017103                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.511443                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.359031                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1598726     79.26%     79.26% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       199147      9.87%     89.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        82871      4.11%     93.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        42415      2.10%     95.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        31511      1.56%     96.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        18104      0.90%     97.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        11198      0.56%     98.36% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9301      0.46%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        23830      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2017103                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       845929                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1031633                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                165279                       # Number of memory references committed
system.switch_cpus4.commit.loads                99891                       # Number of loads committed
system.switch_cpus4.commit.membars                128                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            143254                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           932714                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        20128                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        23830                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3247772                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2548394                       # The number of ROB writes
system.switch_cpus4.timesIdled                  30375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 441098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             845929                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1031633                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       845929                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.952474                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.952474                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.338699                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.338699                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5218302                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1566607                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1194280                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           256                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          224708                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       187069                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21952                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        84761                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           79959                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           23726                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          986                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1946245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1231871                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             224708                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       103685                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               255932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          61865                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         85081                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles          346                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines           122272                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2327351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.651012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.027459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2071419     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           15523      0.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19588      0.84%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31299      1.34%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12692      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           16910      0.73%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           19494      0.84%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9152      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          131274      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2327351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089970                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.493225                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1935332                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        97725                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           254683                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39492                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34053                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1504832                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1271                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39492                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1937714                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           5314                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        86705                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           252392                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         5729                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1494987                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           669                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2088922                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6947493                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6947493                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1719078                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          369815                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            20898                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       141380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        72287                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          756                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15950                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1458060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1388860                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1824                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       194938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       411446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2327351                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.596756                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.319947                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1740110     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       266690     11.46%     86.23% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       110168      4.73%     90.96% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        61410      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        82926      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        25950      1.12%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        25611      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        13404      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1082      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2327351                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           9745     78.95%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1346     10.90%     89.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1253     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1170077     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18835      1.36%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       127859      9.21%     94.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        71919      5.18%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1388860                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.556082                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              12344                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5119238                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1653374                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1350774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1401204                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          954                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        29653                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39492                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4039                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          478                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1458418                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       141380                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        72287                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24998                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1363519                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       125291                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        25340                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              197170                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          192421                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             71879                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.545935                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1350807                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1350774                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           809135                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2173214                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.540832                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372322                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1000143                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1232275                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       226127                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21927                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2287859                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.538615                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.357600                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1765706     77.18%     77.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       265105     11.59%     88.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        95929      4.19%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        47569      2.08%     95.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        43828      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        18491      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        18163      0.79%     98.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8684      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24384      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2287859                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1000143                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1232275                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                182637                       # Number of memory references committed
system.switch_cpus5.commit.loads               111724                       # Number of loads committed
system.switch_cpus5.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            178678                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1109344                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25422                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24384                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3721864                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2956322                       # The number of ROB writes
system.switch_cpus5.timesIdled                  30971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 170232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1000143                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1232275                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1000143                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.497226                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.497226                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400444                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400444                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6132107                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1889602                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1390178                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          225215                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       187423                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21849                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        85020                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           80045                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           23750                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          977                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1946093                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1234549                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             225215                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       103795                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               256555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          61717                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         86184                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          286                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines           122221                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        20773                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2328820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.652135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.029033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2072265     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           15597      0.67%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           19617      0.84%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           31384      1.35%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12699      0.55%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           16977      0.73%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           19532      0.84%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9142      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          131607      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2328820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090173                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.494297                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1935186                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        98788                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           255273                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          121                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39446                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34206                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1508172                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39446                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1937604                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           5294                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        87732                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           252952                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5787                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1498104                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           679                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4078                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2092653                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6961480                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6961480                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1721754                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          370886                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            21160                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       141737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        72532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          781                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16069                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1460688                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1391316                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1806                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       194986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       412579                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2328820                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.597434                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.320938                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1740938     74.76%     74.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       266662     11.45%     86.21% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       110387      4.74%     90.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        61490      2.64%     93.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        83143      3.57%     97.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        26062      1.12%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        25537      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        13502      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1099      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2328820                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           9723     78.89%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1349     10.95%     89.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1253     10.17%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1172093     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        18844      1.35%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       128059      9.20%     94.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        72150      5.19%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1391316                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.557065                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              12325                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008859                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5125579                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1656050                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1353240                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1403641                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          964                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        29857                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1529                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39446                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4000                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          509                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1461046                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1068                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       141737                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        72532                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           432                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12053                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12779                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24832                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1366031                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       125502                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        25281                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              197610                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          192863                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             72108                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.546941                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1353277                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1353240                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           810516                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2176911                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.541820                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372324                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1001672                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1234146                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       226896                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21823                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2289374                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.539076                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.358247                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1766525     77.16%     77.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       265403     11.59%     88.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96016      4.19%     92.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        47789      2.09%     95.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        43817      1.91%     96.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        18463      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        18199      0.79%     98.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8729      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24433      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2289374                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1001672                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1234146                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                182883                       # Number of memory references committed
system.switch_cpus6.commit.loads               111880                       # Number of loads committed
system.switch_cpus6.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            178952                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1111019                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25458                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24433                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3725970                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2961543                       # The number of ROB writes
system.switch_cpus6.timesIdled                  30874                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 168763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1001672                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1234146                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1001672                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.493414                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.493414                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.401057                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.401057                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6143177                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1892710                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1393206                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          197528                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       161862                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21169                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        81502                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           75568                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           20024                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          938                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1894800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1129392                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             197528                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        95592                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               247181                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          60742                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         89749                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           118402                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21035                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2270900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.608921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2023719     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           25984      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           30650      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           16964      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           19213      0.85%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           10843      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            7566      0.33%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           19529      0.86%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          116432      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2270900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.079088                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.452194                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1879189                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       105913                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           245131                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1835                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38828                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        31995                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1378466                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38828                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1882408                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          14198                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        83131                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           243713                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         8618                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1376897                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          1937                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4194                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1915038                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6409437                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6409437                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1605541                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          309478                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          198                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            25031                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       132124                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        70660                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1693                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1373149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1289489                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1816                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       188918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       438685                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2270900                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.567832                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261151                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1728852     76.13%     76.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       217816      9.59%     85.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       116659      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        80831      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        71235      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        36576      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6         8747      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5912      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         4272      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2270900                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            337     11.39%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1329     44.93%     56.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1292     43.68%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1080031     83.76%     83.76% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20135      1.56%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       119026      9.23%     94.56% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        70141      5.44%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1289489                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.516295                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2958                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002294                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4854649                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1562458                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1266369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1292447                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3311                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        25806                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1893                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           67                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38828                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           9971                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          991                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1373508                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          258                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       132124                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        70660                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          198                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12248                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23910                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1269183                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       111492                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20303                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              181610                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          176536                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             70118                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.508164                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1266440                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1266369                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           754052                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1976704                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.507038                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381469                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       942599                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1156528                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       216969                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        21143                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2232072                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.518141                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.336374                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1759781     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       219135      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        91789      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        54826      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        38131      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        24718      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        13064      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10185      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        20443      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2232072                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       942599                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1156528                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                175085                       # Number of memory references committed
system.switch_cpus7.commit.loads               106318                       # Number of loads committed
system.switch_cpus7.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            165473                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1042748                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        23551                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        20443                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3585126                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2785841                       # The number of ROB writes
system.switch_cpus7.timesIdled                  31024                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 226683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             942599                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1156528                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       942599                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.649677                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.649677                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.377404                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.377404                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5723986                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1760091                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1284396                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           316                       # number of misc regfile writes
system.l20.replacements                            84                       # number of replacements
system.l20.tagsinuse                      4094.870653                       # Cycle average of tags in use
system.l20.total_refs                          180653                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l20.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          135.870653                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    17.216045                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.569559                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3912.214396                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004203                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.007219                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955130                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999724                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          285                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          288                       # number of demand (read+write) hits
system.l20.demand_hits::total                     290                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          288                       # number of overall hits
system.l20.overall_hits::total                    290                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           57                       # number of ReadReq misses
system.l20.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           57                       # number of demand (read+write) misses
system.l20.demand_misses::total                    84                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           57                       # number of overall misses
system.l20.overall_misses::total                   84                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     47228911                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     31085484                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       78314395                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     47228911                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     31085484                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        78314395                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     47228911                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     31085484                       # number of overall miss cycles
system.l20.overall_miss_latency::total       78314395                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          342                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.165217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.165217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1749218.925926                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 545359.368421                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 932314.226190                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1749218.925926                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 545359.368421                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 932314.226190                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1749218.925926                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 545359.368421                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 932314.226190                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  44                       # number of writebacks
system.l20.writebacks::total                       44                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           57                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           57                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           57                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     45289587                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     26990926                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     72280513                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     45289587                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     26990926                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     72280513                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     45289587                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     26990926                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     72280513                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1677392.111111                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 473525.017544                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 860482.297619                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1677392.111111                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 473525.017544                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 860482.297619                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1677392.111111                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 473525.017544                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 860482.297619                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           488                       # number of replacements
system.l21.tagsinuse                      4091.838426                       # Cycle average of tags in use
system.l21.total_refs                          317597                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4582                       # Sample count of references to valid blocks.
system.l21.avg_refs                         69.314055                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          287.527455                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.469821                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   200.350410                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3591.490740                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.070197                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003044                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.048914                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.876829                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998984                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          465                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    465                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             472                       # number of Writeback hits
system.l21.Writeback_hits::total                  472                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          465                       # number of demand (read+write) hits
system.l21.demand_hits::total                     465                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          465                       # number of overall hits
system.l21.overall_hits::total                    465                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          428                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  441                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           44                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 44                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          472                       # number of demand (read+write) misses
system.l21.demand_misses::total                   485                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          472                       # number of overall misses
system.l21.overall_misses::total                  485                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5747585                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    228585648                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      234333233                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data     22181652                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total     22181652                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5747585                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    250767300                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       256514885                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5747585                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    250767300                       # number of overall miss cycles
system.l21.overall_miss_latency::total      256514885                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          893                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                906                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          472                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              472                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           44                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               44                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          937                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 950                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          937                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                950                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.479283                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.486755                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.503735                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.510526                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.503735                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.510526                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 442121.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 534078.616822                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 531367.875283                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 504128.454545                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 504128.454545                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 442121.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 531286.652542                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 528896.670103                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 442121.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 531286.652542                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 528896.670103                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 285                       # number of writebacks
system.l21.writebacks::total                      285                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          428                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             441                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           44                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            44                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          472                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              485                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          472                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             485                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4808754                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    197689839                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    202498593                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data     19002632                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total     19002632                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4808754                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    216692471                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    221501225                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4808754                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    216692471                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    221501225                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.479283                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.486755                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.503735                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.510526                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.503735                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.510526                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 369904.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 461892.147196                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 459180.482993                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       431878                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       431878                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 369904.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 459094.218220                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 456703.556701                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 369904.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 459094.218220                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 456703.556701                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           108                       # number of replacements
system.l22.tagsinuse                      4094.570071                       # Cycle average of tags in use
system.l22.total_refs                          192885                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l22.avg_refs                         45.881304                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           90.583347                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    26.385963                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    44.563947                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3933.036814                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.022115                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006442                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.010880                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.960214                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999651                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          321                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    322                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              96                       # number of Writeback hits
system.l22.Writeback_hits::total                   96                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          324                       # number of demand (read+write) hits
system.l22.demand_hits::total                     325                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          324                       # number of overall hits
system.l22.overall_hits::total                    325                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           81                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  108                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           81                       # number of demand (read+write) misses
system.l22.demand_misses::total                   108                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           81                       # number of overall misses
system.l22.overall_misses::total                  108                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     31823147                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     36785547                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       68608694                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     31823147                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     36785547                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        68608694                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     31823147                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     36785547                       # number of overall miss cycles
system.l22.overall_miss_latency::total       68608694                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          402                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                430                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           96                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               96                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          405                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 433                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          405                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                433                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.201493                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.251163                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.200000                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.249423                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.200000                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.249423                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1178635.074074                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 454142.555556                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 635265.685185                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1178635.074074                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 454142.555556                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 635265.685185                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1178635.074074                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 454142.555556                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 635265.685185                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  63                       # number of writebacks
system.l22.writebacks::total                       63                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           81                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             108                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           81                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              108                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           81                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             108                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     29884547                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     30969747                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     60854294                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     29884547                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     30969747                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     60854294                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     29884547                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     30969747                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     60854294                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.201493                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.251163                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.200000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.249423                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.200000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.249423                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1106835.074074                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 382342.555556                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 563465.685185                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1106835.074074                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 382342.555556                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 563465.685185                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1106835.074074                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 382342.555556                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 563465.685185                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           307                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          223857                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4403                       # Sample count of references to valid blocks.
system.l23.avg_refs                         50.841926                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.415450                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   152.443745                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3919.140804                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003275                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.037218                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.956821                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          461                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    461                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             186                       # number of Writeback hits
system.l23.Writeback_hits::total                  186                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          461                       # number of demand (read+write) hits
system.l23.demand_hits::total                     461                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          461                       # number of overall hits
system.l23.overall_hits::total                    461                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          293                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  307                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          293                       # number of demand (read+write) misses
system.l23.demand_misses::total                   307                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          293                       # number of overall misses
system.l23.overall_misses::total                  307                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6513360                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    153635228                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      160148588                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6513360                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    153635228                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       160148588                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6513360                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    153635228                       # number of overall miss cycles
system.l23.overall_miss_latency::total      160148588                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          754                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                768                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          186                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              186                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          754                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 768                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          754                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                768                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.388594                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.399740                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.388594                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.399740                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.388594                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.399740                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       465240                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 524352.313993                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 521656.638436                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       465240                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 524352.313993                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 521656.638436                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       465240                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 524352.313993                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 521656.638436                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  65                       # number of writebacks
system.l23.writebacks::total                       65                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          293                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             307                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          293                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              307                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          293                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             307                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5507306                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    132584657                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    138091963                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5507306                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    132584657                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    138091963                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5507306                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    132584657                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    138091963                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.388594                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.399740                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.388594                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.399740                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.388594                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.399740                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       393379                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 452507.361775                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 449810.954397                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       393379                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 452507.361775                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 449810.954397                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       393379                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 452507.361775                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 449810.954397                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           477                       # number of replacements
system.l24.tagsinuse                      4091.446068                       # Cycle average of tags in use
system.l24.total_refs                          317596                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4569                       # Sample count of references to valid blocks.
system.l24.avg_refs                         69.511053                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          289.971777                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.468427                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   196.688463                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3592.317400                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.070794                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003044                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.048020                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.877031                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.998888                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          467                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    467                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             470                       # number of Writeback hits
system.l24.Writeback_hits::total                  470                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          467                       # number of demand (read+write) hits
system.l24.demand_hits::total                     467                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          467                       # number of overall hits
system.l24.overall_hits::total                    467                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          414                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  427                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data           46                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                 46                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          460                       # number of demand (read+write) misses
system.l24.demand_misses::total                   473                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          460                       # number of overall misses
system.l24.overall_misses::total                  473                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      5581227                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    219603815                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      225185042                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data     21270957                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total     21270957                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      5581227                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    240874772                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       246455999                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      5581227                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    240874772                       # number of overall miss cycles
system.l24.overall_miss_latency::total      246455999                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          881                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                894                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          470                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              470                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           46                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               46                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          927                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 940                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          927                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                940                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.469921                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.477629                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.496224                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.503191                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.496224                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.503191                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 429325.153846                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 530443.997585                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 527365.437939                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 462412.108696                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 462412.108696                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 429325.153846                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 523640.808696                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 521048.623679                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 429325.153846                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 523640.808696                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 521048.623679                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 274                       # number of writebacks
system.l24.writebacks::total                      274                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          414                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             427                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data           46                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total            46                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          460                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              473                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          460                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             473                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      4646689                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    189867496                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    194514185                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data     17966753                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total     17966753                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      4646689                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    207834249                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    212480938                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      4646689                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    207834249                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    212480938                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.469921                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.477629                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.496224                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.503191                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.496224                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.503191                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 357437.615385                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 458617.140097                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 455536.733021                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 390581.586957                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 390581.586957                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 357437.615385                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 451813.584783                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 449219.742072                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 357437.615385                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 451813.584783                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 449219.742072                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                            84                       # number of replacements
system.l25.tagsinuse                      4094.870521                       # Cycle average of tags in use
system.l25.total_refs                          180653                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l25.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          135.870521                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    17.217367                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    29.576297                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3912.206336                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004203                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.007221                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.955129                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999724                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          285                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l25.Writeback_hits::total                   89                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          288                       # number of demand (read+write) hits
system.l25.demand_hits::total                     290                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          288                       # number of overall hits
system.l25.overall_hits::total                    290                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           57                       # number of ReadReq misses
system.l25.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           57                       # number of demand (read+write) misses
system.l25.demand_misses::total                    84                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           57                       # number of overall misses
system.l25.overall_misses::total                   84                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     48081163                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     30671646                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       78752809                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     48081163                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     30671646                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        78752809                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     48081163                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     30671646                       # number of overall miss cycles
system.l25.overall_miss_latency::total       78752809                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           29                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          342                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           29                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          345                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           29                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          345                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.166667                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.165217                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.165217                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1780783.814815                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 538099.052632                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 937533.440476                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1780783.814815                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 538099.052632                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 937533.440476                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1780783.814815                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 538099.052632                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 937533.440476                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  44                       # number of writebacks
system.l25.writebacks::total                       44                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           57                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           57                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           57                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     46142563                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     26578845                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     72721408                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     46142563                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     26578845                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     72721408                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     46142563                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     26578845                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     72721408                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.165217                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.165217                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1708983.814815                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 466295.526316                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 865731.047619                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1708983.814815                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 466295.526316                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 865731.047619                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1708983.814815                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 466295.526316                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 865731.047619                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                            84                       # number of replacements
system.l26.tagsinuse                      4094.875925                       # Cycle average of tags in use
system.l26.total_refs                          180653                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l26.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          135.875925                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    17.215590                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    29.587292                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3912.197118                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.033173                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.004203                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.007223                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.955126                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999726                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          285                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l26.Writeback_hits::total                   89                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          288                       # number of demand (read+write) hits
system.l26.demand_hits::total                     290                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          288                       # number of overall hits
system.l26.overall_hits::total                    290                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           57                       # number of ReadReq misses
system.l26.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           57                       # number of demand (read+write) misses
system.l26.demand_misses::total                    84                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           57                       # number of overall misses
system.l26.overall_misses::total                   84                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     43551942                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     30458947                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       74010889                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     43551942                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     30458947                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        74010889                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     43551942                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     30458947                       # number of overall miss cycles
system.l26.overall_miss_latency::total       74010889                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           29                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          342                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           29                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          345                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           29                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          345                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.166667                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.165217                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.165217                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1613034.888889                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 534367.491228                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 881082.011905                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1613034.888889                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 534367.491228                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 881082.011905                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1613034.888889                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 534367.491228                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 881082.011905                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  44                       # number of writebacks
system.l26.writebacks::total                       44                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           57                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           57                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           57                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     41613342                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     26361594                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     67974936                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     41613342                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     26361594                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     67974936                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     41613342                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     26361594                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     67974936                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.165217                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.165217                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1541234.888889                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 462484.105263                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 809225.428571                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1541234.888889                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 462484.105263                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 809225.428571                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1541234.888889                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 462484.105263                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 809225.428571                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           117                       # number of replacements
system.l27.tagsinuse                      4095.018355                       # Cycle average of tags in use
system.l27.total_refs                          259832                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4213                       # Sample count of references to valid blocks.
system.l27.avg_refs                         61.673867                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          257.907767                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    14.607797                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    54.811982                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3767.690810                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003566                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.013382                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.919846                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999760                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          373                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    373                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l27.Writeback_hits::total                  201                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          373                       # number of demand (read+write) hits
system.l27.demand_hits::total                     373                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          373                       # number of overall hits
system.l27.overall_hits::total                    373                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          102                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  117                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          102                       # number of demand (read+write) misses
system.l27.demand_misses::total                   117                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          102                       # number of overall misses
system.l27.overall_misses::total                  117                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6554175                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     52044651                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       58598826                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6554175                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     52044651                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        58598826                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6554175                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     52044651                       # number of overall miss cycles
system.l27.overall_miss_latency::total       58598826                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           15                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          475                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                490                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           15                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          475                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 490                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           15                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          475                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                490                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.214737                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.238776                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.214737                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.238776                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.214737                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.238776                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst       436945                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 510241.676471                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 500844.666667                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst       436945                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 510241.676471                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 500844.666667                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst       436945                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 510241.676471                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 500844.666667                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  82                       # number of writebacks
system.l27.writebacks::total                       82                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          102                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             117                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          102                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              117                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          102                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             117                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5477175                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     44716238                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     50193413                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5477175                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     44716238                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     50193413                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5477175                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     44716238                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     50193413                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.214737                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.238776                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.214737                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.238776                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.214737                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.238776                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       365145                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 438394.490196                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 429003.529915                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst       365145                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 438394.490196                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 429003.529915                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst       365145                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 438394.490196                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 429003.529915                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.034911                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130181                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.745868                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.034911                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028902                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758069                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122214                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122214                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122214                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122214                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122214                       # number of overall hits
system.cpu0.icache.overall_hits::total         122214                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.cpu0.icache.overall_misses::total           42                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     75382453                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     75382453                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     75382453                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     75382453                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     75382453                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     75382453                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122256                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122256                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122256                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122256                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1794820.309524                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1794820.309524                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1794820.309524                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1794820.309524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1794820.309524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1794820.309524                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       527608                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       263804                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     47582555                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     47582555                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     47582555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     47582555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     47582555                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     47582555                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1640777.758621                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1640777.758621                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1640777.758621                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1640777.758621                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1640777.758621                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1640777.758621                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893299                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181186.853577                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.510601                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.489399                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.459026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.540974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96276                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166820                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166820                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166820                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166820                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          848                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          860                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          860                       # number of overall misses
system.cpu0.dcache.overall_misses::total          860                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    117098720                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    117098720                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       992972                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       992972                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    118091692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    118091692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    118091692                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    118091692                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138088.113208                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138088.113208                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82747.666667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82747.666667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 137315.920930                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137315.920930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 137315.920930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 137315.920930                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          515                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50112901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50112901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208372                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208372                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     50321273                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50321273                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     50321273                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50321273                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146528.950292                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 146528.950292                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69457.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69457.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145858.762319                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145858.762319                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145858.762319                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145858.762319                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.468919                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750397965                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1494816.663347                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.468919                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019982                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803636                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       105515                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         105515                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       105515                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          105515                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       105515                       # number of overall hits
system.cpu1.icache.overall_hits::total         105515                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6999532                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6999532                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6999532                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6999532                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6999532                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6999532                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       105532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       105532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       105532                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       105532                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       105532                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       105532                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000161                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000161                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 411737.176471                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 411737.176471                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 411737.176471                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 411737.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 411737.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 411737.176471                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5856127                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5856127                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5856127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5856127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5856127                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5856127                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 450471.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 450471.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 450471.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 450471.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 450471.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 450471.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   937                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               125055934                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1193                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              104824.756077                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   180.698274                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    75.301726                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.705853                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.294147                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        79930                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          79930                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        64269                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         64269                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          131                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          128                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       144199                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          144199                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       144199                       # number of overall hits
system.cpu1.dcache.overall_hits::total         144199                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2195                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2552                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2552                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2552                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2552                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    719121528                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    719121528                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    180117318                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    180117318                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    899238846                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    899238846                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    899238846                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    899238846                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        82125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        82125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        64626                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        64626                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       146751                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       146751                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       146751                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       146751                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.026728                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026728                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005524                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005524                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017390                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017390                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017390                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017390                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 327618.008200                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 327618.008200                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 504530.302521                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 504530.302521                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 352366.318966                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 352366.318966                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 352366.318966                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 352366.318966                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          472                       # number of writebacks
system.cpu1.dcache.writebacks::total              472                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1302                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          313                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1615                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1615                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1615                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1615                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          893                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          893                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           44                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          937                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          937                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          937                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          937                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    263393777                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    263393777                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     22546852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     22546852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    285940629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    285940629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    285940629                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    285940629                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010874                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010874                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000681                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000681                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006385                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006385                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006385                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006385                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 294953.837626                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 294953.837626                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 512428.454545                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 512428.454545                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 305166.092850                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 305166.092850                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 305166.092850                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 305166.092850                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.369714                       # Cycle average of tags in use
system.cpu2.icache.total_refs               746682470                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1484458.190855                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    27.369714                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.043862                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805080                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       120932                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         120932                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       120932                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          120932                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       120932                       # number of overall hits
system.cpu2.icache.overall_hits::total         120932                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.cpu2.icache.overall_misses::total           36                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     35564532                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     35564532                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     35564532                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     35564532                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     35564532                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     35564532                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       120968                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       120968                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       120968                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       120968                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       120968                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       120968                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000298                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000298                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000298                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000298                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 987903.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 987903.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 987903.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 987903.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 987903.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 987903.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     32140747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32140747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     32140747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32140747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     32140747                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32140747                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1147883.821429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1147883.821429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1147883.821429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1147883.821429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1147883.821429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1147883.821429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   405                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               112794170                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   661                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              170641.709531                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.707498                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.292502                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.619951                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.380049                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        81626                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          81626                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        68113                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         68113                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          165                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          164                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       149739                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          149739                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       149739                       # number of overall hits
system.cpu2.dcache.overall_hits::total         149739                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1319                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1319                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           14                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1333                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1333                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1333                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1333                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    226840795                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    226840795                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1156125                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1156125                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    227996920                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    227996920                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    227996920                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    227996920                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        82945                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        82945                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        68127                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        68127                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       151072                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       151072                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       151072                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       151072                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015902                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015902                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008824                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008824                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008824                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008824                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 171979.374526                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 171979.374526                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82580.357143                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82580.357143                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 171040.450113                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 171040.450113                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 171040.450113                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 171040.450113                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu2.dcache.writebacks::total               96                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          917                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          917                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          928                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          928                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          402                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          405                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          405                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     58306494                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     58306494                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     58498794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     58498794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     58498794                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     58498794                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004847                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004847                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002681                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002681                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002681                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002681                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145041.029851                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 145041.029851                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 144441.466667                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144441.466667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 144441.466667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 144441.466667                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               556.414484                       # Cycle average of tags in use
system.cpu3.icache.total_refs               765689178                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1374666.387792                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.414484                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          543                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021498                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.870192                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.891690                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       113161                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         113161                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       113161                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          113161                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       113161                       # number of overall hits
system.cpu3.icache.overall_hits::total         113161                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8294902                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8294902                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8294902                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8294902                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8294902                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8294902                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       113180                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       113180                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       113180                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       113180                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       113180                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       113180                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000168                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000168                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000168                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000168                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000168                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 436573.789474                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 436573.789474                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 436573.789474                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 436573.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 436573.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 436573.789474                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6629972                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6629972                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6629972                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6629972                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6629972                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6629972                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 473569.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 473569.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 473569.428571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 473569.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 473569.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 473569.428571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   754                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               287966290                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1010                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              285115.138614                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   102.130289                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   153.869711                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.398946                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.601054                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       288933                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         288933                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       157531                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        157531                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           78                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           76                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       446464                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          446464                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       446464                       # number of overall hits
system.cpu3.dcache.overall_hits::total         446464                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2731                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2731                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2731                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2731                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2731                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2731                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    737401585                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    737401585                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    737401585                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    737401585                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    737401585                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    737401585                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       291664                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       291664                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       157531                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       157531                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       449195                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       449195                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       449195                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       449195                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009364                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009364                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006080                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006080                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006080                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006080                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 270011.565361                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 270011.565361                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 270011.565361                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 270011.565361                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 270011.565361                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 270011.565361                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu3.dcache.writebacks::total              186                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1977                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1977                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1977                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1977                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1977                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1977                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          754                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          754                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          754                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          754                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          754                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    187632522                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    187632522                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    187632522                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    187632522                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    187632522                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    187632522                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001679                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001679                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001679                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001679                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 248849.498674                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 248849.498674                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 248849.498674                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 248849.498674                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 248849.498674                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 248849.498674                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               501.467526                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750398637                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1494818.001992                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.467526                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          489                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019980                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.783654                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.803634                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       106187                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         106187                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       106187                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          106187                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       106187                       # number of overall hits
system.cpu4.icache.overall_hits::total         106187                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           18                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           18                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           18                       # number of overall misses
system.cpu4.icache.overall_misses::total           18                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6962734                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6962734                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6962734                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6962734                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6962734                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6962734                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       106205                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       106205                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       106205                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       106205                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       106205                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       106205                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000169                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000169                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000169                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000169                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000169                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000169                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 386818.555556                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 386818.555556                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 386818.555556                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 386818.555556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 386818.555556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 386818.555556                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5693954                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5693954                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5693954                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5693954                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5693954                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5693954                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000122                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000122                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 437996.461538                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 437996.461538                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 437996.461538                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 437996.461538                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 437996.461538                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 437996.461538                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   927                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               125056792                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1183                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              105711.573964                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   179.671535                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    76.328465                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.701842                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.298158                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        80394                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          80394                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        64663                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         64663                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          131                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          128                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       145057                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          145057                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       145057                       # number of overall hits
system.cpu4.dcache.overall_hits::total         145057                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2151                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2151                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          380                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          380                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2531                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2531                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2531                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2531                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    687416282                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    687416282                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    184927181                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    184927181                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    872343463                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    872343463                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    872343463                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    872343463                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        82545                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        82545                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        65043                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        65043                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       147588                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       147588                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       147588                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       147588                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.026059                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.026059                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.005842                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.005842                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.017149                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.017149                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.017149                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017149                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 319579.861460                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 319579.861460                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 486650.476316                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 486650.476316                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 344663.557092                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 344663.557092                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 344663.557092                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 344663.557092                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          470                       # number of writebacks
system.cpu4.dcache.writebacks::total              470                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1270                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1270                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          334                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          334                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1604                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1604                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1604                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1604                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          881                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          881                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           46                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          927                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          927                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          927                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    254271635                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    254271635                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     21652757                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     21652757                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    275924392                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    275924392                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    275924392                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    275924392                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.010673                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010673                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000707                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000707                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006281                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006281                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006281                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006281                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 288617.065834                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 288617.065834                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 470712.108696                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 470712.108696                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 297653.065804                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 297653.065804                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 297653.065804                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 297653.065804                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               473.036469                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750130197                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1549855.778926                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    18.036469                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.028905                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.758071                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       122230                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         122230                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       122230                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          122230                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       122230                       # number of overall hits
system.cpu5.icache.overall_hits::total         122230                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.cpu5.icache.overall_misses::total           41                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     76699938                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     76699938                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     76699938                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     76699938                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     76699938                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     76699938                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       122271                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       122271                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       122271                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       122271                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       122271                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       122271                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000335                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000335                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1870730.195122                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1870730.195122                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1870730.195122                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1870730.195122                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1870730.195122                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1870730.195122                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       527638                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       263819                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     48434837                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     48434837                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     48434837                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     48434837                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     48434837                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     48434837                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1670166.793103                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1670166.793103                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1670166.793103                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1670166.793103                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1670166.793103                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1670166.793103                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   345                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               108893317                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              181186.883527                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   117.532441                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   138.467559                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.459111                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.540889                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        96288                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          96288                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        70550                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         70550                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          177                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          172                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       166838                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          166838                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       166838                       # number of overall hits
system.cpu5.dcache.overall_hits::total         166838                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          849                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          849                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           12                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          861                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           861                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          861                       # number of overall misses
system.cpu5.dcache.overall_misses::total          861                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    116495364                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    116495364                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       993152                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       993152                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    117488516                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    117488516                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    117488516                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    117488516                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        97137                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        97137                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        70562                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        70562                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       167699                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       167699                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       167699                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       167699                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008740                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008740                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000170                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005134                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005134                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005134                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005134                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 137214.798587                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 137214.798587                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82762.666667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82762.666667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 136455.883856                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 136455.883856                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 136455.883856                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 136455.883856                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu5.dcache.writebacks::total               89                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          507                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          507                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          516                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          516                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          516                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          516                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          342                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          345                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          345                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     49700570                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     49700570                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       208387                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       208387                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     49908957                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     49908957                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     49908957                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     49908957                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002057                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002057                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002057                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002057                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 145323.304094                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 145323.304094                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69462.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69462.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 144663.643478                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 144663.643478                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 144663.643478                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 144663.643478                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               473.033924                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750130145                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1549855.671488                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    18.033924                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.028901                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.758067                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       122178                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         122178                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       122178                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          122178                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       122178                       # number of overall hits
system.cpu6.icache.overall_hits::total         122178                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.cpu6.icache.overall_misses::total           42                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     70613786                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     70613786                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     70613786                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     70613786                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     70613786                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     70613786                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       122220                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       122220                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       122220                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       122220                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       122220                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       122220                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000344                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000344                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1681280.619048                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1681280.619048                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1681280.619048                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1681280.619048                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1681280.619048                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1681280.619048                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       190528                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs        95264                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           29                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           29                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     43920354                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     43920354                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     43920354                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     43920354                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     43920354                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     43920354                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1514494.965517                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1514494.965517                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1514494.965517                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1514494.965517                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1514494.965517                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1514494.965517                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   345                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               108893558                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              181187.284526                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   117.554917                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   138.445083                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.459199                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.540801                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        96439                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          96439                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        70640                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         70640                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          177                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          172                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       167079                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          167079                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       167079                       # number of overall hits
system.cpu6.dcache.overall_hits::total         167079                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          851                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          851                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           12                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          863                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           863                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          863                       # number of overall misses
system.cpu6.dcache.overall_misses::total          863                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    116662547                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    116662547                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       992975                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       992975                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    117655522                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    117655522                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    117655522                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    117655522                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        97290                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        97290                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        70652                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        70652                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       167942                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       167942                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       167942                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       167942                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008747                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008747                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000170                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005139                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005139                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005139                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005139                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 137088.774383                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 137088.774383                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82747.916667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82747.916667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 136333.165701                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 136333.165701                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 136333.165701                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 136333.165701                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu6.dcache.writebacks::total               89                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          509                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          509                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            9                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          518                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          518                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          518                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          518                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          342                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          345                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          345                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     49482010                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     49482010                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       208407                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       208407                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     49690417                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     49690417                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     49690417                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     49690417                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003515                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003515                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002054                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002054                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002054                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002054                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 144684.239766                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 144684.239766                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        69469                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        69469                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 144030.194203                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 144030.194203                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 144030.194203                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 144030.194203                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               496.606763                       # Cycle average of tags in use
system.cpu7.icache.total_refs               747245660                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1503512.394366                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    14.606763                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.023408                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.795844                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       118383                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         118383                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       118383                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          118383                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       118383                       # number of overall hits
system.cpu7.icache.overall_hits::total         118383                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           19                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           19                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           19                       # number of overall misses
system.cpu7.icache.overall_misses::total           19                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8163424                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8163424                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8163424                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8163424                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8163424                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8163424                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       118402                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       118402                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       118402                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       118402                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       118402                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       118402                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000160                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000160                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000160                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000160                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000160                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000160                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 429653.894737                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 429653.894737                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 429653.894737                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 429653.894737                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 429653.894737                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 429653.894737                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            4                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            4                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6679050                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6679050                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6679050                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6679050                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6679050                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6679050                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       445270                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       445270                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       445270                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       445270                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       445270                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       445270                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   475                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               117746925                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   731                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              161076.504788                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   158.615463                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    97.384537                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.619592                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.380408                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        81562                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          81562                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        68321                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         68321                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          175                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          158                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       149883                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          149883                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       149883                       # number of overall hits
system.cpu7.dcache.overall_hits::total         149883                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1644                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1644                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          116                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          116                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1760                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1760                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1760                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1760                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    345795235                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    345795235                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     51126617                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     51126617                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    396921852                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    396921852                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    396921852                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    396921852                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        83206                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        83206                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        68437                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        68437                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       151643                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       151643                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       151643                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       151643                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.019758                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.019758                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.001695                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.001695                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011606                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011606                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011606                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011606                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 210337.734185                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 210337.734185                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 440746.698276                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 440746.698276                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 225523.779545                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 225523.779545                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 225523.779545                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 225523.779545                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       805977                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets       268659                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu7.dcache.writebacks::total              201                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1169                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          116                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1285                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1285                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1285                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1285                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          475                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          475                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          475                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     77259089                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     77259089                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     77259089                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     77259089                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     77259089                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     77259089                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005709                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005709                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003132                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003132                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003132                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 162650.713684                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 162650.713684                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 162650.713684                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 162650.713684                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 162650.713684                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 162650.713684                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
